
---------- Begin Simulation Statistics ----------
final_tick                                48362082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67448960                       # Number of bytes of host memory used
host_seconds                                  1484.80                       # Real time elapsed on the host
host_tick_rate                               32571385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.048362                       # Number of seconds simulated
sim_ticks                                 48362082500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 149167574                       # number of cc regfile reads
system.cpu.cc_regfile_writes                145374500                       # number of cc regfile writes
system.cpu.committedInsts::0                 70141808                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            170141808                       # Number of Instructions Simulated
system.cpu.committedOps::0                  108925308                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  155229019                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              264154327                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.378980                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            0.967242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.568491                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12559934                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9575576                       # number of floating regfile writes
system.cpu.idleCycles                           15293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1244667                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               8637532                       # Number of branches executed
system.cpu.iew.exec_branches::1              11853420                       # Number of branches executed
system.cpu.iew.exec_branches::total          20490952                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.014984                       # Inst execution rate
system.cpu.iew.exec_refs::0                  31652791                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  44448235                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              76101026                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9735748                       # Number of stores executed
system.cpu.iew.exec_stores::1                13660179                       # Number of stores executed
system.cpu.iew.exec_stores::total            23395927                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9285580                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              58353985                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1824                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23935562                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           313745605                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           21917043                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           30788056                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       52705099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2759423                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             291621765                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31372                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                381089                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1156592                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438609                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1667                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       591623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         653044                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              164536619                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              219363010                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          383899629                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  122399737                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  168948893                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              291348630                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.559495                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.566327                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.563399                       # average fanout of values written-back
system.cpu.iew.wb_producers::0               92057372                       # num instructions producing a value
system.cpu.iew.wb_producers::1              124231237                       # num instructions producing a value
system.cpu.iew.wb_producers::total          216288609                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.265451                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.746708                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.012160                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   122420205                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   169009130                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               291429335                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                495631524                       # number of integer regfile reads
system.cpu.int_regfile_writes               234438424                       # number of integer regfile writes
system.cpu.ipc::0                            0.725174                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            1.033868                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.759041                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1613628      1.30%      1.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              86472306     69.60%     70.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     70.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40658      0.03%     70.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1165872      0.94%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1313      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8583      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                53724      0.04%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19066      0.02%     71.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2330783      1.88%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2303      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           26011      0.02%     73.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          13286      0.01%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22608328     18.20%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8929407      7.19%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           74240      0.06%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         890503      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              124250064                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           2151125      1.26%      1.26% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             118036093     69.01%     70.27% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   69      0.00%     70.27% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 41570      0.02%     70.29% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1679041      0.98%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1314      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8734      0.01%     71.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                60726      0.04%     71.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                18901      0.01%     71.32% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             3356652      1.96%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               2580      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           28719      0.02%     73.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          14206      0.01%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             31758587     18.57%     91.88% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12657728      7.40%     99.28% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           82252      0.05%     99.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1149748      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              171048051                       # Type of FU issued
system.cpu.iq.FU_type::total                295298115      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                19771974                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31492396                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     11586262                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           11991740                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 86771267                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 84148543                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            170919810                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.293843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.284961                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.578804                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                77646656     45.43%     45.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     33      0.00%     45.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  222343      0.13%     45.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1657813      0.97%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1438      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  13587      0.01%     46.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  47389      0.03%     46.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     46.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  22671      0.01%     46.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               3163862      1.85%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 3517      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             31232      0.02%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            22054      0.01%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               68051087     39.81%     88.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              20036123     11.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              582080478                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          967862653                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    279762368                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         351346742                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  313742964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 295298115                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2641                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        49591212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1730858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            235                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     83530132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      96708873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.053475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.717330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8935694      9.24%      9.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10283248     10.63%     19.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18785838     19.43%     39.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16945323     17.52%     56.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            18640755     19.28%     76.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            17475345     18.07%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4904313      5.07%     99.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              665257      0.69%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               73100      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        96708873                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.052992                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1568508                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           393364                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24690865                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10036436                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           1734718                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           445312                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             33663120                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            13899126                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               119874295                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1404                       # number of misc regfile writes
system.cpu.numCycles                         96724166                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   85                       # Number of system calls
system.cpu.workload1.numSyscalls                   85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        31072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        126103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       901425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1803486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            250                       # Total number of snoops made to the snoop filter.
sim_insts                                   170141808                       # Number of instructions simulated
sim_ops                                     264154327                       # Number of ops (including micro ops) simulated
host_inst_rate                                 114589                       # Simulator instruction rate (inst/s)
host_op_rate                                   177905                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32122519                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22488153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1163329                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16526932                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16471158                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.662527                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 4372714                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 30                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           40565                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              23630                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16935                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         3077                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        47092289                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1153023                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     96582109                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.735023                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.894817                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        30313022     31.39%     31.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15629791     16.18%     47.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        11921637     12.34%     59.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         8498135      8.80%     68.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5488209      5.68%     74.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4025996      4.17%     78.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3249817      3.36%     81.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2038877      2.11%     84.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        15416625     15.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     96582109                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          70141808                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     170141808                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           108925308                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           155229019                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       264154327                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 29903904                       # Number of memory references committed
system.cpu.commit.memRefs::1                 42788460                       # Number of memory references committed
system.cpu.commit.memRefs::total             72692364                       # Number of memory references committed
system.cpu.commit.loads::0                   20506909                       # Number of loads committed
system.cpu.commit.loads::1                   29449883                       # Number of loads committed
system.cpu.commit.loads::total               49956792                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      334                       # Number of memory barriers committed
system.cpu.commit.membars::1                      334                       # Number of memory barriers committed
system.cpu.commit.membars::total                  668                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7539668                       # Number of branches committed
system.cpu.commit.branches::1                10778507                       # Number of branches committed
system.cpu.commit.branches::total            18318175                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 4772294                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 6695840                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            11468134                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                104883894                       # Number of committed integer instructions.
system.cpu.commit.integer::1                149456646                       # Number of committed integer instructions.
system.cpu.commit.integer::total            254340540                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            1319181                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1895992                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        3215173                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1339694      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     74057074     67.99%     69.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.04%     69.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1161487      1.07%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35273      0.03%     70.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16318      0.01%     70.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2328535      2.14%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        20822      0.02%     72.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10411      0.01%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     20464518     18.79%     91.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      8542781      7.84%     99.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42391      0.04%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       854214      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    108925308                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1916505      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    105360622     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1674215      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      3354093      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     29407288     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12227999      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1110578      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    155229019                       # Class of committed instruction
system.cpu.commit.committedInstType::total    264154327      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      15416625                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     66849613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         66849613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     66849613                       # number of overall hits
system.cpu.dcache.overall_hits::total        66849613                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1523350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1523350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1523350                       # number of overall misses
system.cpu.dcache.overall_misses::total       1523350                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22988279299                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22988279299                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22988279299                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22988279299                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     68372963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     68372963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     68372963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     68372963                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022280                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15090.609052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15090.609052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15090.609052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15090.609052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       132688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1535                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.441694                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       895354                       # number of writebacks
system.cpu.dcache.writebacks::total            895354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       627872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       627872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       627872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       627872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       895478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       895478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       895478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       895478                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13247582799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13247582799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13247582799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13247582799                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013097                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14793.867408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14793.867408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14793.867408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14793.867408                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10377                       # number of replacements
system.cpu.dcache.expired                      884977                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     44196558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44196558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1440815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1440815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18724540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18724540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45637373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45637373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12995.797517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12995.797517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       627848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       627848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       812967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       812967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9066829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9066829000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11152.763888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11152.763888                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22653055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22653055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        82535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        82535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4263739299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4263739299                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22735590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22735590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51659.772206                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51659.772206                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        82511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        82511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4180753799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4180753799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50669.047751                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50669.047751                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           144.195929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            67745091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            895478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.652435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.195929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.281633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.281633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         547879182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        547879182                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 28594693                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              63444600                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  68324888                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              31896973                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1156592                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             14009339                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11040                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              321196660                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4496010                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    52827958                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23408833                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        799604                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        118480                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             939857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216762974                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32122519                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20867502                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      85394115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1167229                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1726                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  64256643                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3892                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      732                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples            96708873                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.416747                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.676455                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                 10373118     10.73%     10.73% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  35659527     36.87%     47.60% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  50676228     52.40%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total              96708873                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples           96708873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.623050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.792651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22764594     23.54%     23.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  3931162      4.06%     27.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 10555880     10.92%     38.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11175292     11.56%     50.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10149748     10.50%     60.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 10811733     11.18%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  8438129      8.73%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  4532851      4.69%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 14349484     14.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             96708873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.332104                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.241043                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     64248609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64248609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64248609                       # number of overall hits
system.cpu.icache.overall_hits::total        64248609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8033                       # number of overall misses
system.cpu.icache.overall_misses::total          8033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    385863500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    385863500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    385863500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    385863500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64256642                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64256642                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64256642                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64256642                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48034.793975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48034.793975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48034.793975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48034.793975                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    16.428571                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6071                       # number of writebacks
system.cpu.icache.writebacks::total              6071                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1450                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    323763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    323763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    323763000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    323763000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49181.680085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49181.680085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49181.680085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49181.680085                       # average overall mshr miss latency
system.cpu.icache.replacements                   6071                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     64248609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64248609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    385863500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    385863500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64256642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64256642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48034.793975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48034.793975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    323763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    323763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49181.680085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49181.680085                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.871656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64255192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9760.776546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.871656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         514059719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        514059719                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    64257722                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2530                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2754121                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4183956                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1962                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 609                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 639441                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    686                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     4298158                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4213214                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1093                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1058                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 560548                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  48362082500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1156592                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 48225879                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                31485332                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          28407                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  82504791                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              30016745                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              315827909                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2078010                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             276523                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             186364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         462887                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             6730501                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             6079413                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        12809914                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                2624                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                2660                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            5284                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             4658903                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             3926848                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total         8585751                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      2858058                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      1162364                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      4020422                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           419582389                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   864043609                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                538657615                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12725118                       # Number of floating rename lookups
system.cpu.rename.committedMaps             360355313                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 59226928                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1479                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1431                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  45820189                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1532925070                       # The number of ROB reads
system.cpu.rob.writes                       629097703                       # The number of ROB writes
system.cpu.thread21857.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21857.numOps               155229019                       # Number of Ops committed
system.cpu.thread21857.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               823373                       # number of demand (read+write) hits
system.l2.demand_hits::total                   825754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2381                       # number of overall hits
system.l2.overall_hits::.cpu.data              823373                       # number of overall hits
system.l2.overall_hits::total                  825754                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              72105                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4201                       # number of overall misses
system.l2.overall_misses::.cpu.data             72105                       # number of overall misses
system.l2.overall_misses::total                 76306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    300868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5100306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5401174500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    300868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5100306500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5401174500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           895478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               902060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          895478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              902060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.638256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.080521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084591                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.638256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.080521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084591                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71618.186146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70734.435892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70783.090452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71618.186146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70734.435892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70783.090452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        24                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               23407                       # number of writebacks
system.l2.writebacks::total                     23407                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  70                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 70                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          4201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         72035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76236                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        72035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    275662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4663582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4939244000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    275662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4663582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1282466051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6221710051                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.638256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.080443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.638256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.080443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105349                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65618.186146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64740.501145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64788.866152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65618.186146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64740.501145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68234.426762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65470.320748                       # average overall mshr miss latency
system.l2.replacements                          31322                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       845244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           845244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       845244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       845244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        56152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            56152                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        56152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        56152                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18795                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1282466051                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1282466051                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68234.426762                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68234.426762                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             26717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55795                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3877311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3877311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         82512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             82512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.676205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69492.087105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69492.087105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           64                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               64                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        55731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3538641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3538641500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.675429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.675429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63495.029696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63495.029696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    300868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    300868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.638256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71618.186146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71618.186146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    275662000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    275662000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.638256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65618.186146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65618.186146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        796656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            796656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        16310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1222995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1222995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       812966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        812966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74984.396076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74984.396076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        16304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1124940500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1124940500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68997.822620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68997.822620                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   22343                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               22343                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7041                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 60698.165019                       # Cycle average of tags in use
system.l2.tags.total_refs                     1822181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.158669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.295243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2631.659861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     44808.611699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 13203.598217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.040156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.683725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.201471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         13900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         49888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        13876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        49385                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.212097                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.761230                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28950406                       # Number of tag accesses
system.l2.tags.data_accesses                 28950406                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     11675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     36079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      9328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.015643557652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds          644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds          644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             117459                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             10991                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      47547                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     11675                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    47547                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   11675                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     53.75                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                47547                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               11675                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  30320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  11804                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2318                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1621                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    672                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    249                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    185                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    138                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   546                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   640                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                   657                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                   652                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                   658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   662                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   664                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   680                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   696                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                   650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                   644                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                   644                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                   644                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                   644                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples          644                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     73.779503                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    34.018626                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   777.656401                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511          641     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19456-19967            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          644                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          644                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.048137                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.016560                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.070971                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              84     13.04%     13.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              10      1.55%     14.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             397     61.65%     76.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             122     18.94%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              15      2.33%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               9      1.40%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.78%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          644                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   1664                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                3043008                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              747200                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    62.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    15.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  48357376000                       # Total gap between requests
system.mem_ctrls0.avgGap                    816544.12                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       135296                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      2309056                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher       596992                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks       743872                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2797563.566457254812                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 47745173.090923041105                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 12344216.153222929686                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 15381306.212361719459                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2114                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        36105                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         9328                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        11675                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     58122297                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    961416159                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    296876814                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 2420680117020                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     27493.99                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     26628.34                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     31826.42                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 207338768.05                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       135296                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      2310720                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher       596992                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      3043008                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       135296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       135296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks       747200                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total       747200                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2114                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        36105                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         9328                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         47547                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        11675                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        11675                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2797564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     47779580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher     12344216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        62921360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2797564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2797564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     15450120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       15450120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     15450120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2797564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     47779580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher     12344216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total       78371480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               47521                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              11623                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         1466                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         1502                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         1584                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         1432                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         1455                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         1414                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         1403                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         1514                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1497                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         1471                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         1400                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         1356                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         1356                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         1413                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         1478                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         1486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         1569                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         1566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         1584                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         1636                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         1566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         1559                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         1551                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         1499                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         1446                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         1554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         1570                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         1473                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         1565                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         1399                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         1420                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         1337                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0          325                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1          406                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2          446                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3          332                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4          363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5          324                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6          352                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7          389                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8          337                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9          361                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10          334                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11          305                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12          349                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13          318                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14          348                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15          345                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16          402                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17          393                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18          395                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19          383                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20          364                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21          346                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22          378                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23          367                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24          357                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25          386                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26          394                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27          371                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28          444                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29          330                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30          366                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31          313                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              485177938                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            158339972                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        1316415270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               10209.76                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          27701.76                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              38928                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits              7926                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           81.92                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          68.19                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples        12290                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   307.991538                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   176.059951                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   338.650912                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         4967     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         2737     22.27%     62.69% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         1203      9.79%     72.47% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          663      5.39%     77.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          380      3.09%     80.96% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          270      2.20%     83.16% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          216      1.76%     84.91% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          154      1.25%     86.17% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1700     13.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total        12290                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              3041344                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten            743872                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              62.886953                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              15.381306                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.41                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              79.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   20437181.856000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   27170971.262399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  97700120.313599                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 21175366.464000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 8604580442.539700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 7400254873.536803                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 25884696410.227825                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 42056015366.200500                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   869.607204                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  39544300844                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2173850000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   6643931656                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   17892280.224000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   23787557.169600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  102188260.339200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 22509632.544000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 8604580442.539700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 6125431862.794468                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 26864221435.431049                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 41760611471.042152                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   863.499033                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  41050788884                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2173850000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   5137443616                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     11732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      2087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     35912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      9466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.014562003652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds          645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds          645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             117594                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             11045                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      47484                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     11732                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    47484                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   11732                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.09                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     53.79                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                47484                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               11732                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  29532                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  11891                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2500                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1853                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   1150                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    243                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     95                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     81                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   555                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   562                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   633                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   652                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   656                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   668                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   665                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   687                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   651                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                   645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples          645                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     73.576744                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.224167                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   743.625897                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511          641     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            3      0.47%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18432-18943            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          645                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          645                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.105426                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.067167                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.199658                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              85     13.18%     13.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               5      0.78%     13.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             396     61.40%     75.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             121     18.76%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      2.02%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              15      2.33%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               6      0.93%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          645                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   1216                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                3038976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              750848                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    62.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    15.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  48334011000                       # Total gap between requests
system.mem_ctrls1.avgGap                    816232.29                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       133568                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      2298368                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher       605824                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks       747392                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2761833.095173269045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 47524173.509277641773                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 12526838.562007745728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 15454090.505717987195                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         2087                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        35930                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         9467                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        11732                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     58932087                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    977316851                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    295429079                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 2421461027505                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28237.70                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27200.58                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     31206.20                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 206397973.70                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       133568                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      2299520                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher       605888                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      3038976                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       133568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       133568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks       750848                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total       750848                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         2087                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        35930                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         9467                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         47484                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        11732                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        11732                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2761833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     47547994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher     12528162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        62837989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2761833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2761833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     15525551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       15525551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     15525551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2761833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     47547994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher     12528162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total       78363540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               47465                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              11678                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         1461                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         1502                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         1580                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         1423                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         1442                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         1418                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         1414                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         1517                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1478                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         1457                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         1400                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         1344                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         1353                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         1413                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         1488                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         1477                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         1577                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         1555                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         1581                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         1629                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         1564                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         1548                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         1555                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         1499                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         1458                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         1566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         1573                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         1463                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         1568                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         1406                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         1429                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         1327                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0          326                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1          407                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2          443                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3          374                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4          341                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5          317                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6          335                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8          342                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9          381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10          357                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11          312                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12          373                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13          325                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14          394                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15          346                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16          417                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17          399                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18          374                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19          362                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20          353                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21          335                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22          396                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23          376                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24          354                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25          385                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26          388                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27          353                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28          438                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29          330                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30          343                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31          304                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              501420237                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            158153380                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        1331678017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               10564.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          28056.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              38863                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits              7976                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           81.88                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          68.30                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples        12304                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   307.635891                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   176.484314                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   337.653803                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         4960     40.31%     40.31% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         2638     21.44%     61.75% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         1331     10.82%     72.57% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          683      5.55%     78.12% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          363      2.95%     81.07% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          301      2.45%     83.52% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          173      1.41%     84.92% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          133      1.08%     86.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1722     14.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total        12304                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              3037760                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten            747392                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              62.812845                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              15.454091                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.41                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              79.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   20271888.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   26951215.199999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  97447741.305599                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 21690280.416000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 8604580442.539700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 7359295763.736814                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 25916167816.627804                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 42046405147.826073                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   869.408491                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  39592003394                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2173850000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   6596229106                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   18101236.608000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   24065362.003200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  102205085.606400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 22201435.872000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 8604580442.539700                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 6076188220.133675                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 26902058358.605453                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 41749400141.368568                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   863.267212                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  41108773503                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2173850000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   5079458997                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23407                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7665                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55731                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39300                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       110653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       110481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       221134                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 221134                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      3790208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      3789824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      7580032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7580032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95031                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           120216595                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           119960413                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          503070948                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            819549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       868651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        56181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7915                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            30200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            82512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           82512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       812966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2686310                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2705546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       809792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    114613248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              115423040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           61523                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1498112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           963583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 963303     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    280      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             963583                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  48362082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1803168000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9903941                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1343225982                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
