--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 836 paths analyzed, 213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.585ns.
--------------------------------------------------------------------------------
Slack:                  14.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.323 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_23 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_23
    SLICE_X9Y36.C2       net (fanout=2)        0.950   M_timer_q[23]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.314ns logic, 4.223ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_25 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.194 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_25 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.BQ       Tcko                  0.430   M_timer_q[25]
                                                       M_timer_q_25
    SLICE_X9Y36.C1       net (fanout=2)        0.714   M_timer_q[25]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.268ns logic, 3.987ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.323 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_20 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_20
    SLICE_X9Y36.C4       net (fanout=2)        0.534   M_timer_q[20]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.314ns logic, 3.807ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_21 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.323 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_21 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_21
    SLICE_X9Y36.C5       net (fanout=2)        0.415   M_timer_q[21]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.314ns logic, 3.688ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_8 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   M_timer_q[11]
                                                       M_timer_q_8
    SLICE_X11Y33.A2      net (fanout=2)        0.758   M_timer_q[8]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (1.314ns logic, 3.657ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_13 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.323 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_13 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.476   M_timer_q[15]
                                                       M_timer_q_13
    SLICE_X11Y33.A1      net (fanout=2)        0.733   M_timer_q[13]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.314ns logic, 3.632ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_22 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.323 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_22 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_22
    SLICE_X9Y36.C6       net (fanout=2)        0.357   M_timer_q[22]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.314ns logic, 3.630ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_24 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.194 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_24 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   M_timer_q[25]
                                                       M_timer_q_24
    SLICE_X9Y36.C3       net (fanout=2)        0.368   M_timer_q[24]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.909ns (1.268ns logic, 3.641ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_23 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.329 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_23 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_23
    SLICE_X9Y36.C2       net (fanout=2)        0.950   M_timer_q[23]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.B2       net (fanout=5)        1.477   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.CLK      Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (1.343ns logic, 3.476ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_2 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_timer_q[3]
                                                       M_timer_q_2
    SLICE_X9Y32.D2       net (fanout=2)        0.760   M_timer_q[2]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (1.268ns logic, 3.527ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_6 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_6 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   M_timer_q[7]
                                                       M_timer_q_6
    SLICE_X9Y32.D1       net (fanout=2)        0.725   M_timer_q[6]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (1.268ns logic, 3.492ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  15.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_12 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.323 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_12 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_timer_q[15]
                                                       M_timer_q_12
    SLICE_X11Y33.A4      net (fanout=2)        0.492   M_timer_q[12]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.314ns logic, 3.391ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_23 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.329 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_23 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_23
    SLICE_X9Y36.C2       net (fanout=2)        0.950   M_timer_q[23]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.C5       net (fanout=5)        0.955   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.C        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
    SLICE_X7Y35.AX       net (fanout=1)        0.380   M_state_q_FSM_FFd3-In
    SLICE_X7Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.343ns logic, 3.334ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_14 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.323 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_14 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   M_timer_q[15]
                                                       M_timer_q_14
    SLICE_X9Y34.A1       net (fanout=2)        0.754   M_timer_q[14]
    SLICE_X9Y34.A        Tilo                  0.259   N20
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B6       net (fanout=1)        0.358   M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (1.314ns logic, 3.336ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_23 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.329 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_23 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_23
    SLICE_X9Y36.C2       net (fanout=2)        0.950   M_timer_q[23]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X9Y32.C4       net (fanout=5)        0.335   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X9Y32.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X6Y35.DX       net (fanout=1)        0.957   M_state_q_FSM_FFd4-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (1.367ns logic, 3.291ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_7 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   M_timer_q[7]
                                                       M_timer_q_7
    SLICE_X9Y32.D3       net (fanout=2)        0.585   M_timer_q[7]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.268ns logic, 3.352ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.329 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_23 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_23
    SLICE_X9Y36.C2       net (fanout=2)        0.950   M_timer_q[23]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.CLK      Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (1.343ns logic, 3.260ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_11 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.476   M_timer_q[11]
                                                       M_timer_q_11
    SLICE_X11Y33.A3      net (fanout=2)        0.370   M_timer_q[11]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.314ns logic, 3.269ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_18 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.430   M_timer_q[19]
                                                       M_timer_q_18
    SLICE_X9Y34.A2       net (fanout=2)        0.736   M_timer_q[18]
    SLICE_X9Y34.A        Tilo                  0.259   N20
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B6       net (fanout=1)        0.358   M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.268ns logic, 3.318ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_10 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_10 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   M_timer_q[11]
                                                       M_timer_q_10
    SLICE_X11Y33.A6      net (fanout=2)        0.337   M_timer_q[10]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.314ns logic, 3.236ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_25 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_25 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.BQ       Tcko                  0.430   M_timer_q[25]
                                                       M_timer_q_25
    SLICE_X9Y36.C1       net (fanout=2)        0.714   M_timer_q[25]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.B2       net (fanout=5)        1.477   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.CLK      Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (1.297ns logic, 3.240ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_4 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.AQ       Tcko                  0.430   M_timer_q[7]
                                                       M_timer_q_4
    SLICE_X9Y32.D4       net (fanout=2)        0.484   M_timer_q[4]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.268ns logic, 3.251ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_5 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_5 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   M_timer_q[7]
                                                       M_timer_q_5
    SLICE_X9Y32.D5       net (fanout=2)        0.428   M_timer_q[5]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.268ns logic, 3.195ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_9 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.BQ      Tcko                  0.476   M_timer_q[11]
                                                       M_timer_q_9
    SLICE_X11Y33.A5      net (fanout=2)        0.241   M_timer_q[9]
    SLICE_X11Y33.A       Tilo                  0.259   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>4
    SLICE_X9Y32.B5       net (fanout=1)        0.675   M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.314ns logic, 3.140ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_3 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.430   M_timer_q[3]
                                                       M_timer_q_3
    SLICE_X9Y32.D6       net (fanout=2)        0.375   M_timer_q[3]
    SLICE_X9Y32.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B2       net (fanout=1)        0.543   M_timer_q[25]_PWR_1_o_equal_22_o[25]
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (1.268ns logic, 3.142ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_17 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_17 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   M_timer_q[19]
                                                       M_timer_q_17
    SLICE_X9Y34.A3       net (fanout=2)        0.553   M_timer_q[17]
    SLICE_X9Y34.A        Tilo                  0.259   N20
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B6       net (fanout=1)        0.358   M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.268ns logic, 3.135ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_20 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.329 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_20 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   M_timer_q[23]
                                                       M_timer_q_20
    SLICE_X9Y36.C4       net (fanout=2)        0.534   M_timer_q[20]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.B2       net (fanout=5)        1.477   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.CLK      Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.343ns logic, 3.060ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_25 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_25 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.BQ       Tcko                  0.430   M_timer_q[25]
                                                       M_timer_q_25
    SLICE_X9Y36.C1       net (fanout=2)        0.714   M_timer_q[25]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.C5       net (fanout=5)        0.955   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.C        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
    SLICE_X7Y35.AX       net (fanout=1)        0.380   M_state_q_FSM_FFd3-In
    SLICE_X7Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.297ns logic, 3.098ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  15.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_25 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_25 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.BQ       Tcko                  0.430   M_timer_q[25]
                                                       M_timer_q_25
    SLICE_X9Y36.C1       net (fanout=2)        0.714   M_timer_q[25]
    SLICE_X9Y36.C        Tilo                  0.259   M_timer_q[25]
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B4       net (fanout=1)        1.049   M_timer_q[25]_PWR_1_o_equal_22_o<25>1
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X9Y32.C4       net (fanout=5)        0.335   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X9Y32.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X6Y35.DX       net (fanout=1)        0.957   M_state_q_FSM_FFd4-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.321ns logic, 3.055ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_16 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.194 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_16 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_timer_q[19]
                                                       M_timer_q_16
    SLICE_X9Y34.A4       net (fanout=2)        0.492   M_timer_q[16]
    SLICE_X9Y34.A        Tilo                  0.259   N20
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>3
    SLICE_X9Y32.B6       net (fanout=1)        0.358   M_timer_q[25]_PWR_1_o_equal_22_o<25>2
    SLICE_X9Y32.B        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_timer_q[25]_PWR_1_o_equal_22_o<25>5
    SLICE_X6Y35.A1       net (fanout=5)        1.261   M_timer_q[25]_PWR_1_o_equal_22_o
    SLICE_X6Y35.A        Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In3
    SLICE_X8Y35.DX       net (fanout=1)        0.963   M_state_q_FSM_FFd1-In
    SLICE_X8Y35.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.268ns logic, 3.074ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_8/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_9/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_10/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[11]/CLK
  Logical resource: M_timer_q_11/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_12/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_13/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_14/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[15]/CLK
  Logical resource: M_timer_q_15/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_20/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_21/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_22/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_q[23]/CLK
  Logical resource: M_timer_q_23/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y8.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X7Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_1/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[3]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_1/CLK
  Logical resource: M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X9Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[7]/CLK
  Logical resource: M_timer_q_4/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.585|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 836 paths, 0 nets, and 276 connections

Design statistics:
   Minimum period:   5.585ns{1}   (Maximum frequency: 179.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 30 16:00:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



