


#ifndef _IGC_DEFINES_H_
#define _IGC_DEFINES_H_


#define REQ_TX_DESCRIPTOR_MULTIPLE	8
#define REQ_RX_DESCRIPTOR_MULTIPLE	8

#define IGC_CTRL_EXT_SDP2_DIR	0x00000400 
#define IGC_CTRL_EXT_SDP3_DIR	0x00000800 
#define IGC_CTRL_EXT_DRV_LOAD	0x10000000 



#define IGC_WUC_PME_EN	0x00000002 


#define IGC_WUFC_LNKC		0x00000001 
#define IGC_WUFC_MAG		0x00000002 
#define IGC_WUFC_EX		0x00000004 
#define IGC_WUFC_MC		0x00000008 
#define IGC_WUFC_BC		0x00000010 
#define IGC_WUFC_FLEX_HQ	BIT(14)	   
#define IGC_WUFC_FLX0		BIT(16)	   
#define IGC_WUFC_FLX1		BIT(17)	   
#define IGC_WUFC_FLX2		BIT(18)	   
#define IGC_WUFC_FLX3		BIT(19)	   
#define IGC_WUFC_FLX4		BIT(20)	   
#define IGC_WUFC_FLX5		BIT(21)	   
#define IGC_WUFC_FLX6		BIT(22)	   
#define IGC_WUFC_FLX7		BIT(23)	   

#define IGC_WUFC_FILTER_MASK GENMASK(23, 14)

#define IGC_CTRL_ADVD3WUC	0x00100000  


#define IGC_WUS_EX	0x00000004 
#define IGC_WUS_ARPD	0x00000020 
#define IGC_WUS_IPV4	0x00000040 
#define IGC_WUS_IPV6	0x00000080 
#define IGC_WUS_NSD	0x00000400 


#define WAKE_PKT_WUS ( \
	IGC_WUS_EX   | \
	IGC_WUS_ARPD | \
	IGC_WUS_IPV4 | \
	IGC_WUS_IPV6 | \
	IGC_WUS_NSD)


#define IGC_WUPL_MASK	0x00000FFF


#define IGC_WUPM_BYTES	128


#define IGC_WUFC_EXT_FLX8	BIT(8)	
#define IGC_WUFC_EXT_FLX9	BIT(9)	
#define IGC_WUFC_EXT_FLX10	BIT(10)	
#define IGC_WUFC_EXT_FLX11	BIT(11)	
#define IGC_WUFC_EXT_FLX12	BIT(12)	
#define IGC_WUFC_EXT_FLX13	BIT(13)	
#define IGC_WUFC_EXT_FLX14	BIT(14)	
#define IGC_WUFC_EXT_FLX15	BIT(15)	
#define IGC_WUFC_EXT_FLX16	BIT(16)	
#define IGC_WUFC_EXT_FLX17	BIT(17)	
#define IGC_WUFC_EXT_FLX18	BIT(18)	
#define IGC_WUFC_EXT_FLX19	BIT(19)	
#define IGC_WUFC_EXT_FLX20	BIT(20)	
#define IGC_WUFC_EXT_FLX21	BIT(21)	
#define IGC_WUFC_EXT_FLX22	BIT(22)	
#define IGC_WUFC_EXT_FLX23	BIT(23)	
#define IGC_WUFC_EXT_FLX24	BIT(24)	
#define IGC_WUFC_EXT_FLX25	BIT(25)	
#define IGC_WUFC_EXT_FLX26	BIT(26)	
#define IGC_WUFC_EXT_FLX27	BIT(27)	
#define IGC_WUFC_EXT_FLX28	BIT(28)	
#define IGC_WUFC_EXT_FLX29	BIT(29)	
#define IGC_WUFC_EXT_FLX30	BIT(30)	
#define IGC_WUFC_EXT_FLX31	BIT(31)	

#define IGC_WUFC_EXT_FILTER_MASK GENMASK(31, 8)


#define COPPER_LINK_UP_LIMIT		10
#define PHY_AUTO_NEG_LIMIT		45


#define MASTER_DISABLE_TIMEOUT		800

#define IGC_CTRL_GIO_MASTER_DISABLE	0x00000004

#define IGC_STATUS_GIO_MASTER_ENABLE	0x00080000


#define IGC_RAH_RAH_MASK	0x0000FFFF
#define IGC_RAH_ASEL_MASK	0x00030000
#define IGC_RAH_ASEL_SRC_ADDR	BIT(16)
#define IGC_RAH_QSEL_MASK	0x000C0000
#define IGC_RAH_QSEL_SHIFT	18
#define IGC_RAH_QSEL_ENABLE	BIT(28)
#define IGC_RAH_AV		0x80000000 

#define IGC_RAL_MAC_ADDR_LEN	4
#define IGC_RAH_MAC_ADDR_LEN	2


#define IGC_SUCCESS			0
#define IGC_ERR_NVM			1
#define IGC_ERR_PHY			2
#define IGC_ERR_CONFIG			3
#define IGC_ERR_PARAM			4
#define IGC_ERR_MAC_INIT		5
#define IGC_ERR_RESET			9
#define IGC_ERR_MASTER_REQUESTS_PENDING	10
#define IGC_ERR_BLK_PHY_RESET		12
#define IGC_ERR_SWFW_SYNC		13


#define IGC_CTRL_RST		0x04000000  

#define IGC_CTRL_PHY_RST	0x80000000  
#define IGC_CTRL_SLU		0x00000040  
#define IGC_CTRL_FRCSPD		0x00000800  
#define IGC_CTRL_FRCDPX		0x00001000  
#define IGC_CTRL_VME		0x40000000  

#define IGC_CTRL_RFCE		0x08000000  
#define IGC_CTRL_TFCE		0x10000000  

#define IGC_CTRL_SDP0_DIR	0x00400000  
#define IGC_CTRL_SDP1_DIR	0x00800000  


#define MAX_JUMBO_FRAME_SIZE	0x2600


#define IGC_PBA_34K		0x0022


#define IGC_SWSM_SMBI		0x00000001 
#define IGC_SWSM_SWESMBI	0x00000002 


#define IGC_SWFW_EEP_SM		0x1
#define IGC_SWFW_PHY0_SM	0x2


#define NWAY_AR_10T_HD_CAPS	0x0020   
#define NWAY_AR_10T_FD_CAPS	0x0040   
#define NWAY_AR_100TX_HD_CAPS	0x0080   
#define NWAY_AR_100TX_FD_CAPS	0x0100   
#define NWAY_AR_PAUSE		0x0400   
#define NWAY_AR_ASM_DIR		0x0800   


#define NWAY_LPAR_PAUSE		0x0400 
#define NWAY_LPAR_ASM_DIR	0x0800 


#define CR_1000T_HD_CAPS	0x0100 
#define CR_1000T_FD_CAPS	0x0200 


#define SR_1000T_REMOTE_RX_STATUS	0x1000 


#define STANDARD_AN_REG_MASK	0x0007 
#define ANEG_MULTIGBT_AN_CTRL	0x0020 
#define MMD_DEVADDR_SHIFT	16     
#define CR_2500T_FD_CAPS	0x0080 



#define AUTO_READ_DONE_TIMEOUT		10
#define IGC_EECD_AUTO_RD		0x00000200  
#define IGC_EECD_REQ		0x00000040 
#define IGC_EECD_GNT		0x00000080 

#define IGC_EECD_ADDR_BITS		0x00000400
#define IGC_NVM_GRANT_ATTEMPTS		1000 
#define IGC_EECD_SIZE_EX_MASK		0x00007800  
#define IGC_EECD_SIZE_EX_SHIFT		11
#define IGC_EECD_FLUPD_I225		0x00800000 
#define IGC_EECD_FLUDONE_I225		0x04000000 
#define IGC_EECD_FLASH_DETECTED_I225	0x00080000 
#define IGC_FLUDONE_ATTEMPTS		20000
#define IGC_EERD_EEWR_MAX_COUNT		512 


#define IGC_NVM_RW_REG_DATA	16
#define IGC_NVM_RW_REG_DONE	2    
#define IGC_NVM_RW_REG_START	1    
#define IGC_NVM_RW_ADDR_SHIFT	2    
#define IGC_NVM_POLL_READ	0    
#define IGC_NVM_DEV_STARTER	5    


#define NVM_CHECKSUM_REG		0x003F


#define NVM_SUM				0xBABA
#define NVM_WORD_SIZE_BASE_SHIFT	6


#define IGC_COLLISION_THRESHOLD		15
#define IGC_CT_SHIFT			4
#define IGC_COLLISION_DISTANCE		63
#define IGC_COLD_SHIFT			12


#define IGC_STATUS_FD		0x00000001      
#define IGC_STATUS_LU		0x00000002      
#define IGC_STATUS_FUNC_MASK	0x0000000C      
#define IGC_STATUS_FUNC_SHIFT	2
#define IGC_STATUS_TXOFF	0x00000010      
#define IGC_STATUS_SPEED_100	0x00000040      
#define IGC_STATUS_SPEED_1000	0x00000080      
#define IGC_STATUS_SPEED_2500	0x00400000	

#define SPEED_10		10
#define SPEED_100		100
#define SPEED_1000		1000
#define SPEED_2500		2500
#define HALF_DUPLEX		1
#define FULL_DUPLEX		2


#define ADVERTISE_10_HALF		0x0001
#define ADVERTISE_10_FULL		0x0002
#define ADVERTISE_100_HALF		0x0004
#define ADVERTISE_100_FULL		0x0008
#define ADVERTISE_1000_HALF		0x0010 
#define ADVERTISE_1000_FULL		0x0020
#define ADVERTISE_2500_HALF		0x0040 
#define ADVERTISE_2500_FULL		0x0080

#define IGC_ALL_SPEED_DUPLEX_2500 ( \
	ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \
	ADVERTISE_100_FULL | ADVERTISE_1000_FULL | ADVERTISE_2500_FULL)

#define AUTONEG_ADVERTISE_SPEED_DEFAULT_2500	IGC_ALL_SPEED_DUPLEX_2500


#define IGC_ICR_TXDW		BIT(0)	
#define IGC_ICR_TXQE		BIT(1)	
#define IGC_ICR_LSC		BIT(2)	
#define IGC_ICR_RXSEQ		BIT(3)	
#define IGC_ICR_RXDMT0		BIT(4)	
#define IGC_ICR_RXO		BIT(6)	
#define IGC_ICR_RXT0		BIT(7)	
#define IGC_ICR_TS		BIT(19)	
#define IGC_ICR_DRSTA		BIT(30)	


#define IGC_ICR_INT_ASSERTED	BIT(31)

#define IGC_ICS_RXT0		IGC_ICR_RXT0 

#define IMS_ENABLE_MASK ( \
	IGC_IMS_RXT0   |    \
	IGC_IMS_TXDW   |    \
	IGC_IMS_RXDMT0 |    \
	IGC_IMS_RXSEQ  |    \
	IGC_IMS_LSC)


#define IGC_IMS_TXDW		IGC_ICR_TXDW	
#define IGC_IMS_RXSEQ		IGC_ICR_RXSEQ	
#define IGC_IMS_LSC		IGC_ICR_LSC	
#define IGC_IMS_DOUTSYNC	IGC_ICR_DOUTSYNC 
#define IGC_IMS_DRSTA		IGC_ICR_DRSTA	
#define IGC_IMS_RXT0		IGC_ICR_RXT0	
#define IGC_IMS_RXDMT0		IGC_ICR_RXDMT0	
#define IGC_IMS_TS		IGC_ICR_TS	

#define IGC_QVECTOR_MASK	0x7FFC		
#define IGC_ITR_VAL_MASK	0x04		


#define IGC_ICS_LSC		IGC_ICR_LSC       
#define IGC_ICS_RXDMT0		IGC_ICR_RXDMT0    

#define IGC_ICR_DOUTSYNC	0x10000000 
#define IGC_EITR_CNT_IGNR	0x80000000 
#define IGC_IVAR_VALID		0x80
#define IGC_GPIE_NSICR		0x00000001
#define IGC_GPIE_MSIX_MODE	0x00000010
#define IGC_GPIE_EIAME		0x40000000
#define IGC_GPIE_PBA		0x80000000


#define IGC_RXD_STAT_DD		0x01    


#define IGC_TXD_DTYP_D		0x00100000 
#define IGC_TXD_DTYP_C		0x00000000 
#define IGC_TXD_POPTS_IXSM	0x01       
#define IGC_TXD_POPTS_TXSM	0x02       
#define IGC_TXD_CMD_EOP		0x01000000 
#define IGC_TXD_CMD_IC		0x04000000 
#define IGC_TXD_CMD_DEXT	0x20000000 
#define IGC_TXD_CMD_VLE		0x40000000 
#define IGC_TXD_STAT_DD		0x00000001 
#define IGC_TXD_CMD_TCP		0x01000000 
#define IGC_TXD_CMD_IP		0x02000000 
#define IGC_TXD_CMD_TSE		0x04000000 
#define IGC_TXD_EXTCMD_TSTAMP	0x00000010 


#define IGC_ADVTXD_L4LEN_SHIFT	8  
#define IGC_ADVTXD_MSS_SHIFT	16 

#define IGC_ADVTXD_TSN_CNTX_FIRST	0x00000080


#define IGC_TCTL_EN		0x00000002 
#define IGC_TCTL_PSP		0x00000008 
#define IGC_TCTL_CT		0x00000ff0 
#define IGC_TCTL_COLD		0x003ff000 
#define IGC_TCTL_RTLC		0x01000000 


#define FLOW_CONTROL_ADDRESS_LOW	0x00C28001
#define FLOW_CONTROL_ADDRESS_HIGH	0x00000100
#define FLOW_CONTROL_TYPE		0x8808

#define IGC_FCRTL_XONE			0x80000000


#define IGC_MANC_RCV_TCO_EN	0x00020000 
#define IGC_MANC_BLK_PHY_RST_ON_IDE	0x00040000 


#define IGC_RCTL_RST		0x00000001 
#define IGC_RCTL_EN		0x00000002 
#define IGC_RCTL_SBP		0x00000004 
#define IGC_RCTL_UPE		0x00000008 
#define IGC_RCTL_MPE		0x00000010 
#define IGC_RCTL_LPE		0x00000020 
#define IGC_RCTL_LBM_MAC	0x00000040 
#define IGC_RCTL_LBM_TCVR	0x000000C0 

#define IGC_RCTL_RDMTS_HALF	0x00000000 
#define IGC_RCTL_BAM		0x00008000 


#define IGC_SRRCTL_TIMESTAMP		0x40000000
#define IGC_SRRCTL_TIMER1SEL(timer)	(((timer) & 0x3) << 14)
#define IGC_SRRCTL_TIMER0SEL(timer)	(((timer) & 0x3) << 17)


#define IGC_RXD_STAT_EOP	0x02	
#define IGC_RXD_STAT_IXSM	0x04	
#define IGC_RXD_STAT_UDPCS	0x10	
#define IGC_RXD_STAT_TCPCS	0x20	
#define IGC_RXD_STAT_VP		0x08	

#define IGC_RXDEXT_STATERR_LB	0x00040000


#define IGC_RXDADV_STAT_TSIP	0x08000 

#define IGC_RXDEXT_STATERR_L4E		0x20000000
#define IGC_RXDEXT_STATERR_IPE		0x40000000
#define IGC_RXDEXT_STATERR_RXE		0x80000000

#define IGC_MRQC_RSS_FIELD_IPV4_TCP	0x00010000
#define IGC_MRQC_RSS_FIELD_IPV4		0x00020000
#define IGC_MRQC_RSS_FIELD_IPV6_TCP_EX	0x00040000
#define IGC_MRQC_RSS_FIELD_IPV6		0x00100000
#define IGC_MRQC_RSS_FIELD_IPV6_TCP	0x00200000


#define IGC_RFCTL_IPV6_EX_DIS	0x00010000
#define IGC_RFCTL_LEF		0x00040000

#define IGC_RCTL_SZ_256		0x00030000 

#define IGC_RCTL_MO_SHIFT	12 
#define IGC_RCTL_CFIEN		0x00080000 
#define IGC_RCTL_DPF		0x00400000 
#define IGC_RCTL_PMCF		0x00800000 
#define IGC_RCTL_SECRC		0x04000000 

#define I225_RXPBSIZE_DEFAULT	0x000000A2 
#define I225_TXPBSIZE_DEFAULT	0x04000014 
#define IGC_RXPBS_CFG_TS_EN	0x80000000 

#define IGC_TXPBSIZE_TSN	0x04145145 

#define IGC_DTXMXPKTSZ_TSN	0x19 
#define IGC_DTXMXPKTSZ_DEFAULT	0x98 



#define IGC_TXOFFSET_SPEED_10	0x000034BC
#define IGC_TXOFFSET_SPEED_100	0x00000578
#define IGC_TXOFFSET_SPEED_1000	0x0000012C
#define IGC_TXOFFSET_SPEED_2500	0x00000578


#define IGC_TSICR_SYS_WRAP	BIT(0) 
#define IGC_TSICR_TXTS		BIT(1) 
#define IGC_TSICR_TT0		BIT(3) 
#define IGC_TSICR_TT1		BIT(4) 
#define IGC_TSICR_AUTT0		BIT(5) 
#define IGC_TSICR_AUTT1		BIT(6) 

#define IGC_TSICR_INTERRUPTS	IGC_TSICR_TXTS

#define IGC_FTQF_VF_BP		0x00008000
#define IGC_FTQF_1588_TIME_STAMP	0x08000000
#define IGC_FTQF_MASK			0xF0000000
#define IGC_FTQF_MASK_PROTO_BP	0x10000000


#define IGC_TSYNCRXCTL_TYPE_MASK	0x0000000E  
#define IGC_TSYNCRXCTL_TYPE_L2_V2	0x00
#define IGC_TSYNCRXCTL_TYPE_L4_V1	0x02
#define IGC_TSYNCRXCTL_TYPE_L2_L4_V2	0x04
#define IGC_TSYNCRXCTL_TYPE_ALL		0x08
#define IGC_TSYNCRXCTL_TYPE_EVENT_V2	0x0A
#define IGC_TSYNCRXCTL_ENABLED		0x00000010  
#define IGC_TSYNCRXCTL_SYSCFI		0x00000020  
#define IGC_TSYNCRXCTL_RXSYNSIG		0x00000400  


#define IGC_TSYNCRXCFG_PTP_V1_CTRLT_MASK	0x000000FF
#define IGC_TSYNCRXCFG_PTP_V1_SYNC_MESSAGE	0x00
#define IGC_TSYNCRXCFG_PTP_V1_DELAY_REQ_MESSAGE	0x01


#define IGC_IMIR_CLEAR_MASK	0xF001FFFF 
#define IGC_IMIR_PORT_BYPASS	0x20000 
#define IGC_IMIR_PRIORITY_SHIFT	29 
#define IGC_IMIREXT_CLEAR_MASK	0x7FFFF 


#define IGC_IMIREXT_CTRL_BP	0x00080000  
#define IGC_IMIREXT_SIZE_BP	0x00001000  


#define IGC_TSYNCTXCTL_TXTT_0			0x00000001  
#define IGC_TSYNCTXCTL_TXTT_1			0x00000002  
#define IGC_TSYNCTXCTL_TXTT_2			0x00000004  
#define IGC_TSYNCTXCTL_TXTT_3			0x00000008  
#define IGC_TSYNCTXCTL_ENABLED			0x00000010  
#define IGC_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK	0x0000F000  
#define IGC_TSYNCTXCTL_SYNC_COMP_ERR		0x20000000  
#define IGC_TSYNCTXCTL_SYNC_COMP		0x40000000  
#define IGC_TSYNCTXCTL_START_SYNC		0x80000000  
#define IGC_TSYNCTXCTL_TXSYNSIG			0x00000020  

#define IGC_TSYNCTXCTL_TXTT_ANY ( \
		IGC_TSYNCTXCTL_TXTT_0 | IGC_TSYNCTXCTL_TXTT_1 | \
		IGC_TSYNCTXCTL_TXTT_2 | IGC_TSYNCTXCTL_TXTT_3)


#define IGC_AUX_IO_TIMER_SEL_SYSTIM0	(0u << 30) 
#define IGC_AUX_IO_TIMER_SEL_SYSTIM1	(1u << 30) 
#define IGC_AUX_IO_TIMER_SEL_SYSTIM2	(2u << 30) 
#define IGC_AUX_IO_TIMER_SEL_SYSTIM3	(3u << 30) 
#define IGC_TT_IO_TIMER_SEL_SYSTIM0	(0u << 30) 
#define IGC_TT_IO_TIMER_SEL_SYSTIM1	(1u << 30) 
#define IGC_TT_IO_TIMER_SEL_SYSTIM2	(2u << 30) 
#define IGC_TT_IO_TIMER_SEL_SYSTIM3	(3u << 30) 


#define IGC_TSAUXC_EN_TT0	BIT(0)  
#define IGC_TSAUXC_EN_TT1	BIT(1)  
#define IGC_TSAUXC_EN_CLK0	BIT(2)  
#define IGC_TSAUXC_ST0		BIT(4)  
#define IGC_TSAUXC_EN_CLK1	BIT(5)  
#define IGC_TSAUXC_ST1		BIT(7)  
#define IGC_TSAUXC_EN_TS0	BIT(8)  
#define IGC_TSAUXC_AUTT0	BIT(9)  
#define IGC_TSAUXC_EN_TS1	BIT(10) 
#define IGC_TSAUXC_AUTT1	BIT(11) 
#define IGC_TSAUXC_PLSG		BIT(17) 
#define IGC_TSAUXC_DISABLE1	BIT(27) 
#define IGC_TSAUXC_DISABLE2	BIT(28) 
#define IGC_TSAUXC_DISABLE3	BIT(29) 
#define IGC_TSAUXC_DIS_TS_CLEAR	BIT(30) 
#define IGC_TSAUXC_DISABLE0	BIT(31) 


#define IGC_AUX0_SEL_SDP0	(0u << 0)  
#define IGC_AUX0_SEL_SDP1	(1u << 0)  
#define IGC_AUX0_SEL_SDP2	(2u << 0)  
#define IGC_AUX0_SEL_SDP3	(3u << 0)  
#define IGC_AUX0_TS_SDP_EN	(1u << 2)  
#define IGC_AUX1_SEL_SDP0	(0u << 3)  
#define IGC_AUX1_SEL_SDP1	(1u << 3)  
#define IGC_AUX1_SEL_SDP2	(2u << 3)  
#define IGC_AUX1_SEL_SDP3	(3u << 3)  
#define IGC_AUX1_TS_SDP_EN	(1u << 5)  
#define IGC_TS_SDP0_SEL_TT0	(0u << 6)  
#define IGC_TS_SDP0_SEL_TT1	(1u << 6)  
#define IGC_TS_SDP0_SEL_FC0	(2u << 6)  
#define IGC_TS_SDP0_SEL_FC1	(3u << 6)  
#define IGC_TS_SDP0_EN		(1u << 8)  
#define IGC_TS_SDP1_SEL_TT0	(0u << 9)  
#define IGC_TS_SDP1_SEL_TT1	(1u << 9)  
#define IGC_TS_SDP1_SEL_FC0	(2u << 9)  
#define IGC_TS_SDP1_SEL_FC1	(3u << 9)  
#define IGC_TS_SDP1_EN		(1u << 11) 
#define IGC_TS_SDP2_SEL_TT0	(0u << 12) 
#define IGC_TS_SDP2_SEL_TT1	(1u << 12) 
#define IGC_TS_SDP2_SEL_FC0	(2u << 12) 
#define IGC_TS_SDP2_SEL_FC1	(3u << 12) 
#define IGC_TS_SDP2_EN		(1u << 14) 
#define IGC_TS_SDP3_SEL_TT0	(0u << 15) 
#define IGC_TS_SDP3_SEL_TT1	(1u << 15) 
#define IGC_TS_SDP3_SEL_FC0	(2u << 15) 
#define IGC_TS_SDP3_SEL_FC1	(3u << 15) 
#define IGC_TS_SDP3_EN		(1u << 17) 


#define IGC_TQAVCTRL_TRANSMIT_MODE_TSN	0x00000001
#define IGC_TQAVCTRL_ENHANCED_QAV	0x00000008
#define IGC_TQAVCTRL_FUTSCDDIS		0x00000080

#define IGC_TXQCTL_QUEUE_MODE_LAUNCHT	0x00000001
#define IGC_TXQCTL_STRICT_CYCLE		0x00000002
#define IGC_TXQCTL_STRICT_END		0x00000004
#define IGC_TXQCTL_QAV_SEL_MASK		0x000000C0
#define IGC_TXQCTL_QAV_SEL_CBS0		0x00000080
#define IGC_TXQCTL_QAV_SEL_CBS1		0x000000C0

#define IGC_TQAVCC_IDLESLOPE_MASK	0xFFFF
#define IGC_TQAVCC_KEEP_CREDITS		BIT(30)

#define IGC_MAX_SR_QUEUES		2


#define IGC_RXCSUM_CRCOFL	0x00000800   
#define IGC_RXCSUM_PCSD		0x00002000   


#define IGC_PTM_CTRL_START_NOW	BIT(29) 
#define IGC_PTM_CTRL_EN		BIT(30) 
#define IGC_PTM_CTRL_TRIG	BIT(31) 
#define IGC_PTM_CTRL_SHRT_CYC(usec)	(((usec) & 0x3f) << 2)
#define IGC_PTM_CTRL_PTM_TO(usec)	(((usec) & 0xff) << 8)

#define IGC_PTM_SHORT_CYC_DEFAULT	1   
#define IGC_PTM_CYC_TIME_DEFAULT	5   
#define IGC_PTM_TIMEOUT_DEFAULT		255 


#define IGC_PCIE_DIG_DELAY_DEFAULT	0x01440000


#define IGC_PCIE_PHY_DELAY_DEFAULT	0x40900000

#define IGC_TIMADJ_ADJUST_METH		0x40000000


#define IGC_PTM_STAT_VALID		BIT(0) 
#define IGC_PTM_STAT_RET_ERR		BIT(1) 
#define IGC_PTM_STAT_BAD_PTM_RES	BIT(2) 
#define IGC_PTM_STAT_T4M1_OVFL		BIT(3) 
#define IGC_PTM_STAT_ADJUST_1ST		BIT(4) 
#define IGC_PTM_STAT_ADJUST_CYC		BIT(5) 


#define IGC_PTM_CYCLE_CTRL_CYC_TIME(msec)	((msec) & 0x3ff) 
#define IGC_PTM_CYCLE_CTRL_AUTO_CYC_EN		BIT(31) 


#define GPY_MMD_MASK		0xFFFF0000
#define GPY_MMD_SHIFT		16
#define GPY_REG_MASK		0x0000FFFF

#define IGC_MMDAC_FUNC_DATA	0x4000 


#define IGC_FACTPS_MNGCG	0x20000000
#define IGC_FWSM_MODE_MASK	0xE
#define IGC_FWSM_MODE_SHIFT	1


#define IGC_MANC_SMBUS_EN	0x00000001 
#define IGC_MANC_ASF_EN		0x00000002 


#define PHY_REVISION_MASK	0xFFFFFFF0
#define MAX_PHY_REG_ADDRESS	0x1F  
#define IGC_GEN_POLL_TIMEOUT	1920


#define MII_CR_RESTART_AUTO_NEG	0x0200  
#define MII_CR_POWER_DOWN	0x0800  
#define MII_CR_AUTO_NEG_EN	0x1000  


#define MII_SR_LINK_STATUS	0x0004 
#define MII_SR_AUTONEG_COMPLETE	0x0020 
#define IGC_PHY_RST_COMP	0x0100 



#define PHY_CONTROL		0x00 
#define PHY_STATUS		0x01 
#define PHY_ID1			0x02 
#define PHY_ID2			0x03 
#define PHY_AUTONEG_ADV		0x04 
#define PHY_LP_ABILITY		0x05 
#define PHY_1000T_CTRL		0x09 
#define PHY_1000T_STATUS	0x0A 


#define IGC_MDIC_DATA_MASK	0x0000FFFF
#define IGC_MDIC_REG_MASK	0x001F0000
#define IGC_MDIC_REG_SHIFT	16
#define IGC_MDIC_PHY_MASK	0x03E00000
#define IGC_MDIC_PHY_SHIFT	21
#define IGC_MDIC_OP_WRITE	0x04000000
#define IGC_MDIC_OP_READ	0x08000000
#define IGC_MDIC_READY		0x10000000
#define IGC_MDIC_ERROR		0x40000000

#define IGC_N0_QUEUE		-1

#define IGC_MAX_MAC_HDR_LEN	127
#define IGC_MAX_NETWORK_HDR_LEN	511

#define IGC_VLANPQF_QSEL(_n, q_idx) ((q_idx) << ((_n) * 4))
#define IGC_VLANPQF_VALID(_n)	(0x1 << (3 + (_n) * 4))
#define IGC_VLANPQF_QUEUE_MASK	0x03

#define IGC_ADVTXD_MACLEN_SHIFT		9  
#define IGC_ADVTXD_TUCMD_IPV4		0x00000400  
#define IGC_ADVTXD_TUCMD_L4T_TCP	0x00000800  
#define IGC_ADVTXD_TUCMD_L4T_SCTP	0x00001000 


#define MAX_MTA_REG			128


#define IGC_IPCNFG_EEE_2_5G_AN		0x00000010 
#define IGC_IPCNFG_EEE_1G_AN		0x00000008 
#define IGC_IPCNFG_EEE_100M_AN		0x00000004 
#define IGC_EEER_EEE_NEG		0x20000000 
#define IGC_EEER_TX_LPI_EN		0x00010000 
#define IGC_EEER_RX_LPI_EN		0x00020000 
#define IGC_EEER_LPI_FC			0x00040000 
#define IGC_EEE_SU_LPI_CLK_STP		0x00800000 


#define IGC_LTRC_EEEMS_EN		0x00000020 
#define IGC_RXPBS_SIZE_I225_MASK	0x0000003F 
#define IGC_TW_SYSTEM_1000_MASK		0x000000FF

#define IGC_TW_SYSTEM_100_MASK		0x0000FF00
#define IGC_TW_SYSTEM_100_SHIFT		8

#define IGC_LTRMINV_SCALE_1024		2

#define IGC_LTRMINV_SCALE_32768		3

#define IGC_LTRMAXV_SCALE_1024		2

#define IGC_LTRMAXV_SCALE_32768		3
#define IGC_LTRMINV_LTRV_MASK		0x000003FF 
#define IGC_LTRMAXV_LTRV_MASK		0x000003FF 
#define IGC_LTRMINV_LSNP_REQ		0x00008000 
#define IGC_LTRMINV_SCALE_SHIFT		10
#define IGC_LTRMAXV_LSNP_REQ		0x00008000 
#define IGC_LTRMAXV_SCALE_SHIFT		10

#endif 
