//
// Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// hart0_server_reset_response_get  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1 reg
// imem_master_awid               O     4 reg
// imem_master_awaddr             O    64 reg
// imem_master_awlen              O     8 reg
// imem_master_awsize             O     3 reg
// imem_master_awburst            O     2 reg
// imem_master_awlock             O     1 reg
// imem_master_awcache            O     4 reg
// imem_master_awprot             O     3 reg
// imem_master_awqos              O     4 reg
// imem_master_awregion           O     4 reg
// imem_master_wvalid             O     1 reg
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_wlast              O     1 reg
// imem_master_bready             O     1 reg
// imem_master_arvalid            O     1 reg
// imem_master_arid               O     4 reg
// imem_master_araddr             O    64 reg
// imem_master_arlen              O     8 reg
// imem_master_arsize             O     3 reg
// imem_master_arburst            O     2 reg
// imem_master_arlock             O     1 reg
// imem_master_arcache            O     4 reg
// imem_master_arprot             O     3 reg
// imem_master_arqos              O     4 reg
// imem_master_arregion           O     4 reg
// imem_master_rready             O     1 reg
// dmem_master_awvalid            O     1 reg
// dmem_master_awid               O     4 reg
// dmem_master_awaddr             O    64 reg
// dmem_master_awlen              O     8 reg
// dmem_master_awsize             O     3 reg
// dmem_master_awburst            O     2 reg
// dmem_master_awlock             O     1 reg
// dmem_master_awcache            O     4 reg
// dmem_master_awprot             O     3 reg
// dmem_master_awqos              O     4 reg
// dmem_master_awregion           O     4 reg
// dmem_master_wvalid             O     1 reg
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_wlast              O     1 reg
// dmem_master_bready             O     1 reg
// dmem_master_arvalid            O     1 reg
// dmem_master_arid               O     4 reg
// dmem_master_araddr             O    64 reg
// dmem_master_arlen              O     8 reg
// dmem_master_arsize             O     3 reg
// dmem_master_arburst            O     2 reg
// dmem_master_arlock             O     1 reg
// dmem_master_arcache            O     4 reg
// dmem_master_arprot             O     3 reg
// dmem_master_arqos              O     4 reg
// dmem_master_arregion           O     4 reg
// dmem_master_rready             O     1 reg
// RDY_set_verbosity              O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// hart0_server_reset_request_put  I     1 reg
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bid                I     4 reg
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rid                I     4 reg
// imem_master_rdata              I    64 reg
// imem_master_rresp              I     2 reg
// imem_master_rlast              I     1 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bid                I     4 reg
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rid                I     4 reg
// dmem_master_rdata              I    64 reg
// dmem_master_rresp              I     2 reg
// dmem_master_rlast              I     1 reg
// m_external_interrupt_req_set_not_clear  I     1 reg
// s_external_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// nmi_req_set_not_clear          I     1
// set_verbosity_verbosity        I     4 reg
// set_verbosity_logdelay         I    64 reg
// EN_hart0_server_reset_request_put  I     1
// EN_set_verbosity               I     1
// EN_hart0_server_reset_response_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     hart0_server_reset_request_put,
	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awid,

	     imem_master_awaddr,

	     imem_master_awlen,

	     imem_master_awsize,

	     imem_master_awburst,

	     imem_master_awlock,

	     imem_master_awcache,

	     imem_master_awprot,

	     imem_master_awqos,

	     imem_master_awregion,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wlast,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_arid,

	     imem_master_araddr,

	     imem_master_arlen,

	     imem_master_arsize,

	     imem_master_arburst,

	     imem_master_arlock,

	     imem_master_arcache,

	     imem_master_arprot,

	     imem_master_arqos,

	     imem_master_arregion,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rid,
	     imem_master_rdata,
	     imem_master_rresp,
	     imem_master_rlast,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awid,

	     dmem_master_awaddr,

	     dmem_master_awlen,

	     dmem_master_awsize,

	     dmem_master_awburst,

	     dmem_master_awlock,

	     dmem_master_awcache,

	     dmem_master_awprot,

	     dmem_master_awqos,

	     dmem_master_awregion,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wlast,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_arid,

	     dmem_master_araddr,

	     dmem_master_arlen,

	     dmem_master_arsize,

	     dmem_master_arburst,

	     dmem_master_arlock,

	     dmem_master_arcache,

	     dmem_master_arprot,

	     dmem_master_arqos,

	     dmem_master_arregion,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rid,
	     dmem_master_rdata,
	     dmem_master_rresp,
	     dmem_master_rlast,

	     dmem_master_rready,

	     m_external_interrupt_req_set_not_clear,

	     s_external_interrupt_req_set_not_clear,

	     software_interrupt_req_set_not_clear,

	     timer_interrupt_req_set_not_clear,

	     nmi_req_set_not_clear,

	     set_verbosity_verbosity,
	     set_verbosity_logdelay,
	     EN_set_verbosity,
	     RDY_set_verbosity);
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  hart0_server_reset_request_put;
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // actionvalue method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awid
  output [3 : 0] imem_master_awid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awlen
  output [7 : 0] imem_master_awlen;

  // value method imem_master_m_awsize
  output [2 : 0] imem_master_awsize;

  // value method imem_master_m_awburst
  output [1 : 0] imem_master_awburst;

  // value method imem_master_m_awlock
  output imem_master_awlock;

  // value method imem_master_m_awcache
  output [3 : 0] imem_master_awcache;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awqos
  output [3 : 0] imem_master_awqos;

  // value method imem_master_m_awregion
  output [3 : 0] imem_master_awregion;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // value method imem_master_m_wlast
  output imem_master_wlast;

  // value method imem_master_m_wuser

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [3 : 0] imem_master_bid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_arid
  output [3 : 0] imem_master_arid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arlen
  output [7 : 0] imem_master_arlen;

  // value method imem_master_m_arsize
  output [2 : 0] imem_master_arsize;

  // value method imem_master_m_arburst
  output [1 : 0] imem_master_arburst;

  // value method imem_master_m_arlock
  output imem_master_arlock;

  // value method imem_master_m_arcache
  output [3 : 0] imem_master_arcache;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_arqos
  output [3 : 0] imem_master_arqos;

  // value method imem_master_m_arregion
  output [3 : 0] imem_master_arregion;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [3 : 0] imem_master_rid;
  input  [63 : 0] imem_master_rdata;
  input  [1 : 0] imem_master_rresp;
  input  imem_master_rlast;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awid
  output [3 : 0] dmem_master_awid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awlen
  output [7 : 0] dmem_master_awlen;

  // value method dmem_master_m_awsize
  output [2 : 0] dmem_master_awsize;

  // value method dmem_master_m_awburst
  output [1 : 0] dmem_master_awburst;

  // value method dmem_master_m_awlock
  output dmem_master_awlock;

  // value method dmem_master_m_awcache
  output [3 : 0] dmem_master_awcache;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awqos
  output [3 : 0] dmem_master_awqos;

  // value method dmem_master_m_awregion
  output [3 : 0] dmem_master_awregion;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // value method dmem_master_m_wlast
  output dmem_master_wlast;

  // value method dmem_master_m_wuser

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [3 : 0] dmem_master_bid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_arid
  output [3 : 0] dmem_master_arid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arlen
  output [7 : 0] dmem_master_arlen;

  // value method dmem_master_m_arsize
  output [2 : 0] dmem_master_arsize;

  // value method dmem_master_m_arburst
  output [1 : 0] dmem_master_arburst;

  // value method dmem_master_m_arlock
  output dmem_master_arlock;

  // value method dmem_master_m_arcache
  output [3 : 0] dmem_master_arcache;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_arqos
  output [3 : 0] dmem_master_arqos;

  // value method dmem_master_m_arregion
  output [3 : 0] dmem_master_arregion;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [3 : 0] dmem_master_rid;
  input  [63 : 0] dmem_master_rdata;
  input  [1 : 0] dmem_master_rresp;
  input  dmem_master_rlast;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method m_external_interrupt_req
  input  m_external_interrupt_req_set_not_clear;

  // action method s_external_interrupt_req
  input  s_external_interrupt_req_set_not_clear;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;

  // action method nmi_req
  input  nmi_req_set_not_clear;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // signals for module outputs
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata;
  wire [7 : 0] dmem_master_arlen,
	       dmem_master_awlen,
	       dmem_master_wstrb,
	       imem_master_arlen,
	       imem_master_awlen,
	       imem_master_wstrb;
  wire [3 : 0] dmem_master_arcache,
	       dmem_master_arid,
	       dmem_master_arqos,
	       dmem_master_arregion,
	       dmem_master_awcache,
	       dmem_master_awid,
	       dmem_master_awqos,
	       dmem_master_awregion,
	       imem_master_arcache,
	       imem_master_arid,
	       imem_master_arqos,
	       imem_master_arregion,
	       imem_master_awcache,
	       imem_master_awid,
	       imem_master_awqos,
	       imem_master_awregion;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_arsize,
	       dmem_master_awprot,
	       dmem_master_awsize,
	       imem_master_arprot,
	       imem_master_arsize,
	       imem_master_awprot,
	       imem_master_awsize;
  wire [1 : 0] dmem_master_arburst,
	       dmem_master_awburst,
	       imem_master_arburst,
	       imem_master_awburst;
  wire RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_set_verbosity,
       dmem_master_arlock,
       dmem_master_arvalid,
       dmem_master_awlock,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wlast,
       dmem_master_wvalid,
       hart0_server_reset_response_get,
       imem_master_arlock,
       imem_master_arvalid,
       imem_master_awlock,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wlast,
       imem_master_wvalid;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register imem_c_rg_cache_addr
  reg [31 : 0] imem_c_rg_cache_addr;
  wire [31 : 0] imem_c_rg_cache_addr$D_IN;
  wire imem_c_rg_cache_addr$EN;

  // register imem_c_rg_cache_b16
  reg [16 : 0] imem_c_rg_cache_b16;
  reg [16 : 0] imem_c_rg_cache_b16$D_IN;
  wire imem_c_rg_cache_b16$EN;

  // register imem_c_rg_f3
  reg [2 : 0] imem_c_rg_f3;
  wire [2 : 0] imem_c_rg_f3$D_IN;
  wire imem_c_rg_f3$EN;

  // register imem_c_rg_mstatus_MXR
  reg imem_c_rg_mstatus_MXR;
  wire imem_c_rg_mstatus_MXR$D_IN, imem_c_rg_mstatus_MXR$EN;

  // register imem_c_rg_pc
  reg [31 : 0] imem_c_rg_pc;
  reg [31 : 0] imem_c_rg_pc$D_IN;
  wire imem_c_rg_pc$EN;

  // register imem_c_rg_priv
  reg [1 : 0] imem_c_rg_priv;
  wire [1 : 0] imem_c_rg_priv$D_IN;
  wire imem_c_rg_priv$EN;

  // register imem_c_rg_satp
  reg [31 : 0] imem_c_rg_satp;
  wire [31 : 0] imem_c_rg_satp$D_IN;
  wire imem_c_rg_satp$EN;

  // register imem_c_rg_sstatus_SUM
  reg imem_c_rg_sstatus_SUM;
  wire imem_c_rg_sstatus_SUM$D_IN, imem_c_rg_sstatus_SUM$EN;

  // register imem_c_rg_tval
  reg [31 : 0] imem_c_rg_tval;
  reg [31 : 0] imem_c_rg_tval$D_IN;
  wire imem_c_rg_tval$EN;

  // register rg_csr_pc
  reg [31 : 0] rg_csr_pc;
  wire [31 : 0] rg_csr_pc$D_IN;
  wire rg_csr_pc$EN;

  // register rg_csr_val1
  reg [31 : 0] rg_csr_val1;
  wire [31 : 0] rg_csr_val1$D_IN;
  wire rg_csr_val1$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_next_pc
  reg [31 : 0] rg_next_pc;
  reg [31 : 0] rg_next_pc$D_IN;
  wire rg_next_pc$EN;

  // register rg_run_on_reset
  reg rg_run_on_reset;
  wire rg_run_on_reset$D_IN, rg_run_on_reset$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_trap_info
  reg [67 : 0] rg_trap_info;
  reg [67 : 0] rg_trap_info$D_IN;
  wire rg_trap_info$EN;

  // register rg_trap_instr
  reg [31 : 0] rg_trap_instr;
  wire [31 : 0] rg_trap_instr$D_IN;
  wire rg_trap_instr$EN;

  // register rg_trap_interrupt
  reg rg_trap_interrupt;
  wire rg_trap_interrupt$D_IN, rg_trap_interrupt$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_resetting
  reg stage2_rg_resetting;
  wire stage2_rg_resetting$D_IN, stage2_rg_resetting$EN;

  // register stage2_rg_stage2
  reg [367 : 0] stage2_rg_stage2;
  wire [367 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  reg stage3_rg_full$D_IN;
  wire stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [174 : 0] stage3_rg_stage3;
  wire [174 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // ports of submodule csr_regfile
  wire [97 : 0] csr_regfile$csr_trap_actions;
  wire [65 : 0] csr_regfile$csr_ret_actions;
  wire [63 : 0] csr_regfile$read_csr_mcycle, csr_regfile$read_csr_minstret;
  wire [32 : 0] csr_regfile$read_csr;
  wire [31 : 0] csr_regfile$csr_trap_actions_pc,
		csr_regfile$csr_trap_actions_xtval,
		csr_regfile$mav_csr_write_word,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_sstatus;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_1_csr_addr,
		csr_regfile$access_permitted_2_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_csr_write_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending,
	       csr_regfile$ma_update_fcsr_fflags_flags,
	       csr_regfile$mv_update_fcsr_fflags_flags;
  wire [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  wire [2 : 0] csr_regfile$read_frm;
  wire [1 : 0] csr_regfile$access_permitted_1_priv,
	       csr_regfile$access_permitted_2_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_ret_actions_from_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$interrupt_pending_cur_priv,
	       csr_regfile$ma_update_mstatus_fs_fs,
	       csr_regfile$mv_update_mstatus_fs_fs;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_debug,
       csr_regfile$EN_ma_update_fcsr_fflags,
       csr_regfile$EN_ma_update_mstatus_fs,
       csr_regfile$EN_mav_csr_write,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$access_permitted_1,
       csr_regfile$access_permitted_1_read_not_write,
       csr_regfile$access_permitted_2,
       csr_regfile$access_permitted_2_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$csr_trap_actions_nmi,
       csr_regfile$m_external_interrupt_req_set_not_clear,
       csr_regfile$nmi_pending,
       csr_regfile$nmi_req_set_not_clear,
       csr_regfile$s_external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$D_IN,
       f_reset_reqs$D_OUT,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$D_IN,
       f_reset_rsps$D_OUT,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule fpr_regfile
  wire [63 : 0] fpr_regfile$read_rs1,
		fpr_regfile$read_rs2,
		fpr_regfile$read_rs3,
		fpr_regfile$write_rd_rd_val;
  wire [4 : 0] fpr_regfile$read_rs1_port2_rs1,
	       fpr_regfile$read_rs1_rs1,
	       fpr_regfile$read_rs2_rs2,
	       fpr_regfile$read_rs3_rs3,
	       fpr_regfile$write_rd_rd;
  wire fpr_regfile$EN_server_reset_request_put,
       fpr_regfile$EN_server_reset_response_get,
       fpr_regfile$EN_write_rd,
       fpr_regfile$RDY_server_reset_request_put,
       fpr_regfile$RDY_server_reset_response_get;

  // ports of submodule gpr_regfile
  wire [31 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs2,
		gpr_regfile$write_rd_rd_val;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2,
	       gpr_regfile$write_rd_rd;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [31 : 0] near_mem$imem_req_addr;
  reg near_mem$imem_req_mstatus_MXR, near_mem$imem_req_sstatus_SUM;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata;
  wire [31 : 0] near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$imem_instr,
		near_mem$imem_pc,
		near_mem$imem_req_satp;
  wire [7 : 0] near_mem$dmem_master_arlen,
	       near_mem$dmem_master_awlen,
	       near_mem$dmem_master_wstrb,
	       near_mem$imem_master_arlen,
	       near_mem$imem_master_awlen,
	       near_mem$imem_master_wstrb,
	       near_mem$server_fence_request_put;
  wire [6 : 0] near_mem$dmem_req_amo_funct7;
  wire [3 : 0] near_mem$dmem_exc_code,
	       near_mem$dmem_master_arcache,
	       near_mem$dmem_master_arid,
	       near_mem$dmem_master_arqos,
	       near_mem$dmem_master_arregion,
	       near_mem$dmem_master_awcache,
	       near_mem$dmem_master_awid,
	       near_mem$dmem_master_awqos,
	       near_mem$dmem_master_awregion,
	       near_mem$dmem_master_bid,
	       near_mem$dmem_master_rid,
	       near_mem$imem_exc_code,
	       near_mem$imem_master_arcache,
	       near_mem$imem_master_arid,
	       near_mem$imem_master_arqos,
	       near_mem$imem_master_arregion,
	       near_mem$imem_master_awcache,
	       near_mem$imem_master_awid,
	       near_mem$imem_master_awqos,
	       near_mem$imem_master_awregion,
	       near_mem$imem_master_bid,
	       near_mem$imem_master_rid;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_arsize,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_master_awsize,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_arsize,
	       near_mem$imem_master_awprot,
	       near_mem$imem_master_awsize,
	       near_mem$imem_req_f3;
  wire [1 : 0] near_mem$dmem_master_arburst,
	       near_mem$dmem_master_awburst,
	       near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_op,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_arburst,
	       near_mem$imem_master_awburst,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$imem_req_priv;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arlock,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awlock,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rlast,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wlast,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_is_i32_not_i16,
       near_mem$imem_master_arlock,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awlock,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rlast,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wlast,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_valid;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr,
		soc_map$m_pc_reset_value;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_fbox
  wire [63 : 0] stage2_fbox$req_v1,
		stage2_fbox$req_v2,
		stage2_fbox$req_v3,
		stage2_fbox$word_fst;
  wire [6 : 0] stage2_fbox$req_f7, stage2_fbox$req_opcode;
  wire [4 : 0] stage2_fbox$req_rs2, stage2_fbox$word_snd;
  wire [2 : 0] stage2_fbox$req_rm;
  wire stage2_fbox$EN_req,
       stage2_fbox$EN_server_reset_request_put,
       stage2_fbox$EN_server_reset_response_get,
       stage2_fbox$RDY_server_reset_request_put,
       stage2_fbox$RDY_server_reset_response_get,
       stage2_fbox$valid;

  // ports of submodule stage2_mbox
  wire [31 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_imem_c_rl_assert_fail,
       CAN_FIRE_RL_imem_c_rl_fetch_next_32b,
       CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C_2,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_CSRR_W_2,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_rl_trap,
       CAN_FIRE_RL_rl_trap_fetch,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset_begin,
       CAN_FIRE_RL_stage2_rl_reset_end,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_m_external_interrupt_req,
       CAN_FIRE_nmi_req,
       CAN_FIRE_s_external_interrupt_req,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       WILL_FIRE_RL_imem_c_rl_assert_fail,
       WILL_FIRE_RL_imem_c_rl_fetch_next_32b,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_CSRR_W_2,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_rl_trap,
       WILL_FIRE_RL_rl_trap_fetch,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset_begin,
       WILL_FIRE_RL_stage2_rl_reset_end,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_m_external_interrupt_req,
       WILL_FIRE_nmi_req,
       WILL_FIRE_s_external_interrupt_req,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req;

  // inputs to muxes for submodule ports
  reg [31 : 0] MUX_csr_regfile$mav_csr_write_2__VAL_2;
  wire [67 : 0] MUX_rg_trap_info$write_1__VAL_1,
		MUX_rg_trap_info$write_1__VAL_2,
		MUX_rg_trap_info$write_1__VAL_3,
		MUX_rg_trap_info$write_1__VAL_4;
  wire [31 : 0] MUX_imem_c_rg_tval$write_1__VAL_5,
		MUX_near_mem$imem_req_2__VAL_1,
		MUX_near_mem$imem_req_2__VAL_2,
		MUX_near_mem$imem_req_2__VAL_5;
  wire [16 : 0] MUX_imem_c_rg_cache_b16$write_1__VAL_2;
  wire [3 : 0] MUX_rg_state$write_1__VAL_1,
	       MUX_rg_state$write_1__VAL_2,
	       MUX_rg_state$write_1__VAL_3;
  wire MUX_csr_regfile$mav_csr_write_1__SEL_1,
       MUX_gpr_regfile$write_rd_1__SEL_2,
       MUX_imem_c_rg_cache_addr$write_1__SEL_2,
       MUX_imem_c_rg_cache_addr$write_1__SEL_3,
       MUX_imem_c_rg_cache_b16$write_1__SEL_10,
       MUX_imem_c_rg_cache_b16$write_1__SEL_5,
       MUX_imem_c_rg_cache_b16$write_1__SEL_6,
       MUX_imem_c_rg_cache_b16$write_1__SEL_7,
       MUX_imem_c_rg_cache_b16$write_1__SEL_8,
       MUX_imem_c_rg_cache_b16$write_1__SEL_9,
       MUX_imem_c_rg_f3$write_1__SEL_1,
       MUX_imem_c_rg_f3$write_1__SEL_2,
       MUX_imem_c_rg_mstatus_MXR$write_1__SEL_4,
       MUX_imem_c_rg_pc$write_1__SEL_4,
       MUX_near_mem$imem_req_1__SEL_6,
       MUX_rg_next_pc$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_10,
       MUX_rg_state$write_1__SEL_11,
       MUX_rg_state$write_1__SEL_12,
       MUX_rg_state$write_1__SEL_13,
       MUX_rg_state$write_1__SEL_14,
       MUX_rg_state$write_1__SEL_4,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_7,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_state$write_1__SEL_9,
       MUX_rg_trap_info$write_1__SEL_1,
       MUX_rg_trap_instr$write_1__SEL_1,
       MUX_rg_trap_interrupt$write_1__SEL_1,
       MUX_stage1_rg_full$write_1__VAL_2,
       MUX_stage2_rg_full$write_1__VAL_2,
       MUX_stage3_rg_full$write_1__VAL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h2270;
  reg [31 : 0] v__h2264;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] x_out_data_to_stage3_frd_val__h7098,
	       x_out_fbypass_rd_val__h8221;
  reg [31 : 0] CASE_theResult__255_BITS_6_TO_0_0b100011_rs2_v_ETC__q8,
	       CASE_theResult__255_BITS_6_TO_0_0b1100111_data_ETC__q18,
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620,
	       _theResult_____1_fst__h17951,
	       rs1_val__h27212,
	       value__h7423,
	       value__h7637,
	       x_out_bypass_rd_val__h8034,
	       x_out_data_to_stage2_addr__h15689,
	       x_out_data_to_stage2_val1__h15690,
	       x_out_data_to_stage3_rd_val__h7094;
  reg [4 : 0] x_out_bypass_rd__h8033,
	      x_out_data_to_stage2_rd__h15688,
	      x_out_data_to_stage3_fpr_flags__h7097,
	      x_out_data_to_stage3_rd__h7093,
	      x_out_fbypass_rd__h8220;
  reg [3 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q15,
	      CASE_theResult__255_BITS_31_TO_20_0b0_CASE_rg__ETC__q16,
	      alu_outputs_exc_code__h17155,
	      x_out_trap_info_exc_code__h7533;
  reg [2 : 0] CASE_theResult__255_BITS_6_TO_0_0b1100011_0_0b_ETC__q21,
	      CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20;
  reg CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_ne_ETC__q1,
      CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_st_ETC__q3,
      CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2,
      CASE_theResult__255_BITS_14_TO_12_0b10_NOT_the_ETC__q9,
      CASE_theResult__255_BITS_14_TO_12_0b10_theResu_ETC__q12,
      CASE_theResult__255_BITS_6_TO_0_0b10011_IF_ime_ETC__q14,
      CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q11,
      CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q19,
      CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10,
      CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13,
      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023,
      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040,
      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189,
      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157,
      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d262,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d280,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d295,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d309,
      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314;
  wire [333 : 0] IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1989;
  wire [127 : 0] csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d2188;
  wire [63 : 0] _theResult____h25922,
		_theResult___snd_fst_rd_val__h8202,
		alu_outputs___1_fval1__h17130,
		alu_outputs___1_fval2__h16193,
		alu_outputs___1_fval3__h17132,
		cpi__h25924,
		cpifrac__h25925,
		delta_CPI_cycles__h25920,
		delta_CPI_instrs___1__h25966,
		delta_CPI_instrs__h25921,
		output_stage2___1_data_to_stage3_frd_val__h6971,
		rd_val__h15330,
		rd_val__h15356,
		rd_val__h15383,
		wdata_from_gpr__h23639,
		x__h25923,
		x_out_data_to_stage2_fval1__h15692,
		x_out_data_to_stage2_fval3__h15694;
  wire [35 : 0] IF_near_mem_imem_exc__00_THEN_near_mem_imem_ex_ETC___d2169;
  wire [31 : 0] IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1621,
		IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_ime_ETC___d380,
		IF_csr_regfile_read_csr_rg_trap_instr_185_BITS_ETC___d2243,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d627,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d628,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d629,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d630,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d631,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d632,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d633,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d635,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d637,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d638,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d639,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d641,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d642,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d643,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d645,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d646,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d647,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d649,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d650,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d651,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d652,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d653,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d654,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d655,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d656,
		IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d657,
		IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c__ETC___d381,
		IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1547,
		SEXT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1556,
		_theResult_____1_fst__h17944,
		_theResult_____1_fst__h17979,
		_theResult____h5255,
		_theResult___snd_snd__h20110,
		_theResult___snd_snd_rd_val__h7043,
		addr_of_b32___1__h21961,
		addr_of_b32___1__h24959,
		addr_of_b32___1__h33297,
		addr_of_b32__h21855,
		addr_of_b32__h24853,
		addr_of_b32__h33191,
		alu_outputs___1_addr__h15876,
		alu_outputs___1_addr__h15904,
		alu_outputs___1_addr__h15938,
		alu_outputs___1_addr__h16160,
		alu_outputs___1_addr__h16189,
		alu_outputs___1_val1__h16045,
		alu_outputs___1_val1__h16090,
		alu_outputs___1_val1__h16485,
		alu_outputs___1_val1__h16513,
		branch_target__h15854,
		data_to_stage2_addr__h15674,
		data_to_stage2_val2__h15676,
		fall_through_pc__h15434,
		instr___1__h8426,
		instr__h10231,
		instr__h10347,
		instr__h10412,
		instr__h10729,
		instr__h11067,
		instr__h11251,
		instr__h11380,
		instr__h11817,
		instr__h11989,
		instr__h12162,
		instr__h12355,
		instr__h12548,
		instr__h12665,
		instr__h12843,
		instr__h12962,
		instr__h13057,
		instr__h13193,
		instr__h13329,
		instr__h13465,
		instr__h13803,
		instr__h13883,
		instr__h14048,
		instr__h14240,
		instr__h14435,
		instr__h14683,
		instr__h14848,
		instr__h15108,
		instr__h5253,
		instr__h8737,
		instr__h8882,
		instr__h9074,
		instr__h9269,
		instr__h9498,
		instr__h9841,
		instr_out___1__h8572,
		instr_out___1__h8604,
		next_pc___1__h19407,
		next_pc__h19405,
		rd_val___1__h17858,
		rd_val___1__h17940,
		rd_val___1__h17947,
		rd_val___1__h17954,
		rd_val___1__h17961,
		rd_val___1__h17968,
		rd_val__h15282,
		rd_val__h16104,
		rd_val__h16125,
		rd_val__h20010,
		rd_val__h20062,
		rd_val__h20084,
		rd_val__h8370,
		rs1_val__h26458,
		rs1_val_bypassed__h5263,
		rs2_val_bypassed__h5269,
		trap_info_tval__h19226,
		val__h15284,
		val__h8372,
		value__h19290,
		x_out_data_to_stage2_instr__h15686,
		x_out_data_to_stage2_val2__h15691,
		x_out_next_pc__h15449,
		y__h27490;
  wire [20 : 0] SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446,
		theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q6;
  wire [19 : 0] imm20__h11119;
  wire [15 : 0] IF_imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_ime_ETC___d378,
		imem_c_rg_cache_b16_BITS_15_TO_0__q4;
  wire [12 : 0] SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475,
		theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q5;
  wire [11 : 0] imm12__h10991,
		imm12__h11615,
		imm12__h11830,
		imm12__h12026,
		imm12__h12371,
		imm12__h14684,
		imm12__h8738,
		imm12__h9075,
		offset__h9445,
		theResult__255_BITS_31_TO_20__q17,
		theResult__255_BITS_31_TO_25_CONCAT_theResult__ETC__q7;
  wire [9 : 0] nzimm10__h11613, nzimm10__h11828;
  wire [8 : 0] offset__h10356, offset__h14613;
  wire [7 : 0] offset__h8472;
  wire [6 : 0] offset__h9017;
  wire [5 : 0] imm6__h10989;
  wire [4 : 0] data_to_stage2_rd__h15673,
	       offset_BITS_4_TO_0___h15233,
	       offset_BITS_4_TO_0___h9006,
	       offset_BITS_4_TO_0___h9437,
	       rd__h9077,
	       rs1__h9076,
	       shamt__h16032;
  wire [3 : 0] alu_outputs___1_exc_code__h16481,
	       cur_verbosity__h3660,
	       x_exc_code__h33477,
	       x_out_trap_info_exc_code__h19229;
  wire [2 : 0] rm__h15821;
  wire IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1030,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1196,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1829,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2153,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2160,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746,
       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748,
       IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667,
       IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668,
       IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1072,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1122,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1131,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1139,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1146,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1165,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1176,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1182,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1264,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1277,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1292,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1328,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1938,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1982,
       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d2263,
       IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661,
       IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663,
       NOT_IF_NOT_stage1_rg_full_21_22_OR_NOT_near_me_ETC___d2113,
       NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1380,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1387,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1392,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850,
       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1865,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2012,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2056,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2067,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2071,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2073,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2075,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2077,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2083,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2098,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2103,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2122,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2129,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2138,
       NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104,
       NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1959,
       NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d2100,
       NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d365,
       NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d682,
       NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684,
       NOT_imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_c_ETC___d1843,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1235,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1249,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1295,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1332,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1353,
       NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d2257,
       NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1854,
       NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1862,
       NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2078,
       NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2080,
       NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1329,
       NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1350,
       NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1424,
       NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d2147,
       NOT_rg_next_pc_281_BITS_1_TO_0_282_EQ_0b0_283__ETC___d2290,
       NOT_soc_map_m_pc_reset_value__803_BITS_1_TO_0__ETC___d1817,
       NOT_stage1_rg_full_21_22_OR_near_mem_imem_vali_ETC___d2172,
       NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218,
       NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1448,
       NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690,
       NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697,
       NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135,
       NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143,
       NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d164,
       NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d279,
       NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d725,
       _0_OR_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1974,
       csr_regfile_RDY_server_reset_response_get__782_ETC___d1797,
       csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1834,
       csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1838,
       csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1846,
       csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d460,
       csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d466,
       csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866,
       fpr_regfile_RDY_server_reset_request_put__760__ETC___d1772,
       imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2093,
       imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2095,
       imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d350,
       imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358,
       imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791,
       imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d1830,
       imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326,
       imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13,
       imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d375,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1682,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1685,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1688,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1691,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1694,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1697,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1700,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1703,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1708,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1713,
       near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1716,
       near_mem_imem_exc__00_OR_NOT_rg_cur_priv_0_EQ__ETC___d1321,
       near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1221,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1228,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1240,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1254,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1271,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1284,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1300,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1314,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1338,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1359,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1441,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1450,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1463,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1479,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1483,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1487,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1522,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1683,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1686,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1689,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1692,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1695,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1698,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1701,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1704,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1709,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1714,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1717,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915,
       near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d2142,
       rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1348,
       rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1426,
       rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2141,
       rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2201,
       rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204,
       rg_state_9_EQ_3_848_AND_stage3_rg_full_5_OR_st_ETC___d1868,
       rg_trap_info_174_BITS_67_TO_36_175_EQ_csr_regf_ETC___d2184,
       stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680,
       stage2_rg_full_01_AND_IF_stage2_rg_stage2_02_B_ETC___d1898,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1227,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1237,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1238,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1239,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1251,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1252,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1253,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1268,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1269,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1270,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1281,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1282,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1283,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1297,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1298,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1299,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1311,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1312,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1313,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1334,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1335,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1336,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1337,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1355,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1356,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1357,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1358,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1383,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1390,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1431,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1432,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1433,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1436,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1437,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1438,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1439,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1477,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1494,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1520,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1651,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1706,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1707,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1711,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1712,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1911,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665,
       stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1900,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1902,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1904,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1906,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1908,
       stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d728,
       stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155,
       stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d202,
       stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d231,
       stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_2_08_ETC___d286,
       stage3_rg_full_5_OR_NOT_stage2_rg_full_01_58_O_ETC___d1857,
       stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d730,
       stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d738;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // actionvalue method hart0_server_reset_response_get
  assign hart0_server_reset_response_get = f_reset_rsps$D_OUT ;
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awid
  assign imem_master_awid = near_mem$imem_master_awid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awlen
  assign imem_master_awlen = near_mem$imem_master_awlen ;

  // value method imem_master_m_awsize
  assign imem_master_awsize = near_mem$imem_master_awsize ;

  // value method imem_master_m_awburst
  assign imem_master_awburst = near_mem$imem_master_awburst ;

  // value method imem_master_m_awlock
  assign imem_master_awlock = near_mem$imem_master_awlock ;

  // value method imem_master_m_awcache
  assign imem_master_awcache = near_mem$imem_master_awcache ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // value method imem_master_m_awqos
  assign imem_master_awqos = near_mem$imem_master_awqos ;

  // value method imem_master_m_awregion
  assign imem_master_awregion = near_mem$imem_master_awregion ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // value method imem_master_m_wlast
  assign imem_master_wlast = near_mem$imem_master_wlast ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_arid
  assign imem_master_arid = near_mem$imem_master_arid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arlen
  assign imem_master_arlen = near_mem$imem_master_arlen ;

  // value method imem_master_m_arsize
  assign imem_master_arsize = near_mem$imem_master_arsize ;

  // value method imem_master_m_arburst
  assign imem_master_arburst = near_mem$imem_master_arburst ;

  // value method imem_master_m_arlock
  assign imem_master_arlock = near_mem$imem_master_arlock ;

  // value method imem_master_m_arcache
  assign imem_master_arcache = near_mem$imem_master_arcache ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // value method imem_master_m_arqos
  assign imem_master_arqos = near_mem$imem_master_arqos ;

  // value method imem_master_m_arregion
  assign imem_master_arregion = near_mem$imem_master_arregion ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awid
  assign dmem_master_awid = near_mem$dmem_master_awid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awlen
  assign dmem_master_awlen = near_mem$dmem_master_awlen ;

  // value method dmem_master_m_awsize
  assign dmem_master_awsize = near_mem$dmem_master_awsize ;

  // value method dmem_master_m_awburst
  assign dmem_master_awburst = near_mem$dmem_master_awburst ;

  // value method dmem_master_m_awlock
  assign dmem_master_awlock = near_mem$dmem_master_awlock ;

  // value method dmem_master_m_awcache
  assign dmem_master_awcache = near_mem$dmem_master_awcache ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // value method dmem_master_m_awqos
  assign dmem_master_awqos = near_mem$dmem_master_awqos ;

  // value method dmem_master_m_awregion
  assign dmem_master_awregion = near_mem$dmem_master_awregion ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // value method dmem_master_m_wlast
  assign dmem_master_wlast = near_mem$dmem_master_wlast ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_arid
  assign dmem_master_arid = near_mem$dmem_master_arid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arlen
  assign dmem_master_arlen = near_mem$dmem_master_arlen ;

  // value method dmem_master_m_arsize
  assign dmem_master_arsize = near_mem$dmem_master_arsize ;

  // value method dmem_master_m_arburst
  assign dmem_master_arburst = near_mem$dmem_master_arburst ;

  // value method dmem_master_m_arlock
  assign dmem_master_arlock = near_mem$dmem_master_arlock ;

  // value method dmem_master_m_arcache
  assign dmem_master_arcache = near_mem$dmem_master_arcache ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // value method dmem_master_m_arqos
  assign dmem_master_arqos = near_mem$dmem_master_arqos ;

  // value method dmem_master_m_arregion
  assign dmem_master_arregion = near_mem$dmem_master_arregion ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method m_external_interrupt_req
  assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;

  // action method s_external_interrupt_req
  assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = 1'd1 ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = 1'd1 ;

  // action method nmi_req
  assign CAN_FIRE_nmi_req = 1'd1 ;
  assign WILL_FIRE_nmi_req = 1'd1 ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_1_csr_addr(csr_regfile$access_permitted_1_csr_addr),
			    .access_permitted_1_priv(csr_regfile$access_permitted_1_priv),
			    .access_permitted_1_read_not_write(csr_regfile$access_permitted_1_read_not_write),
			    .access_permitted_2_csr_addr(csr_regfile$access_permitted_2_csr_addr),
			    .access_permitted_2_priv(csr_regfile$access_permitted_2_priv),
			    .access_permitted_2_read_not_write(csr_regfile$access_permitted_2_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_nmi(csr_regfile$csr_trap_actions_nmi),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .m_external_interrupt_req_set_not_clear(csr_regfile$m_external_interrupt_req_set_not_clear),
			    .ma_update_fcsr_fflags_flags(csr_regfile$ma_update_fcsr_fflags_flags),
			    .ma_update_mstatus_fs_fs(csr_regfile$ma_update_mstatus_fs_fs),
			    .mav_csr_write_csr_addr(csr_regfile$mav_csr_write_csr_addr),
			    .mav_csr_write_word(csr_regfile$mav_csr_write_word),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .mv_update_fcsr_fflags_flags(csr_regfile$mv_update_fcsr_fflags_flags),
			    .mv_update_mstatus_fs_fs(csr_regfile$mv_update_mstatus_fs_fs),
			    .nmi_req_set_not_clear(csr_regfile$nmi_req_set_not_clear),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .s_external_interrupt_req_set_not_clear(csr_regfile$s_external_interrupt_req_set_not_clear),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_mav_csr_write(csr_regfile$EN_mav_csr_write),
			    .EN_ma_update_fcsr_fflags(csr_regfile$EN_ma_update_fcsr_fflags),
			    .EN_ma_update_mstatus_fs(csr_regfile$EN_ma_update_mstatus_fs),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_debug(csr_regfile$EN_debug),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(),
			    .mav_read_csr(),
			    .mav_csr_write(),
			    .read_frm(csr_regfile$read_frm),
			    .read_fflags(),
			    .mv_update_fcsr_fflags(),
			    .mv_update_mstatus_fs(),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_sstatus(csr_regfile$read_sstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted_1(csr_regfile$access_permitted_1),
			    .access_permitted_2(csr_regfile$access_permitted_2),
			    .csr_counter_read_fault(),
			    .csr_mip_read(),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume),
			    .nmi_pending(csr_regfile$nmi_pending),
			    .RDY_debug());

  // submodule f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(1'd1)) f_reset_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_reset_reqs$D_IN),
						      .ENQ(f_reset_reqs$ENQ),
						      .DEQ(f_reset_reqs$DEQ),
						      .CLR(f_reset_reqs$CLR),
						      .D_OUT(f_reset_reqs$D_OUT),
						      .FULL_N(f_reset_reqs$FULL_N),
						      .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(1'd1)) f_reset_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_reset_rsps$D_IN),
						      .ENQ(f_reset_rsps$ENQ),
						      .DEQ(f_reset_rsps$DEQ),
						      .CLR(f_reset_rsps$CLR),
						      .D_OUT(f_reset_rsps$D_OUT),
						      .FULL_N(f_reset_rsps$FULL_N),
						      .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule fpr_regfile
  mkFPR_RegFile fpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(fpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(fpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(fpr_regfile$read_rs2_rs2),
			    .read_rs3_rs3(fpr_regfile$read_rs3_rs3),
			    .write_rd_rd(fpr_regfile$write_rd_rd),
			    .write_rd_rd_val(fpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(fpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(fpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(fpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(fpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(fpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(fpr_regfile$read_rs1),
			    .read_rs1_port2(),
			    .read_rs2(fpr_regfile$read_rs2),
			    .read_rs3(fpr_regfile$read_rs3));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bid(near_mem$dmem_master_bid),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rid(near_mem$dmem_master_rid),
		      .dmem_master_rlast(near_mem$dmem_master_rlast),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_amo_funct7(near_mem$dmem_req_amo_funct7),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bid(near_mem$imem_master_bid),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rid(near_mem$imem_master_rid),
		      .imem_master_rlast(near_mem$imem_master_rlast),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_is_i32_not_i16(near_mem$imem_is_i32_not_i16),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_tval(),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awid(near_mem$imem_master_awid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awlen(near_mem$imem_master_awlen),
		      .imem_master_awsize(near_mem$imem_master_awsize),
		      .imem_master_awburst(near_mem$imem_master_awburst),
		      .imem_master_awlock(near_mem$imem_master_awlock),
		      .imem_master_awcache(near_mem$imem_master_awcache),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_awqos(near_mem$imem_master_awqos),
		      .imem_master_awregion(near_mem$imem_master_awregion),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_wlast(near_mem$imem_master_wlast),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_arid(near_mem$imem_master_arid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arlen(near_mem$imem_master_arlen),
		      .imem_master_arsize(near_mem$imem_master_arsize),
		      .imem_master_arburst(near_mem$imem_master_arburst),
		      .imem_master_arlock(near_mem$imem_master_arlock),
		      .imem_master_arcache(near_mem$imem_master_arcache),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_arqos(near_mem$imem_master_arqos),
		      .imem_master_arregion(near_mem$imem_master_arregion),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awid(near_mem$dmem_master_awid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awlen(near_mem$dmem_master_awlen),
		      .dmem_master_awsize(near_mem$dmem_master_awsize),
		      .dmem_master_awburst(near_mem$dmem_master_awburst),
		      .dmem_master_awlock(near_mem$dmem_master_awlock),
		      .dmem_master_awcache(near_mem$dmem_master_awcache),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_awqos(near_mem$dmem_master_awqos),
		      .dmem_master_awregion(near_mem$dmem_master_awregion),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_wlast(near_mem$dmem_master_wlast),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_arid(near_mem$dmem_master_arid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arlen(near_mem$dmem_master_arlen),
		      .dmem_master_arsize(near_mem$dmem_master_arsize),
		      .dmem_master_arburst(near_mem$dmem_master_arburst),
		      .dmem_master_arlock(near_mem$dmem_master_arlock),
		      .dmem_master_arcache(near_mem$dmem_master_arcache),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_arqos(near_mem$dmem_master_arqos),
		      .dmem_master_arregion(near_mem$dmem_master_arregion),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma());

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_uart0_addr_base(),
		    .m_uart0_addr_size(),
		    .m_uart0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_mem0_controller_addr_base(),
		    .m_mem0_controller_addr_size(),
		    .m_mem0_controller_addr_lim(),
		    .m_tcm_addr_base(),
		    .m_tcm_addr_size(),
		    .m_tcm_addr_lim(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(soc_map$m_pc_reset_value),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(1'd1)) stage1_f_reset_reqs(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage1_f_reset_reqs$ENQ),
					       .DEQ(stage1_f_reset_reqs$DEQ),
					       .CLR(stage1_f_reset_reqs$CLR),
					       .FULL_N(stage1_f_reset_reqs$FULL_N),
					       .EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(1'd1)) stage1_f_reset_rsps(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage1_f_reset_rsps$ENQ),
					       .DEQ(stage1_f_reset_rsps$DEQ),
					       .CLR(stage1_f_reset_rsps$CLR),
					       .FULL_N(stage1_f_reset_rsps$FULL_N),
					       .EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(1'd1)) stage2_f_reset_reqs(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage2_f_reset_reqs$ENQ),
					       .DEQ(stage2_f_reset_reqs$DEQ),
					       .CLR(stage2_f_reset_reqs$CLR),
					       .FULL_N(stage2_f_reset_reqs$FULL_N),
					       .EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(1'd1)) stage2_f_reset_rsps(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage2_f_reset_rsps$ENQ),
					       .DEQ(stage2_f_reset_rsps$DEQ),
					       .CLR(stage2_f_reset_rsps$CLR),
					       .FULL_N(stage2_f_reset_rsps$FULL_N),
					       .EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_fbox
  mkFBox_Top stage2_fbox(.verbosity(4'd0),
			 .CLK(CLK),
			 .RST_N(RST_N),
			 .req_f7(stage2_fbox$req_f7),
			 .req_opcode(stage2_fbox$req_opcode),
			 .req_rm(stage2_fbox$req_rm),
			 .req_rs2(stage2_fbox$req_rs2),
			 .req_v1(stage2_fbox$req_v1),
			 .req_v2(stage2_fbox$req_v2),
			 .req_v3(stage2_fbox$req_v3),
			 .EN_server_reset_request_put(stage2_fbox$EN_server_reset_request_put),
			 .EN_server_reset_response_get(stage2_fbox$EN_server_reset_response_get),
			 .EN_req(stage2_fbox$EN_req),
			 .RDY_server_reset_request_put(stage2_fbox$RDY_server_reset_request_put),
			 .RDY_server_reset_response_get(stage2_fbox$RDY_server_reset_response_get),
			 .valid(stage2_fbox$valid),
			 .word_fst(stage2_fbox$word_fst),
			 .word_snd(stage2_fbox$word_snd));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(1'd1)) stage3_f_reset_reqs(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage3_f_reset_reqs$ENQ),
					       .DEQ(stage3_f_reset_reqs$DEQ),
					       .CLR(stage3_f_reset_reqs$CLR),
					       .FULL_N(stage3_f_reset_reqs$FULL_N),
					       .EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(1'd1)) stage3_f_reset_rsps(.RST(RST_N),
					       .CLK(CLK),
					       .ENQ(stage3_f_reset_rsps$ENQ),
					       .DEQ(stage3_f_reset_rsps$DEQ),
					       .CLR(stage3_f_reset_rsps$CLR),
					       .FULL_N(stage3_f_reset_rsps$FULL_N),
					       .EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd12 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     rg_state == 4'd3 && !stage3_rg_full && stage2_rg_full &&
	     NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2141 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d2142 &&
	     (near_mem$imem_exc ||
	      ((_theResult____h5255[6:0] == 7'b1100011) ?
		 _theResult____h5255[14:12] != 3'd0 &&
		 _theResult____h5255[14:12] != 3'b001 &&
		 _theResult____h5255[14:12] != 3'b100 &&
		 _theResult____h5255[14:12] != 3'b101 &&
		 _theResult____h5255[14:12] != 3'b110 &&
		 _theResult____h5255[14:12] != 3'b111 :
		 _theResult____h5255[6:0] != 7'b1101111 &&
		 ((_theResult____h5255[6:0] == 7'b1100111) ?
		    _theResult____h5255[14:12] != 3'd0 :
		    (_theResult____h5255[6:0] != 7'b0110011 ||
		     _theResult____h5255[31:25] != 7'b0000001) &&
		    IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2160))) ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_trap
  assign CAN_FIRE_RL_rl_trap =
	     rg_state == 4'd4 &&
	     NOT_stage1_rg_full_21_22_OR_near_mem_imem_vali_ETC___d2172 ;
  assign WILL_FIRE_RL_rl_trap = CAN_FIRE_RL_rl_trap ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_9 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_9 ;

  // rule RL_rl_stage1_CSRR_W_2
  assign CAN_FIRE_RL_rl_stage1_CSRR_W_2 = rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W_2 = rg_state == 4'd6 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_10 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_10 ;

  // rule RL_rl_stage1_CSRR_S_or_C_2
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C_2 = rg_state == 4'd7 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 = rg_state == 4'd7 ;

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     rg_state == 4'd8 ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2141 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d2142 &&
	     (NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d2257 ||
	      !near_mem$imem_exc &&
	      IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d2263) ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_11 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_11 ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     near_mem$RDY_server_fence_i_response_get &&
	     rg_state == 4'd9 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_12 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_12 ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     near_mem$RDY_server_fence_response_get &&
	     rg_state == 4'd10 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     rg_state == 4'd11 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     rg_state == 4'd12 &&
	     csr_regfile$wfi_resume &&
	     NOT_stage1_rg_full_21_22_OR_near_mem_imem_vali_ETC___d2172 ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd12 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI = MUX_rg_state$write_1__SEL_4 ;

  // rule RL_rl_trap_fetch
  assign CAN_FIRE_RL_rl_trap_fetch =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 &&
	     rg_state == 4'd5 ;
  assign WILL_FIRE_RL_rl_trap_fetch = CAN_FIRE_RL_rl_trap_fetch ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     rg_state == 4'd3 &&
	     stage1_rg_full &&
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1829 &&
	     !stage2_rg_full &&
	     !stage3_rg_full ;
  assign WILL_FIRE_RL_rl_stage1_interrupt = CAN_FIRE_RL_rl_stage1_interrupt ;

  // rule RL_imem_c_rl_assert_fail
  assign CAN_FIRE_RL_imem_c_rl_assert_fail = !near_mem$imem_is_i32_not_i16 ;
  assign WILL_FIRE_RL_imem_c_rl_assert_fail =
	     CAN_FIRE_RL_imem_c_rl_assert_fail ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile$RDY_server_reset_response_get &&
	     fpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile_RDY_server_reset_response_get__782_ETC___d1797 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     (csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1846 ||
	      imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791) &&
	     rg_state_9_EQ_3_848_AND_stage3_rg_full_5_OR_st_ETC___d1868 ;
  assign WILL_FIRE_RL_rl_pipe =
	     CAN_FIRE_RL_rl_pipe && !WILL_FIRE_RL_imem_c_rl_fetch_next_32b ;

  // rule RL_imem_c_rl_fetch_next_32b
  assign CAN_FIRE_RL_imem_c_rl_fetch_next_32b =
	     near_mem$imem_valid && imem_c_rg_pc[1:0] != 2'b0 &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign WILL_FIRE_RL_imem_c_rl_fetch_next_32b =
	     CAN_FIRE_RL_imem_c_rl_fetch_next_32b ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1295 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_13 ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start =
	     gpr_regfile$RDY_server_reset_request_put &&
	     fpr_regfile_RDY_server_reset_request_put__760__ETC___d1772 &&
	     rg_state == 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset_end
  assign CAN_FIRE_RL_stage2_rl_reset_end =
	     stage2_fbox$RDY_server_reset_response_get &&
	     stage2_f_reset_rsps$FULL_N &&
	     stage2_rg_resetting ;
  assign WILL_FIRE_RL_stage2_rl_reset_end = CAN_FIRE_RL_stage2_rl_reset_end ;

  // rule RL_stage2_rl_reset_begin
  assign CAN_FIRE_RL_stage2_rl_reset_begin =
	     stage2_fbox$RDY_server_reset_request_put &&
	     stage2_f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_stage2_rl_reset_begin =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$mav_csr_write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ;
  assign MUX_gpr_regfile$write_rd_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ;
  assign MUX_imem_c_rg_cache_addr$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	     near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_addr$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2103 &&
	     near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_5 =
	     WILL_FIRE_RL_rl_trap_fetch && near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_WFI_resume && near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_7 =
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA && near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_finish_FENCE && near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_9 =
	     WILL_FIRE_RL_rl_finish_FENCE_I && near_mem$imem_valid ;
  assign MUX_imem_c_rg_cache_b16$write_1__SEL_10 =
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	     near_mem$imem_valid ;
  assign MUX_imem_c_rg_f3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ;
  assign MUX_imem_c_rg_f3$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ;
  assign MUX_imem_c_rg_mstatus_MXR$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_c_rg_pc$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_near_mem$imem_req_1__SEL_6 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_rg_next_pc$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign MUX_rg_state$write_1__SEL_1 =
	     CAN_FIRE_RL_rl_reset_complete &&
	     !WILL_FIRE_RL_imem_c_rl_fetch_next_32b ;
  assign MUX_rg_state$write_1__SEL_4 =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;
  assign MUX_rg_state$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_rg_state$write_1__SEL_7 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_state$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_stage1_xRET || WILL_FIRE_RL_rl_trap ;
  assign MUX_rg_state$write_1__SEL_9 =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1235 ;
  assign MUX_rg_state$write_1__SEL_10 =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1249 ;
  assign MUX_rg_state$write_1__SEL_11 =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     !near_mem$imem_exc &&
	     _theResult____h5255[6:0] == 7'b0001111 &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1277 ;
  assign MUX_rg_state$write_1__SEL_12 =
	     near_mem$RDY_server_fence_request_put &&
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     !near_mem$imem_exc &&
	     _theResult____h5255[6:0] == 7'b0001111 &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1264 ;
  assign MUX_rg_state$write_1__SEL_13 =
	     CAN_FIRE_RL_rl_stage1_SFENCE_VMA &&
	     !WILL_FIRE_RL_imem_c_rl_fetch_next_32b ;
  assign MUX_rg_state$write_1__SEL_14 =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1353 ;
  assign MUX_rg_trap_info$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ;
  assign MUX_rg_trap_instr$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign MUX_rg_trap_interrupt$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  always@(rg_trap_instr or
	  csr_regfile$read_csr or
	  y__h27490 or
	  IF_csr_regfile_read_csr_rg_trap_instr_185_BITS_ETC___d2243)
  begin
    case (rg_trap_instr[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 =
	      IF_csr_regfile_read_csr_rg_trap_instr_185_BITS_ETC___d2243;
      default: MUX_csr_regfile$mav_csr_write_2__VAL_2 =
		   csr_regfile$read_csr[31:0] & y__h27490;
    endcase
  end
  assign MUX_imem_c_rg_cache_b16$write_1__VAL_2 =
	     { 1'd1, near_mem$imem_instr[31:16] } ;
  assign MUX_imem_c_rg_tval$write_1__VAL_5 = near_mem$imem_pc + 32'd4 ;
  assign MUX_near_mem$imem_req_2__VAL_1 =
	     NOT_soc_map_m_pc_reset_value__803_BITS_1_TO_0__ETC___d1817 ?
	       addr_of_b32___1__h21961 :
	       addr_of_b32__h21855 ;
  assign MUX_near_mem$imem_req_2__VAL_2 =
	     NOT_IF_NOT_stage1_rg_full_21_22_OR_NOT_near_me_ETC___d2113 ?
	       addr_of_b32___1__h24959 :
	       addr_of_b32__h24853 ;
  assign MUX_near_mem$imem_req_2__VAL_5 =
	     NOT_rg_next_pc_281_BITS_1_TO_0_282_EQ_0b0_283__ETC___d2290 ?
	       addr_of_b32___1__h33297 :
	       addr_of_b32__h33191 ;
  assign MUX_rg_state$write_1__VAL_1 = rg_run_on_reset ? 4'd3 : 4'd2 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     csr_regfile$access_permitted_1 ? 4'd8 : 4'd4 ;
  assign MUX_rg_state$write_1__VAL_3 =
	     csr_regfile$access_permitted_2 ? 4'd8 : 4'd4 ;
  assign MUX_rg_trap_info$write_1__VAL_1 =
	     { imem_c_rg_pc,
	       4'd2,
	       near_mem$imem_exc ? imem_c_rg_tval : trap_info_tval__h19226 } ;
  assign MUX_rg_trap_info$write_1__VAL_2 =
	     { value__h7423,
	       near_mem$dmem_exc_code,
	       stage2_rg_stage2[293:262] } ;
  assign MUX_rg_trap_info$write_1__VAL_3 =
	     { imem_c_rg_pc,
	       IF_near_mem_imem_exc__00_THEN_near_mem_imem_ex_ETC___d2169 } ;
  assign MUX_rg_trap_info$write_1__VAL_4 =
	     { imem_c_rg_pc, x_exc_code__h33477, 32'd0 } ;
  assign MUX_stage1_rg_full$write_1__VAL_2 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2129 ||
	     (csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1838 ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2078) &&
	     stage1_rg_full ;
  assign MUX_stage2_rg_full$write_1__VAL_2 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2122 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 ||
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835 &&
	     stage2_rg_full ;
  assign MUX_stage3_rg_full$write_1__VAL_2 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = set_verbosity_logdelay ;
  assign cfg_logdelay$EN = EN_set_verbosity ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity ;

  // register imem_c_rg_cache_addr
  assign imem_c_rg_cache_addr$D_IN = near_mem$imem_pc ;
  assign imem_c_rg_cache_addr$EN =
	     MUX_rg_state$write_1__SEL_6 && near_mem$imem_valid ||
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	     near_mem$imem_valid ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2103 &&
	     near_mem$imem_valid ||
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ;

  // register imem_c_rg_cache_b16
  always@(WILL_FIRE_RL_rl_reset_start or
	  WILL_FIRE_RL_imem_c_rl_fetch_next_32b or
	  MUX_imem_c_rg_cache_b16$write_1__VAL_2 or
	  MUX_imem_c_rg_cache_addr$write_1__SEL_3 or
	  MUX_imem_c_rg_cache_addr$write_1__SEL_2 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_5 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_6 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_7 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_8 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_9 or
	  MUX_imem_c_rg_cache_b16$write_1__SEL_10)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: imem_c_rg_cache_b16$D_IN = 17'd43690;
    WILL_FIRE_RL_imem_c_rl_fetch_next_32b:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_addr$write_1__SEL_3:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_addr$write_1__SEL_2:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_5:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_6:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_7:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_8:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_9:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    MUX_imem_c_rg_cache_b16$write_1__SEL_10:
	imem_c_rg_cache_b16$D_IN = MUX_imem_c_rg_cache_b16$write_1__VAL_2;
    default: imem_c_rg_cache_b16$D_IN =
		 17'b01010101010101010 /* unspecified value */ ;
  endcase
  assign imem_c_rg_cache_b16$EN =
	     MUX_rg_state$write_1__SEL_6 && near_mem$imem_valid ||
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	     near_mem$imem_valid ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2103 &&
	     near_mem$imem_valid ||
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register imem_c_rg_f3
  assign imem_c_rg_f3$D_IN = 3'b010 ;
  assign imem_c_rg_f3$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_c_rg_mstatus_MXR
  assign imem_c_rg_mstatus_MXR$D_IN =
	     (MUX_imem_c_rg_f3$write_1__SEL_1 ||
	      MUX_imem_c_rg_f3$write_1__SEL_2 ||
	      MUX_imem_c_rg_mstatus_MXR$write_1__SEL_4) ?
	       csr_regfile$read_mstatus[19] :
	       rg_mstatus_MXR ;
  assign imem_c_rg_mstatus_MXR$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_c_rg_pc
  always@(MUX_imem_c_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_c_rg_f3$write_1__SEL_2 or
	  x_out_next_pc__h15449 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_c_rg_pc$write_1__SEL_4 or rg_next_pc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_c_rg_f3$write_1__SEL_1:
	  imem_c_rg_pc$D_IN = soc_map$m_pc_reset_value[31:0];
      MUX_imem_c_rg_f3$write_1__SEL_2:
	  imem_c_rg_pc$D_IN = x_out_next_pc__h15449;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_c_rg_pc$D_IN = x_out_next_pc__h15449;
      MUX_imem_c_rg_pc$write_1__SEL_4: imem_c_rg_pc$D_IN = rg_next_pc;
      default: imem_c_rg_pc$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_c_rg_pc$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;

  // register imem_c_rg_priv
  assign imem_c_rg_priv$D_IN = rg_cur_priv ;
  assign imem_c_rg_priv$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_c_rg_satp
  assign imem_c_rg_satp$D_IN = csr_regfile$read_satp ;
  assign imem_c_rg_satp$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_c_rg_sstatus_SUM
  assign imem_c_rg_sstatus_SUM$D_IN =
	     (MUX_imem_c_rg_f3$write_1__SEL_1 ||
	      MUX_imem_c_rg_f3$write_1__SEL_2 ||
	      MUX_imem_c_rg_mstatus_MXR$write_1__SEL_4) ?
	       csr_regfile$read_sstatus[18] :
	       rg_sstatus_SUM ;
  assign imem_c_rg_sstatus_SUM$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_c_rg_tval
  always@(MUX_imem_c_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_c_rg_f3$write_1__SEL_2 or
	  x_out_next_pc__h15449 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_c_rg_pc$write_1__SEL_4 or
	  rg_next_pc or
	  WILL_FIRE_RL_imem_c_rl_fetch_next_32b or
	  MUX_imem_c_rg_tval$write_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_c_rg_f3$write_1__SEL_1:
	  imem_c_rg_tval$D_IN = soc_map$m_pc_reset_value[31:0];
      MUX_imem_c_rg_f3$write_1__SEL_2:
	  imem_c_rg_tval$D_IN = x_out_next_pc__h15449;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_c_rg_tval$D_IN = x_out_next_pc__h15449;
      MUX_imem_c_rg_pc$write_1__SEL_4: imem_c_rg_tval$D_IN = rg_next_pc;
      WILL_FIRE_RL_imem_c_rl_fetch_next_32b:
	  imem_c_rg_tval$D_IN = MUX_imem_c_rg_tval$write_1__VAL_5;
      default: imem_c_rg_tval$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_c_rg_tval$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ;

  // register rg_csr_pc
  assign rg_csr_pc$D_IN = imem_c_rg_pc ;
  assign rg_csr_pc$EN = MUX_rg_trap_info$write_1__SEL_1 ;

  // register rg_csr_val1
  assign rg_csr_val1$D_IN = x_out_data_to_stage2_val1__h15690 ;
  assign rg_csr_val1$EN = MUX_rg_trap_info$write_1__SEL_1 ;

  // register rg_cur_priv
  always@(WILL_FIRE_RL_rl_trap or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_trap:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[33:32];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_trap || WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN = csr_regfile$read_mstatus[19] ;
  assign rg_mstatus_MXR$EN = MUX_rg_state$write_1__SEL_8 ;

  // register rg_next_pc
  always@(MUX_rg_next_pc$write_1__SEL_1 or
	  x_out_next_pc__h15449 or
	  WILL_FIRE_RL_rl_trap or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or csr_regfile$csr_ret_actions)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_next_pc$write_1__SEL_1: rg_next_pc$D_IN = x_out_next_pc__h15449;
      WILL_FIRE_RL_rl_trap:
	  rg_next_pc$D_IN = csr_regfile$csr_trap_actions[97:66];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_next_pc$D_IN = csr_regfile$csr_ret_actions[65:34];
      default: rg_next_pc$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_next_pc$EN =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // register rg_run_on_reset
  assign rg_run_on_reset$D_IN = f_reset_reqs$D_OUT ;
  assign rg_run_on_reset$EN = CAN_FIRE_RL_rl_reset_start ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN = csr_regfile$read_sstatus[18] ;
  assign rg_sstatus_SUM$EN = MUX_rg_state$write_1__SEL_8 ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN = MUX_imem_c_rg_f3$write_1__SEL_1 ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN = MUX_imem_c_rg_f3$write_1__SEL_1 ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_reset_complete or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_W_2 or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 or
	  MUX_rg_state$write_1__VAL_3 or
	  WILL_FIRE_RL_rl_reset_from_WFI or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_6 or
	  MUX_rg_state$write_1__SEL_7 or
	  MUX_rg_state$write_1__SEL_8 or
	  WILL_FIRE_RL_rl_stage1_CSRR_W or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_reset_complete:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_W_2:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_3;
      WILL_FIRE_RL_rl_reset_from_WFI: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_rg_state$write_1__SEL_6: rg_state$D_IN = 4'd3;
      MUX_rg_state$write_1__SEL_7: rg_state$D_IN = 4'd4;
      MUX_rg_state$write_1__SEL_8: rg_state$D_IN = 4'd5;
      WILL_FIRE_RL_rl_stage1_CSRR_W: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C: rg_state$D_IN = 4'd7;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd9;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd10;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd11;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd12;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register rg_trap_info
  always@(MUX_rg_trap_info$write_1__SEL_1 or
	  MUX_rg_trap_info$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  MUX_rg_trap_info$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  MUX_rg_trap_info$write_1__VAL_3 or
	  WILL_FIRE_RL_rl_stage1_interrupt or MUX_rg_trap_info$write_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_trap_info$write_1__SEL_1:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_2;
      WILL_FIRE_RL_rl_stage1_trap:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_3;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  rg_trap_info$D_IN = MUX_rg_trap_info$write_1__VAL_4;
      default: rg_trap_info$D_IN =
		   68'hAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_trap_info$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register rg_trap_instr
  assign rg_trap_instr$D_IN =
	     MUX_rg_trap_instr$write_1__SEL_1 ?
	       x_out_data_to_stage2_instr__h15686 :
	       stage2_rg_stage2[333:302] ;
  assign rg_trap_instr$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;

  // register rg_trap_interrupt
  assign rg_trap_interrupt$D_IN = !MUX_rg_trap_interrupt$write_1__SEL_1 ;
  assign rg_trap_interrupt$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_2 or
	  MUX_imem_c_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_stage1_WFI or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or WILL_FIRE_RL_rl_trap)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_2;
    MUX_imem_c_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_trap_fetch ||
    WILL_FIRE_RL_rl_WFI_resume:
	stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_stage1_WFI: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_finish_SFENCE_VMA || WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I:
	stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_stage1_xRET: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx: stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_trap: stage1_rg_full$D_IN = 1'd0;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_stage1_rl_reset ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register stage2_rg_full
  always@(WILL_FIRE_RL_stage2_rl_reset_begin or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_2 or
	  MUX_imem_c_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_trap)
  case (1'b1)
    WILL_FIRE_RL_stage2_rl_reset_begin: stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_2;
    MUX_imem_c_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_trap:
	stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_trap ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_resetting
  assign stage2_rg_resetting$D_IN = WILL_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_rg_resetting$EN =
	     WILL_FIRE_RL_stage2_rl_reset_end ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       imem_c_rg_pc,
	       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1989 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 ;

  // register stage3_rg_full
  always@(WILL_FIRE_RL_stage3_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage3_rg_full$write_1__VAL_2 or
	  MUX_imem_c_rg_f3$write_1__SEL_1)
  case (1'b1)
    WILL_FIRE_RL_stage3_rl_reset: stage3_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage3_rg_full$D_IN = MUX_stage3_rg_full$write_1__VAL_2;
    MUX_imem_c_rg_f3$write_1__SEL_1: stage3_rg_full$D_IN = 1'd0;
    default: stage3_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[365:302],
	       stage2_rg_stage2[367:366],
	       1'd1,
	       x_out_data_to_stage3_rd__h7093,
	       x_out_data_to_stage3_rd_val__h7094,
	       stage2_rg_stage2[301:299] != 3'd0 &&
	       stage2_rg_stage2[301:299] != 3'd1 &&
	       stage2_rg_stage2[301:299] != 3'd4 &&
	       stage2_rg_stage2[301:299] != 3'd2 &&
	       stage2_rg_stage2[301:299] != 3'd3,
	       stage2_rg_stage2[301:299] != 3'd0 &&
	       CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2,
	       x_out_data_to_stage3_fpr_flags__h7097,
	       x_out_data_to_stage3_frd_val__h7098 } ;
  assign stage3_rg_stage3$EN =
	     WILL_FIRE_RL_rl_pipe && stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_1_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$access_permitted_1_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_1_read_not_write = 1'd0 ;
  assign csr_regfile$access_permitted_2_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$access_permitted_2_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_2_read_not_write =
	     rs1_val__h27212 == 32'd0 ;
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  assign csr_regfile$csr_ret_actions_from_priv =
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d2257 ?
	       2'b11 :
	       ((!near_mem$imem_exc &&
		 IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d2263) ?
		  2'b01 :
		  2'b0) ;
  assign csr_regfile$csr_trap_actions_exc_code = rg_trap_info[35:32] ;
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     rg_trap_interrupt && !csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_nmi =
	     rg_trap_interrupt && csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_pc = rg_trap_info[67:36] ;
  assign csr_regfile$csr_trap_actions_xtval = rg_trap_info[31:0] ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$m_external_interrupt_req_set_not_clear =
	     m_external_interrupt_req_set_not_clear ;
  assign csr_regfile$ma_update_fcsr_fflags_flags = stage3_rg_stage3[68:64] ;
  assign csr_regfile$ma_update_mstatus_fs_fs = 2'h3 ;
  assign csr_regfile$mav_csr_write_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$mav_csr_write_word =
	     MUX_csr_regfile$mav_csr_write_1__SEL_1 ?
	       rs1_val__h26458 :
	       MUX_csr_regfile$mav_csr_write_2__VAL_2 ;
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$mv_update_fcsr_fflags_flags = 5'h0 ;
  assign csr_regfile$mv_update_mstatus_fs_fs = 2'h0 ;
  assign csr_regfile$nmi_req_set_not_clear = nmi_req_set_not_clear ;
  assign csr_regfile$read_csr_csr_addr = rg_trap_instr[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = 12'h0 ;
  assign csr_regfile$s_external_interrupt_req_set_not_clear =
	     s_external_interrupt_req_set_not_clear ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  assign csr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign csr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_mav_csr_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 &&
	     rg_trap_instr[19:15] != 5'd0 ;
  assign csr_regfile$EN_ma_update_fcsr_fflags =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full &&
	     stage3_rg_stage3[108] &&
	     stage3_rg_stage3[70] ;
  assign csr_regfile$EN_ma_update_mstatus_fs =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full &&
	     stage3_rg_stage3[108] &&
	     (stage3_rg_stage3[70] || stage3_rg_stage3[69]) ;
  assign csr_regfile$EN_csr_trap_actions = CAN_FIRE_RL_rl_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe && stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign csr_regfile$EN_debug = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$D_IN = hart0_server_reset_request_put ;
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ = CAN_FIRE_RL_rl_reset_start ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$D_IN = rg_run_on_reset ;
  assign f_reset_rsps$ENQ = MUX_rg_state$write_1__SEL_1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule fpr_regfile
  assign fpr_regfile$read_rs1_port2_rs1 = 5'h0 ;
  assign fpr_regfile$read_rs1_rs1 = _theResult____h5255[19:15] ;
  assign fpr_regfile$read_rs2_rs2 = _theResult____h5255[24:20] ;
  assign fpr_regfile$read_rs3_rs3 = _theResult____h5255[31:27] ;
  assign fpr_regfile$write_rd_rd = stage3_rg_stage3[107:103] ;
  assign fpr_regfile$write_rd_rd_val = stage3_rg_stage3[63:0] ;
  assign fpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign fpr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign fpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full &&
	     stage3_rg_stage3[108] &&
	     stage3_rg_stage3[69] ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = 5'h0 ;
  assign gpr_regfile$read_rs1_rs1 = _theResult____h5255[19:15] ;
  assign gpr_regfile$read_rs2_rs2 = _theResult____h5255[24:20] ;
  assign gpr_regfile$write_rd_rd =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_gpr_regfile$write_rd_1__SEL_2) ?
	       rg_trap_instr[11:7] :
	       stage3_rg_stage3[107:103] ;
  assign gpr_regfile$write_rd_rd_val =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_gpr_regfile$write_rd_1__SEL_2) ?
	       csr_regfile$read_csr[31:0] :
	       stage3_rg_stage3[102:71] ;
  assign gpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign gpr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full &&
	     stage3_rg_stage3[108] &&
	     !stage3_rg_stage3[69] ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bid = dmem_master_bid ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rid = dmem_master_rid ;
  assign near_mem$dmem_master_rlast = dmem_master_rlast ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h15689 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h15690[6:0] ;
  assign near_mem$dmem_req_f3 = x_out_data_to_stage2_instr__h15686[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  assign near_mem$dmem_req_op =
	     (_theResult____h5255[6:0] == 7'b0000011 ||
	      _theResult____h5255[6:0] == 7'b0000111) ?
	       2'd0 :
	       ((_theResult____h5255[6:0] == 7'b0100011 ||
		 _theResult____h5255[6:0] == 7'b0100111) ?
		  2'd1 :
		  2'd2) ;
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = csr_regfile$read_sstatus[18] ;
  assign near_mem$dmem_req_store_value =
	     (_theResult____h5255[6:0] == 7'b0100111) ?
	       alu_outputs___1_fval2__h16193 :
	       wdata_from_gpr__h23639 ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bid = imem_master_bid ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rid = imem_master_rid ;
  assign near_mem$imem_master_rlast = imem_master_rlast ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(MUX_imem_c_rg_f3$write_1__SEL_1 or
	  MUX_near_mem$imem_req_2__VAL_1 or
	  MUX_imem_c_rg_f3$write_1__SEL_2 or
	  MUX_near_mem$imem_req_2__VAL_2 or
	  WILL_FIRE_RL_imem_c_rl_fetch_next_32b or
	  MUX_imem_c_rg_tval$write_1__VAL_5 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_trap_fetch or
	  MUX_near_mem$imem_req_2__VAL_5 or MUX_near_mem$imem_req_1__SEL_6)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_c_rg_f3$write_1__SEL_1:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      MUX_imem_c_rg_f3$write_1__SEL_2:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_2;
      WILL_FIRE_RL_imem_c_rl_fetch_next_32b:
	  near_mem$imem_req_addr = MUX_imem_c_rg_tval$write_1__VAL_5;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_2;
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      default: near_mem$imem_req_addr = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 =
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ? imem_c_rg_f3 : 3'b010 ;
  always@(MUX_imem_c_rg_f3$write_1__SEL_1 or
	  MUX_imem_c_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  csr_regfile$read_mstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_mstatus_MXR or
	  WILL_FIRE_RL_imem_c_rl_fetch_next_32b or imem_c_rg_mstatus_MXR)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_c_rg_f3$write_1__SEL_1 || MUX_imem_c_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$read_mstatus[19];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_mstatus_MXR = rg_mstatus_MXR;
      WILL_FIRE_RL_imem_c_rl_fetch_next_32b:
	  near_mem$imem_req_mstatus_MXR = imem_c_rg_mstatus_MXR;
      default: near_mem$imem_req_mstatus_MXR = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_priv =
	     (MUX_imem_c_rg_f3$write_1__SEL_1 ||
	      MUX_imem_c_rg_f3$write_1__SEL_2 ||
	      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	      WILL_FIRE_RL_rl_trap_fetch ||
	      MUX_near_mem$imem_req_1__SEL_6) ?
	       rg_cur_priv :
	       imem_c_rg_priv ;
  assign near_mem$imem_req_satp =
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ?
	       imem_c_rg_satp :
	       csr_regfile$read_satp ;
  always@(MUX_imem_c_rg_f3$write_1__SEL_1 or
	  MUX_imem_c_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  csr_regfile$read_sstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_sstatus_SUM or
	  WILL_FIRE_RL_imem_c_rl_fetch_next_32b or imem_c_rg_sstatus_SUM)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_c_rg_f3$write_1__SEL_1 || MUX_imem_c_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_sstatus_SUM = csr_regfile$read_sstatus[18];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_sstatus_SUM = rg_sstatus_SUM;
      WILL_FIRE_RL_imem_c_rl_fetch_next_32b:
	  near_mem$imem_req_sstatus_SUM = imem_c_rg_sstatus_SUM;
      default: near_mem$imem_req_sstatus_SUM = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = CAN_FIRE_RL_rl_reset_start ;
  assign near_mem$EN_server_reset_response_get = MUX_rg_state$write_1__SEL_1 ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 ||
	     WILL_FIRE_RL_imem_c_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2012 ;
  assign near_mem$EN_server_fence_i_request_put =
	     MUX_rg_state$write_1__SEL_11 ;
  assign near_mem$EN_server_fence_i_response_get =
	     CAN_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = MUX_rg_state$write_1__SEL_12 ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = MUX_rg_state$write_1__SEL_13 ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_fbox
  assign stage2_fbox$req_f7 = x_out_data_to_stage2_instr__h15686[31:25] ;
  assign stage2_fbox$req_opcode = x_out_data_to_stage2_instr__h15686[6:0] ;
  assign stage2_fbox$req_rm = rm__h15821 ;
  assign stage2_fbox$req_rs2 = x_out_data_to_stage2_instr__h15686[24:20] ;
  assign stage2_fbox$req_v1 =
	     (NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 &&
	      _0_OR_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1974 &&
	      IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1982) ?
	       { 32'd0, x_out_data_to_stage2_val1__h15690 } :
	       x_out_data_to_stage2_fval1__h15692 ;
  assign stage2_fbox$req_v2 = alu_outputs___1_fval2__h16193 ;
  assign stage2_fbox$req_v3 = x_out_data_to_stage2_fval3__h15694 ;
  assign stage2_fbox$EN_server_reset_request_put =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_fbox$EN_server_reset_response_get =
	     CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_fbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2056 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 = x_out_data_to_stage2_instr__h15686[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 = !_theResult____h5255[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h15690 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h15691 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     _theResult____h5255[6:0] == 7'b0110011 &&
	     _theResult____h5255[31:25] == 7'b0000001 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1030 =
	     ((_theResult____h5255[6:0] == 7'b0010011 ||
	       _theResult____h5255[6:0] == 7'b0110011) &&
	      (_theResult____h5255[14:12] == 3'b001 ||
	       _theResult____h5255[14:12] == 3'b101)) ?
	       _theResult____h5255[31] ||
	       _theResult____h5255[29:26] != 4'b0 ||
	       _theResult____h5255[6:0] == 7'b0010011 &&
	       _theResult____h5255[25] :
	       CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q11 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 =
	     (_theResult____h5255[6:0] == 7'b1100011) ?
	       _theResult____h5255[14:12] != 3'd0 &&
	       _theResult____h5255[14:12] != 3'b001 &&
	       _theResult____h5255[14:12] != 3'b100 &&
	       _theResult____h5255[14:12] != 3'b101 &&
	       _theResult____h5255[14:12] != 3'b110 &&
	       _theResult____h5255[14:12] != 3'b111 ||
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 :
	       _theResult____h5255[6:0] == 7'b1101111 ||
	       _theResult____h5255[6:0] == 7'b1100111 ||
	       (_theResult____h5255[6:0] != 7'b0110011 ||
		_theResult____h5255[31:25] != 7'b0000001) &&
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1030 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 =
	     (_theResult____h5255[6:0] == 7'b1100011) ?
	       _theResult____h5255[14:12] != 3'd0 &&
	       _theResult____h5255[14:12] != 3'b001 &&
	       _theResult____h5255[14:12] != 3'b100 &&
	       _theResult____h5255[14:12] != 3'b101 &&
	       _theResult____h5255[14:12] != 3'b110 &&
	       _theResult____h5255[14:12] != 3'b111 ||
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 :
	       _theResult____h5255[6:0] != 7'b1101111 &&
	       (_theResult____h5255[6:0] != 7'b1100111 ||
		_theResult____h5255[14:12] != 3'd0) ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1196 =
	     ((_theResult____h5255[6:0] == 7'b0010011 ||
	       _theResult____h5255[6:0] == 7'b0110011) &&
	      (_theResult____h5255[14:12] == 3'b001 ||
	       _theResult____h5255[14:12] == 3'b101)) ?
	       !_theResult____h5255[31] &&
	       _theResult____h5255[29:26] == 4'b0 &&
	       (_theResult____h5255[6:0] != 7'b0010011 ||
		!_theResult____h5255[25]) :
	       CASE_theResult__255_BITS_6_TO_0_0b10011_IF_ime_ETC__q14 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 =
	     (_theResult____h5255[6:0] == 7'b1100011) ?
	       (_theResult____h5255[14:12] == 3'd0 ||
		_theResult____h5255[14:12] == 3'b001 ||
		_theResult____h5255[14:12] == 3'b100 ||
		_theResult____h5255[14:12] == 3'b101 ||
		_theResult____h5255[14:12] == 3'b110 ||
		_theResult____h5255[14:12] == 3'b111) &&
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 :
	       _theResult____h5255[6:0] != 7'b1101111 &&
	       _theResult____h5255[6:0] != 7'b1100111 &&
	       (_theResult____h5255[6:0] == 7'b0110011 &&
		_theResult____h5255[31:25] == 7'b0000001 ||
		IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1196) ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204 =
	     (_theResult____h5255[6:0] == 7'b1100011) ?
	       (_theResult____h5255[14:12] == 3'd0 ||
		_theResult____h5255[14:12] == 3'b001 ||
		_theResult____h5255[14:12] == 3'b100 ||
		_theResult____h5255[14:12] == 3'b101 ||
		_theResult____h5255[14:12] == 3'b110 ||
		_theResult____h5255[14:12] == 3'b111) &&
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 :
	       _theResult____h5255[6:0] == 7'b1101111 ||
	       _theResult____h5255[6:0] == 7'b1100111 &&
	       _theResult____h5255[14:12] == 3'd0 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1621 =
	     ((_theResult____h5255[6:0] == 7'b0010011 ||
	       _theResult____h5255[6:0] == 7'b0110011) &&
	      (_theResult____h5255[14:12] == 3'b001 ||
	       _theResult____h5255[14:12] == 3'b101)) ?
	       alu_outputs___1_val1__h16045 :
	       IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1829 =
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2153 =
	     (_theResult____h5255[14:12] == 3'd0) ?
	       NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1392 &&
	       (_theResult____h5255[11:7] != 5'd0 ||
		_theResult____h5255[19:15] != 5'd0 ||
		_theResult____h5255[31:20] == 12'b0 ||
		_theResult____h5255[31:20] == 12'b000000000001 ||
		(rg_cur_priv != 2'b11 ||
		 _theResult____h5255[31:20] != 12'b001100000010) &&
		NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d2147) :
	       _theResult____h5255[14:12] != 3'b001 &&
	       _theResult____h5255[14:12] != 3'b101 &&
	       _theResult____h5255[14:12] != 3'b010 &&
	       _theResult____h5255[14:12] != 3'b110 &&
	       _theResult____h5255[14:12] != 3'b011 &&
	       _theResult____h5255[14:12] != 3'b111 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2160 =
	     ((_theResult____h5255[6:0] == 7'b0010011 ||
	       _theResult____h5255[6:0] == 7'b0110011) &&
	      (_theResult____h5255[14:12] == 3'b001 ||
	       _theResult____h5255[14:12] == 3'b101)) ?
	       _theResult____h5255[31] ||
	       _theResult____h5255[29:26] != 4'b0 ||
	       _theResult____h5255[6:0] == 7'b0010011 &&
	       _theResult____h5255[25] :
	       CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q19 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744 =
	     rs1_val_bypassed__h5263 == rs2_val_bypassed__h5269 ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746 =
	     (rs1_val_bypassed__h5263 ^ 32'h80000000) <
	     (rs2_val_bypassed__h5269 ^ 32'h80000000) ;
  assign IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748 =
	     rs1_val_bypassed__h5263 < rs2_val_bypassed__h5269 ;
  assign IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_ime_ETC___d380 =
	     (imem_c_rg_pc[1:0] != 2'b0 &&
	      imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d375) ?
	       { 16'b0,
		 IF_imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_ime_ETC___d378 } :
	       near_mem$imem_instr ;
  assign IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667 =
	     x_out_fbypass_rd__h8220 == _theResult____h5255[19:15] ;
  assign IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668 =
	     x_out_fbypass_rd__h8220 == _theResult____h5255[24:20] ;
  assign IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671 =
	     x_out_fbypass_rd__h8220 == _theResult____h5255[31:27] ;
  assign IF_csr_regfile_read_csr_rg_trap_instr_185_BITS_ETC___d2243 =
	     csr_regfile$read_csr[31:0] | rs1_val__h27212 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d627 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b101) ?
	       instr__h14848 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
		 instr__h5253[15:13] == 3'b101) ?
		  instr__h15108 :
		  32'h0) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d628 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b001 &&
	      csr_regfile$read_misa[3]) ?
	       instr__h14683 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d627 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d629 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
	      instr__h5253[15:13] == 3'b111) ?
	       instr__h14435 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d628 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d630 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
	      instr__h5253[15:13] == 3'b011) ?
	       instr__h14240 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d629 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d631 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b111) ?
	       instr__h14048 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d630 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d632 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b011 &&
	      csr_regfile$read_misa[5]) ?
	       instr__h13883 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d631 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d633 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:12] == 4'b1001 &&
	      instr__h5253[11:7] == 5'd0 &&
	      instr__h5253[6:2] == 5'd0) ?
	       instr__h13803 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d632 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d635 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:10] == 6'b100011 &&
	      instr__h5253[6:5] == 2'b01) ?
	       instr__h13329 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
		 instr__h5253[15:10] == 6'b100011 &&
		 instr__h5253[6:5] == 2'b0) ?
		  instr__h13465 :
		  IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d633) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d637 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:10] == 6'b100011 &&
	      instr__h5253[6:5] == 2'b11) ?
	       instr__h13057 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
		 instr__h5253[15:10] == 6'b100011 &&
		 instr__h5253[6:5] == 2'b10) ?
		  instr__h13193 :
		  IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d635) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d638 =
	     (csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d466 &&
	      instr__h5253[6:2] != 5'd0) ?
	       instr__h12962 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d637 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d639 =
	     (csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d460 &&
	      instr__h5253[6:2] != 5'd0) ?
	       instr__h12843 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d638 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d641 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b100 &&
	      instr__h5253[11:10] == 2'b01 &&
	      imm6__h10989 != 6'd0 &&
	      !instr__h5253[12]) ?
	       instr__h12548 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
		 instr__h5253[15:13] == 3'b100 &&
		 instr__h5253[11:10] == 2'b10) ?
		  instr__h12665 :
		  IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d639) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d642 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b100 &&
	      instr__h5253[11:10] == 2'b0 &&
	      imm6__h10989 != 6'd0 &&
	      !instr__h5253[12]) ?
	       instr__h12355 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d641 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d643 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b0 &&
	      instr__h5253[11:7] != 5'd0 &&
	      imm6__h10989 != 6'd0 &&
	      !instr__h5253[12]) ?
	       instr__h12162 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d642 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d645 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b011 &&
	      instr__h5253[11:7] == 5'd2 &&
	      nzimm10__h11613 != 10'd0) ?
	       instr__h11817 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
		 instr__h5253[15:13] == 3'b0 &&
		 nzimm10__h11828 != 10'd0) ?
		  instr__h11989 :
		  IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d643) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d646 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b0 &&
	      instr__h5253[11:7] != 5'd0 &&
	      imm6__h10989 != 6'd0 ||
	      csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b0 &&
	      instr__h5253[11:7] == 5'd0 &&
	      imm6__h10989 == 6'd0) ?
	       instr__h11380 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d645 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d647 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b011 &&
	      instr__h5253[11:7] != 5'd0 &&
	      instr__h5253[11:7] != 5'd2 &&
	      imm6__h10989 != 6'd0) ?
	       instr__h11251 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d646 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d649 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b111) ?
	       instr__h10729 :
	       ((csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
		 instr__h5253[15:13] == 3'b010 &&
		 instr__h5253[11:7] != 5'd0) ?
		  instr__h11067 :
		  IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d647) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d650 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b110) ?
	       instr__h10412 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d649 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d651 =
	     (csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d466 &&
	      instr__h5253[6:2] == 5'd0) ?
	       instr__h10347 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d650 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d652 =
	     (csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d460 &&
	      instr__h5253[6:2] == 5'd0) ?
	       instr__h10231 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d651 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d653 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b001) ?
	       instr__h9841 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d652 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d654 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b01 &&
	      instr__h5253[15:13] == 3'b101) ?
	       instr__h9498 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d653 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d655 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
	      instr__h5253[15:13] == 3'b110) ?
	       instr__h9269 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d654 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d656 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b0 &&
	      instr__h5253[15:13] == 3'b010) ?
	       instr__h9074 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d655 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d657 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[15:13] == 3'b110) ?
	       instr__h8882 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d656 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c__ETC___d381 =
	     (imem_c_rg_pc[1:0] == 2'b0 &&
	      imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h8604 :
	       IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_ime_ETC___d380 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1072 =
	     _theResult____h5255[14:12] == 3'd0 &&
	     (_theResult____h5255[6:0] != 7'b0110011 ||
	      !_theResult____h5255[30]) ||
	     _theResult____h5255[14:12] == 3'd0 &&
	     _theResult____h5255[6:0] == 7'b0110011 &&
	     _theResult____h5255[30] ||
	     CASE_theResult__255_BITS_14_TO_12_0b10_theResu_ETC__q12 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1122 =
	     _theResult____h5255[31:25] == 7'h0 ||
	     _theResult____h5255[31:25] == 7'h04 ||
	     _theResult____h5255[31:25] == 7'h08 ||
	     _theResult____h5255[31:25] == 7'h0C ||
	     _theResult____h5255[31:25] == 7'h2C &&
	     _theResult____h5255[24:20] == 5'd0 ||
	     _theResult____h5255[31:25] == 7'h10 && rm__h15821 == 3'b0 ||
	     _theResult____h5255[31:25] == 7'h10 &&
	     (rm__h15821 == 3'b001 || rm__h15821 == 3'b010) ||
	     _theResult____h5255[31:25] == 7'h14 && rm__h15821 == 3'b0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1131 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1122 ||
	     _theResult____h5255[31:25] == 7'h14 && rm__h15821 == 3'b001 ||
	     _theResult____h5255[31:25] == 7'h60 &&
	     _theResult____h5255[24:20] == 5'd0 ||
	     _theResult____h5255[31:25] == 7'h60 &&
	     _theResult____h5255[24:20] == 5'b00001 ||
	     _theResult____h5255[31:25] == 7'h70 &&
	     _theResult____h5255[24:20] == 5'd0 &&
	     rm__h15821 == 3'b0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1139 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1131 ||
	     _theResult____h5255[31:25] == 7'h50 &&
	     (rm__h15821 == 3'b010 || rm__h15821 == 3'b001 ||
	      rm__h15821 == 3'b0) ||
	     _theResult____h5255[31:25] == 7'h70 &&
	     _theResult____h5255[24:20] == 5'd0 &&
	     rm__h15821 == 3'b001 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1146 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1139 ||
	     _theResult____h5255[31:25] == 7'h68 &&
	     (_theResult____h5255[24:20] == 5'd0 ||
	      _theResult____h5255[24:20] == 5'b00001) ||
	     _theResult____h5255[31:25] == 7'h78 &&
	     _theResult____h5255[24:20] == 5'd0 &&
	     rm__h15821 == 3'b0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1165 =
	     _theResult____h5255[31:25] == 7'b0000001 ||
	     _theResult____h5255[31:25] == 7'h05 ||
	     _theResult____h5255[31:25] == 7'b0001001 ||
	     _theResult____h5255[31:25] == 7'h0D ||
	     _theResult____h5255[31:25] == 7'h2D &&
	     _theResult____h5255[24:20] == 5'd0 ||
	     _theResult____h5255[31:25] == 7'h11 && rm__h15821 == 3'b0 ||
	     _theResult____h5255[31:25] == 7'h11 &&
	     (rm__h15821 == 3'b001 || rm__h15821 == 3'b010) ||
	     _theResult____h5255[31:25] == 7'h15 && rm__h15821 == 3'b0 ||
	     _theResult____h5255[31:25] == 7'h15 && rm__h15821 == 3'b001 ||
	     _theResult____h5255[31:25] == 7'h20 &&
	     _theResult____h5255[24:20] == 5'b00001 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1176 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1165 ||
	     _theResult____h5255[31:25] == 7'h21 &&
	     _theResult____h5255[24:20] == 5'd0 ||
	     _theResult____h5255[31:25] == 7'h51 && rm__h15821 == 3'b010 ||
	     _theResult____h5255[31:25] == 7'h51 &&
	     (rm__h15821 == 3'b001 || rm__h15821 == 3'b0) ||
	     _theResult____h5255[31:25] == 7'h71 &&
	     _theResult____h5255[24:20] == 5'd0 &&
	     rm__h15821 == 3'b001 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1182 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1176 ||
	     _theResult____h5255[31:25] == 7'h61 &&
	     (_theResult____h5255[24:20] == 5'd0 ||
	      _theResult____h5255[24:20] == 5'b00001) ||
	     _theResult____h5255[31:25] == 7'h69 &&
	     _theResult____h5255[24:20] == 5'd0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1264 =
	     _theResult____h5255[14:12] == 3'd0 &&
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     (_theResult____h5255[31:28] == 4'b0 ||
	      _theResult____h5255[31:28] == 4'b1000) ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1277 =
	     _theResult____h5255[14:12] == 3'b001 &&
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     _theResult____h5255[31:20] == 12'b0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1292 =
	     _theResult____h5255[11:7] == 5'd0 &&
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     _theResult____h5255[31:25] == 7'b0001001 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1328 =
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	     _theResult____h5255[31:20] == 12'b000100000010 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1547 =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d350 ?
	       next_pc___1__h19407 :
	       next_pc__h19405 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1938 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1122 ||
	     _theResult____h5255[31:25] == 7'h14 && rm__h15821 == 3'b001 ||
	     _theResult____h5255[31:25] == 7'h68 &&
	     _theResult____h5255[24:20] == 5'd0 ||
	     _theResult____h5255[31:25] == 7'h68 &&
	     _theResult____h5255[24:20] == 5'b00001 ||
	     _theResult____h5255[31:25] == 7'h78 &&
	     _theResult____h5255[24:20] == 5'd0 &&
	     rm__h15821 == 3'b0 ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1982 =
	     _theResult____h5255[6:0] == 7'b1010011 &&
	     (_theResult____h5255[31:25] == 7'h69 &&
	      (_theResult____h5255[24:20] == 5'd0 ||
	       _theResult____h5255[24:20] == 5'b00001) ||
	      _theResult____h5255[31:25] == 7'h79 ||
	      _theResult____h5255[31:25] == 7'h68 &&
	      (_theResult____h5255[24:20] == 5'd0 ||
	       _theResult____h5255[24:20] == 5'b00001) ||
	      _theResult____h5255[31:25] == 7'h78) ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1989 =
	     { _theResult____h5255,
	       CASE_theResult__255_BITS_6_TO_0_0b1100011_0_0b_ETC__q21,
	       data_to_stage2_rd__h15673,
	       data_to_stage2_addr__h15674,
	       x_out_data_to_stage2_val1__h15690,
	       data_to_stage2_val2__h15676,
	       alu_outputs___1_fval1__h17130,
	       alu_outputs___1_fval2__h16193,
	       alu_outputs___1_fval3__h17132,
	       _theResult____h5255[6:0] != 7'b1100011 &&
	       _theResult____h5255[6:0] != 7'b1101111 &&
	       _theResult____h5255[6:0] != 7'b1100111 &&
	       _theResult____h5255[6:0] != 7'b0010011 &&
	       _theResult____h5255[6:0] != 7'b0110011 &&
	       _theResult____h5255[6:0] != 7'b0110111 &&
	       _theResult____h5255[6:0] != 7'b0010111 &&
	       _theResult____h5255[6:0] != 7'b0000011 &&
	       _theResult____h5255[6:0] != 7'b0100011 &&
	       _theResult____h5255[6:0] != 7'b0001111 &&
	       _theResult____h5255[6:0] != 7'b1110011 &&
	       _theResult____h5255[6:0] != 7'b0101111 &&
	       (_theResult____h5255[6:0] == 7'b0000111 ||
		_theResult____h5255[6:0] != 7'b0100111 &&
		NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1959),
	       _theResult____h5255[6:0] == 7'b0100111,
	       NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 &&
	       _0_OR_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1974 &&
	       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1982,
	       rm__h15821 } ;
  assign IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d2263 =
	     _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	      _theResult____h5255[31:25] != 7'b0001001) &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1328 ;
  assign IF_imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_ime_ETC___d378 =
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 ?
	       near_mem$imem_instr[31:16] :
	       (imem_c_rg_cache_b16[16] ? imem_c_rg_cache_b16[15:0] : 16'd0) ;
  assign IF_near_mem_imem_exc__00_THEN_near_mem_imem_ex_ETC___d2169 =
	     near_mem$imem_exc ?
	       { near_mem$imem_exc_code, imem_c_rg_tval } :
	       { alu_outputs_exc_code__h17155, trap_info_tval__h19226 } ;
  assign IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661 =
	     x_out_bypass_rd__h8033 == _theResult____h5255[19:15] ;
  assign IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663 =
	     x_out_bypass_rd__h8033 == _theResult____h5255[24:20] ;
  assign NOT_IF_NOT_stage1_rg_full_21_22_OR_NOT_near_me_ETC___d2113 =
	     x_out_next_pc__h15449[1:0] != 2'b0 && near_mem$imem_valid &&
	     addr_of_b32__h24853 == near_mem$imem_pc &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 =
	     cur_verbosity__h3660 > 4'd1 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019 =
	     _theResult____h5255[6:0] != 7'b1010011 ||
	     _theResult____h5255[31:25] != 7'b0000001 &&
	     _theResult____h5255[31:25] != 7'h05 &&
	     _theResult____h5255[31:25] != 7'b0001001 &&
	     _theResult____h5255[31:25] != 7'h0D &&
	     (_theResult____h5255[31:25] != 7'h2D ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h11 || rm__h15821 != 3'b0) &&
	     (_theResult____h5255[31:25] != 7'h11 || rm__h15821 != 3'b001) &&
	     (_theResult____h5255[31:25] != 7'h11 || rm__h15821 != 3'b010) &&
	     (_theResult____h5255[31:25] != 7'h15 || rm__h15821 != 3'b0) &&
	     (_theResult____h5255[31:25] != 7'h15 || rm__h15821 != 3'b001) &&
	     (_theResult____h5255[31:25] != 7'h20 ||
	      _theResult____h5255[24:20] != 5'b00001) &&
	     (_theResult____h5255[31:25] != 7'h21 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h51 || rm__h15821 != 3'b010) &&
	     (_theResult____h5255[31:25] != 7'h51 || rm__h15821 != 3'b001) &&
	     (_theResult____h5255[31:25] != 7'h51 || rm__h15821 != 3'b0) &&
	     (_theResult____h5255[31:25] != 7'h71 ||
	      _theResult____h5255[24:20] != 5'd0 ||
	      rm__h15821 != 3'b001) &&
	     (_theResult____h5255[31:25] != 7'h61 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h61 ||
	      _theResult____h5255[24:20] != 5'b00001) &&
	     (_theResult____h5255[31:25] != 7'h69 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h69 ||
	      _theResult____h5255[24:20] != 5'b00001) ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1380 =
	     _theResult____h5255[14:12] != 3'd0 ||
	     _theResult____h5255[11:7] != 5'd0 ||
	     _theResult____h5255[19:15] != 5'd0 ||
	     _theResult____h5255[31:28] != 4'b0 &&
	     _theResult____h5255[31:28] != 4'b1000 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1387 =
	     _theResult____h5255[14:12] != 3'b001 ||
	     _theResult____h5255[11:7] != 5'd0 ||
	     _theResult____h5255[19:15] != 5'd0 ||
	     _theResult____h5255[31:20] != 12'b0 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1392 =
	     _theResult____h5255[11:7] != 5'd0 ||
	     rg_cur_priv != 2'b11 &&
	     (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	     _theResult____h5255[31:25] != 7'b0001001 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798 =
	     (_theResult____h5255[14:12] != 3'd0 ||
	      _theResult____h5255[6:0] == 7'b0110011 &&
	      _theResult____h5255[30]) &&
	     (_theResult____h5255[14:12] != 3'd0 ||
	      _theResult____h5255[6:0] != 7'b0110011 ||
	      !_theResult____h5255[30]) &&
	     CASE_theResult__255_BITS_14_TO_12_0b10_NOT_the_ETC__q9 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850 =
	     (_theResult____h5255[31:27] != 5'b00010 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     _theResult____h5255[31:27] != 5'b00011 &&
	     _theResult____h5255[31:27] != 5'b0 &&
	     _theResult____h5255[31:27] != 5'b00001 &&
	     _theResult____h5255[31:27] != 5'b01100 &&
	     _theResult____h5255[31:27] != 5'b01000 &&
	     _theResult____h5255[31:27] != 5'b00100 &&
	     _theResult____h5255[31:27] != 5'b10000 &&
	     _theResult____h5255[31:27] != 5'b11000 &&
	     _theResult____h5255[31:27] != 5'b10100 &&
	     _theResult____h5255[31:27] != 5'b11100 ||
	     _theResult____h5255[14:12] != 3'b010 ;
  assign NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958 =
	     (_theResult____h5255[26:25] != 2'b0 &&
	      _theResult____h5255[26:25] != 2'b01 ||
	      _theResult____h5255[6:0] != 7'b1000011 &&
	      _theResult____h5255[6:0] != 7'b1000111 &&
	      _theResult____h5255[6:0] != 7'b1001111 &&
	      _theResult____h5255[6:0] != 7'b1001011) &&
	     (_theResult____h5255[6:0] != 7'b1010011 ||
	      _theResult____h5255[31:25] != 7'h0 &&
	      _theResult____h5255[31:25] != 7'h04 &&
	      _theResult____h5255[31:25] != 7'h08 &&
	      _theResult____h5255[31:25] != 7'h0C &&
	      (_theResult____h5255[31:25] != 7'h2C ||
	       _theResult____h5255[24:20] != 5'd0) &&
	      (_theResult____h5255[31:25] != 7'h10 || rm__h15821 != 3'b0) &&
	      (_theResult____h5255[31:25] != 7'h10 || rm__h15821 != 3'b001) &&
	      (_theResult____h5255[31:25] != 7'h10 || rm__h15821 != 3'b010) &&
	      (_theResult____h5255[31:25] != 7'h14 || rm__h15821 != 3'b0) &&
	      (_theResult____h5255[31:25] != 7'h14 || rm__h15821 != 3'b001) &&
	      (_theResult____h5255[31:25] != 7'h60 ||
	       _theResult____h5255[24:20] != 5'd0) &&
	      (_theResult____h5255[31:25] != 7'h60 ||
	       _theResult____h5255[24:20] != 5'b00001) &&
	      (_theResult____h5255[31:25] != 7'h70 ||
	       _theResult____h5255[24:20] != 5'd0 ||
	       rm__h15821 != 3'b0) &&
	      (_theResult____h5255[31:25] != 7'h50 || rm__h15821 != 3'b010) &&
	      (_theResult____h5255[31:25] != 7'h50 || rm__h15821 != 3'b001) &&
	      (_theResult____h5255[31:25] != 7'h50 || rm__h15821 != 3'b0) &&
	      (_theResult____h5255[31:25] != 7'h70 ||
	       _theResult____h5255[24:20] != 5'd0 ||
	       rm__h15821 != 3'b001) &&
	      (_theResult____h5255[31:25] != 7'h68 ||
	       _theResult____h5255[24:20] != 5'd0) &&
	      (_theResult____h5255[31:25] != 7'h68 ||
	       _theResult____h5255[24:20] != 5'b00001) &&
	      (_theResult____h5255[31:25] != 7'h78 ||
	       _theResult____h5255[24:20] != 5'd0 ||
	       rm__h15821 != 3'b0)) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1865 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1862) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1854) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 =
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1911) &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 ||
	      !stage2_rg_full) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2012 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     (_theResult____h5255[6:0] == 7'b0000011 ||
	      _theResult____h5255[6:0] == 7'b0000111 ||
	      _theResult____h5255[6:0] == 7'b0100011 ||
	      _theResult____h5255[6:0] == 7'b0100111 ||
	      _theResult____h5255[6:0] == 7'b0101111) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2056 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     _theResult____h5255[6:0] != 7'b0000011 &&
	     _theResult____h5255[6:0] != 7'b0000111 &&
	     _theResult____h5255[6:0] != 7'b0100011 &&
	     _theResult____h5255[6:0] != 7'b0100111 &&
	     _theResult____h5255[6:0] != 7'b0101111 &&
	     _theResult____h5255[6:0] != 7'b1100011 &&
	     _theResult____h5255[6:0] != 7'b1101111 &&
	     _theResult____h5255[6:0] != 7'b1100111 &&
	     _theResult____h5255[6:0] != 7'b0010011 &&
	     _theResult____h5255[6:0] != 7'b0110011 &&
	     _theResult____h5255[6:0] != 7'b0110111 &&
	     _theResult____h5255[6:0] != 7'b0010111 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2067 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1448 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2071 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1477 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2073 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     _theResult____h5255[6:0] == 7'b0110011 &&
	     _theResult____h5255[31:25] == 7'b0000001 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2075 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     _theResult____h5255[6:0] == 7'b0101111 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2077 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1520 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2083 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2078) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2080) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2083 &&
	     (NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	      near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 ||
	      !stage1_rg_full) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2098 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     (!stage1_rg_full ||
	      imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2093) &&
	     (!stage1_rg_full ||
	      imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2095) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2103 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2098 &&
	     (NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	      NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d2100 ||
	      !stage1_rg_full) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2122 =
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1911) &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 ||
	      !stage2_rg_full) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2129 =
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2083 &&
	     (NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2122 &&
	      near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 ||
	      !stage1_rg_full) ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2138 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 =
	     csr_regfile$read_mstatus[14:13] != 2'h0 &&
	     ((_theResult____h5255[14:12] == 3'b111) ?
		csr_regfile$read_frm != 3'b101 &&
		csr_regfile$read_frm != 3'b110 &&
		csr_regfile$read_frm != 3'b111 :
		_theResult____h5255[14:12] != 3'b101 &&
		_theResult____h5255[14:12] != 3'b110) ;
  assign NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1959 =
	     NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 &&
	     ((_theResult____h5255[26:25] == 2'b0 ||
	       _theResult____h5255[26:25] == 2'b01) &&
	      (_theResult____h5255[6:0] == 7'b1000011 ||
	       _theResult____h5255[6:0] == 7'b1000111 ||
	       _theResult____h5255[6:0] == 7'b1001111 ||
	       _theResult____h5255[6:0] == 7'b1001011) ||
	      _theResult____h5255[6:0] == 7'b1010011 &&
	      IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1938 ||
	      _theResult____h5255[6:0] == 7'b1010011 &&
	      (IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1165 ||
	       _theResult____h5255[31:25] == 7'h21 &&
	       _theResult____h5255[24:20] == 5'd0 ||
	       _theResult____h5255[31:25] == 7'h69 &&
	       _theResult____h5255[24:20] == 5'd0 ||
	       _theResult____h5255[31:25] == 7'h69 &&
	       _theResult____h5255[24:20] == 5'b00001)) &&
	     (_theResult____h5255[31:25] != 7'h61 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h61 ||
	      _theResult____h5255[24:20] != 5'b00001) &&
	     _theResult____h5255[31:25] != 7'h71 &&
	     _theResult____h5255[31:25] != 7'h51 &&
	     (_theResult____h5255[31:25] != 7'h60 ||
	      _theResult____h5255[24:20] != 5'd0) &&
	     (_theResult____h5255[31:25] != 7'h60 ||
	      _theResult____h5255[24:20] != 5'b00001) &&
	     _theResult____h5255[31:25] != 7'h70 &&
	     _theResult____h5255[31:25] != 7'h50 ;
  assign NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d2100 =
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d365 =
	     imem_c_rg_pc[1:0] != 2'b0 &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 &&
	     near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330 &&
	     imem_c_rg_cache_b16[16] &&
	     imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] == 2'b11 ;
  assign NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d682 =
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d365 ||
	     imem_c_rg_pc[1:0] == 2'b0 &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 &&
	     near_mem$imem_instr[1:0] == 2'b11 ;
  assign NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 =
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d682 ||
	     imem_c_rg_pc[1:0] != 2'b0 &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d375 ||
	     imem_c_rg_pc[1:0] == 2'b0 &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 &&
	     near_mem$imem_instr[1:0] != 2'b11 ;
  assign NOT_imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_c_ETC___d1843 =
	     (!imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 ||
	      !near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330 ||
	      !imem_c_rg_cache_b16[16] ||
	      imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] != 2'b11) &&
	     (!imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 ||
	      !imem_c_rg_cache_b16[16] ||
	      imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] == 2'b11) ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1235 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     (_theResult____h5255[14:12] == 3'b001 ||
	      _theResult____h5255[14:12] == 3'b101) ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1249 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     (_theResult____h5255[14:12] == 3'b010 ||
	      _theResult____h5255[14:12] == 3'b110 ||
	      _theResult____h5255[14:12] == 3'b011 ||
	      _theResult____h5255[14:12] == 3'b111) ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1295 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1292 ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1332 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1329 ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1353 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1350 ;
  assign NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d2257 =
	     !near_mem$imem_exc && _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     rg_cur_priv == 2'b11 &&
	     _theResult____h5255[31:20] == 12'b001100000010 ;
  assign NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1854 =
	     !near_mem$imem_valid ||
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1862 =
	     !near_mem$imem_valid ||
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2078 =
	     !near_mem$imem_valid ||
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d2080 =
	     !near_mem$imem_valid ||
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1329 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	      _theResult____h5255[31:25] != 7'b0001001) &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1328 ;
  assign NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1350 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	      _theResult____h5255[31:25] != 7'b0001001) &&
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1348 ;
  assign NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1424 =
	     rg_cur_priv != 2'b11 &&
	     (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[21]) &&
	     (rg_cur_priv != 2'b0 || !csr_regfile$read_misa[13]) ||
	     _theResult____h5255[31:20] != 12'b000100000101 ;
  assign NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d2147 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[22]) ||
	      _theResult____h5255[31:20] != 12'b000100000010) &&
	     NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1424 ;
  assign NOT_rg_next_pc_281_BITS_1_TO_0_282_EQ_0b0_283__ETC___d2290 =
	     rg_next_pc[1:0] != 2'b0 && near_mem$imem_valid &&
	     addr_of_b32__h33191 == near_mem$imem_pc &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign NOT_soc_map_m_pc_reset_value__803_BITS_1_TO_0__ETC___d1817 =
	     soc_map$m_pc_reset_value[1:0] != 2'b0 && near_mem$imem_valid &&
	     addr_of_b32__h21855 == near_mem$imem_pc &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign NOT_stage1_rg_full_21_22_OR_near_mem_imem_vali_ETC___d2172 =
	     !stage1_rg_full ||
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 ;
  assign NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 =
	     (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287 ||
	      !IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661) &&
	     (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287 ||
	      !IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663) &&
	     (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 ||
	      !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667) &&
	     (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 ||
	      !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668) &&
	     (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 ||
	      !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671) ;
  assign NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1448 =
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     (_theResult____h5255[6:0] == 7'b1100011 ||
	      _theResult____h5255[6:0] == 7'b1101111 ||
	      _theResult____h5255[6:0] == 7'b1100111 ||
	      (_theResult____h5255[6:0] != 7'b0110011 ||
	       _theResult____h5255[31:25] != 7'b0000001) &&
	      (_theResult____h5255[6:0] == 7'b0010011 ||
	       _theResult____h5255[6:0] == 7'b0110011 ||
	       _theResult____h5255[6:0] == 7'b0110111 ||
	       _theResult____h5255[6:0] == 7'b0010111)) ;
  assign NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 =
	     !stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287 ||
	     !IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661 &&
	     !IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663 ;
  assign NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 =
	     !stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 ||
	     !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667 &&
	     !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668 &&
	     !IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671 ;
  assign NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135 =
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_ne_ETC__q1 ;
  assign NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143 =
	     (stage2_rg_stage2[301:299] == 3'd1 ||
	      stage2_rg_stage2[301:299] == 3'd4 ||
	      stage2_rg_stage2[301:299] == 3'd2) &&
	     near_mem$dmem_valid &&
	     near_mem$dmem_exc ;
  assign NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d164 =
	     (stage2_rg_stage2[301:299] != 3'd1 &&
	      stage2_rg_stage2[301:299] != 3'd4 &&
	      stage2_rg_stage2[301:299] != 3'd2 ||
	      !near_mem$dmem_valid ||
	      !near_mem$dmem_exc) &&
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162 ;
  assign NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d279 =
	     stage2_rg_stage2[301:299] != 3'd2 &&
	     ((stage2_rg_stage2[301:299] == 3'd3) ?
		!stage2_mbox$valid :
		!stage2_rg_stage2[5] && !stage2_fbox$valid) ;
  assign NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d725 =
	     stage2_rg_stage2[301:299] != 3'd2 &&
	     ((stage2_rg_stage2[301:299] == 3'd3) ?
		stage2_mbox$valid :
		!stage2_rg_stage2[5] && stage2_fbox$valid) ;
  assign SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446 =
	     { {9{offset__h9445[11]}}, offset__h9445 } ;
  assign SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475 =
	     { {4{offset__h10356[8]}}, offset__h10356 } ;
  assign SEXT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1556 =
	     { {20{theResult__255_BITS_31_TO_20__q17[11]}},
	       theResult__255_BITS_31_TO_20__q17 } ;
  assign _0_OR_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1974 =
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1146 ||
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1182 ||
	     _theResult____h5255[31:25] == 7'h69 &&
	     _theResult____h5255[24:20] == 5'b00001 ;
  assign _theResult_____1_fst__h17944 =
	     (_theResult____h5255[14:12] == 3'd0 &&
	      _theResult____h5255[6:0] == 7'b0110011 &&
	      _theResult____h5255[30]) ?
	       rd_val___1__h17940 :
	       _theResult_____1_fst__h17951 ;
  assign _theResult_____1_fst__h17979 =
	     rs1_val_bypassed__h5263 & _theResult___snd_snd__h20110 ;
  assign _theResult____h25922 =
	     (delta_CPI_instrs__h25921 == 64'd0) ?
	       delta_CPI_instrs___1__h25966 :
	       delta_CPI_instrs__h25921 ;
  assign _theResult____h5255 = x_out_data_to_stage2_instr__h15686 ;
  assign _theResult___snd_fst_rd_val__h8202 =
	     stage2_rg_stage2[5] ?
	       stage2_fbox$word_fst :
	       stage2_rg_stage2[197:134] ;
  assign _theResult___snd_snd__h20110 =
	     (_theResult____h5255[6:0] == 7'b0010011) ?
	       SEXT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1556 :
	       rs2_val_bypassed__h5269 ;
  assign _theResult___snd_snd_rd_val__h7043 =
	     stage2_rg_stage2[5] ?
	       stage2_rg_stage2[261:230] :
	       stage2_fbox$word_fst[31:0] ;
  assign addr_of_b32___1__h21961 = addr_of_b32__h21855 + 32'd4 ;
  assign addr_of_b32___1__h24959 = addr_of_b32__h24853 + 32'd4 ;
  assign addr_of_b32___1__h33297 = addr_of_b32__h33191 + 32'd4 ;
  assign addr_of_b32__h21855 = { soc_map$m_pc_reset_value[31:2], 2'd0 } ;
  assign addr_of_b32__h24853 = { x_out_next_pc__h15449[31:2], 2'd0 } ;
  assign addr_of_b32__h33191 = { rg_next_pc[31:2], 2'd0 } ;
  assign alu_outputs___1_addr__h15876 =
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 ?
	       branch_target__h15854 :
	       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1547 ;
  assign alu_outputs___1_addr__h15904 =
	     imem_c_rg_pc +
	     { {11{theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q6[20]}},
	       theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q6 } ;
  assign alu_outputs___1_addr__h15938 =
	     { alu_outputs___1_addr__h16160[31:1], 1'd0 } ;
  assign alu_outputs___1_addr__h16160 =
	     rs1_val_bypassed__h5263 +
	     SEXT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_ETC___d1556 ;
  assign alu_outputs___1_addr__h16189 =
	     rs1_val_bypassed__h5263 +
	     { {20{theResult__255_BITS_31_TO_25_CONCAT_theResult__ETC__q7[11]}},
	       theResult__255_BITS_31_TO_25_CONCAT_theResult__ETC__q7 } ;
  assign alu_outputs___1_exc_code__h16481 =
	     (_theResult____h5255[14:12] == 3'd0) ?
	       (IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1292 ?
		  4'd2 :
		  ((_theResult____h5255[11:7] == 5'd0 &&
		    _theResult____h5255[19:15] == 5'd0) ?
		     CASE_theResult__255_BITS_31_TO_20_0b0_CASE_rg__ETC__q16 :
		     4'd2)) :
	       4'd2 ;
  assign alu_outputs___1_fval1__h17130 = x_out_data_to_stage2_fval1__h15692 ;
  assign alu_outputs___1_fval2__h16193 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1651 &&
	      IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668) ?
	       x_out_fbypass_rd_val__h8221 :
	       rd_val__h15356 ;
  assign alu_outputs___1_fval3__h17132 = x_out_data_to_stage2_fval3__h15694 ;
  assign alu_outputs___1_val1__h16045 =
	     (_theResult____h5255[14:12] == 3'b001) ?
	       rd_val__h20010 :
	       (_theResult____h5255[30] ? rd_val__h20084 : rd_val__h20062) ;
  assign alu_outputs___1_val1__h16090 =
	     (_theResult____h5255[14:12] == 3'd0 &&
	      (_theResult____h5255[6:0] != 7'b0110011 ||
	       !_theResult____h5255[30])) ?
	       rd_val___1__h17858 :
	       _theResult_____1_fst__h17944 ;
  assign alu_outputs___1_val1__h16485 =
	     _theResult____h5255[14] ?
	       { 27'd0, _theResult____h5255[19:15] } :
	       rs1_val_bypassed__h5263 ;
  assign alu_outputs___1_val1__h16513 =
	     { 25'd0, _theResult____h5255[31:25] } ;
  assign branch_target__h15854 =
	     imem_c_rg_pc +
	     { {19{theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q5[12]}},
	       theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q5 } ;
  assign cpi__h25924 = x__h25923 / 64'd10 ;
  assign cpifrac__h25925 = x__h25923 % 64'd10 ;
  assign csr_regfile_RDY_server_reset_response_get__782_ETC___d1797 =
	     csr_regfile$RDY_server_reset_response_get &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N &&
	     (!rg_run_on_reset ||
	      imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791) ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1834 =
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1838 =
	     csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1834 ||
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835 &&
	     stage2_rg_full ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1846 =
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     stage1_rg_full &&
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d1830 ||
	     (csr_regfile_interrupt_pending_rg_cur_priv_0_82_ETC___d1838 ||
	      NOT_imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_c_ETC___d1843) &&
	     stage1_rg_full ;
  assign csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d2188 =
	     delta_CPI_cycles__h25920 * 64'd10 ;
  assign csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d460 =
	     csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	     instr__h5253[15:12] == 4'b1000 &&
	     instr__h5253[11:7] != 5'd0 ;
  assign csr_regfile_read_misa__7_BIT_2_61_AND_IF_NOT_i_ETC___d466 =
	     csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	     instr__h5253[15:12] == 4'b1001 &&
	     instr__h5253[11:7] != 5'd0 ;
  assign csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866 =
	     csr_regfile$read_mstatus[14:13] == 2'h0 ||
	     ((_theResult____h5255[14:12] == 3'b111) ?
		csr_regfile$read_frm == 3'b101 ||
		csr_regfile$read_frm == 3'b110 ||
		csr_regfile$read_frm == 3'b111 :
		_theResult____h5255[14:12] == 3'b101 ||
		_theResult____h5255[14:12] == 3'b110) ;
  assign cur_verbosity__h3660 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign data_to_stage2_addr__h15674 = x_out_data_to_stage2_addr__h15689 ;
  assign data_to_stage2_rd__h15673 = x_out_data_to_stage2_rd__h15688 ;
  assign data_to_stage2_val2__h15676 = x_out_data_to_stage2_val2__h15691 ;
  assign delta_CPI_cycles__h25920 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h25966 = delta_CPI_instrs__h25921 + 64'd1 ;
  assign delta_CPI_instrs__h25921 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign fall_through_pc__h15434 =
	     imem_c_rg_pc +
	     (NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d682 ?
		32'd4 :
		32'd2) ;
  assign fpr_regfile_RDY_server_reset_request_put__760__ETC___d1772 =
	     fpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N ;
  assign imem_c_rg_cache_b16_BITS_15_TO_0__q4 = imem_c_rg_cache_b16[15:0] ;
  assign imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2093 =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d2095 =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d350 =
	     (imem_c_rg_pc[1:0] == 2'b0 ||
	      !imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 ||
	      !near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330 ||
	      !imem_c_rg_cache_b16[16] ||
	      imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] != 2'b11) &&
	     (imem_c_rg_pc[1:0] != 2'b0 ||
	      !imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 ||
	      near_mem$imem_instr[1:0] != 2'b11) ;
  assign imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d350 &&
	     (imem_c_rg_pc[1:0] == 2'b0 ||
	      (!imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 ||
	       near_mem$imem_instr[17:16] == 2'b11) &&
	      (!imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 ||
	       !imem_c_rg_cache_b16[16] ||
	       imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] == 2'b11)) &&
	     (imem_c_rg_pc[1:0] != 2'b0 ||
	      !imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 ||
	      near_mem$imem_instr[1:0] == 2'b11) ;
  assign imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_near_me_ETC___d1791 =
	     imem_c_rg_pc[1:0] == 2'b0 || !near_mem$imem_valid ||
	     !imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 ||
	     near_mem$imem_instr[17:16] != 2'b11 ;
  assign imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d1830 =
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 &&
	     (near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330 &&
	      imem_c_rg_cache_b16[16] &&
	      imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] == 2'b11 ||
	      imem_c_rg_cache_b16[16] &&
	      imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] != 2'b11) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1829 ;
  assign imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 =
	     imem_c_rg_pc[31:2] == imem_c_rg_cache_addr[31:2] ;
  assign imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 =
	     imem_c_rg_pc[31:2] == near_mem$imem_pc[31:2] ;
  assign imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d375 =
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_near_mem_imem_p_ETC___d13 &&
	     near_mem$imem_instr[17:16] != 2'b11 ||
	     imem_c_rg_pc_BITS_31_TO_2_0_EQ_imem_c_rg_cache_ETC___d326 &&
	     imem_c_rg_cache_b16[16] &&
	     imem_c_rg_cache_b16_BITS_15_TO_0__q4[1:0] != 2'b11 ;
  assign imm12__h10991 = { {6{imm6__h10989[5]}}, imm6__h10989 } ;
  assign imm12__h11615 = { {2{nzimm10__h11613[9]}}, nzimm10__h11613 } ;
  assign imm12__h11830 = { 2'd0, nzimm10__h11828 } ;
  assign imm12__h12026 = { 7'b0, instr__h5253[6:2] } ;
  assign imm12__h12371 = { 7'b0100000, instr__h5253[6:2] } ;
  assign imm12__h14684 = { 3'd0, offset__h14613 } ;
  assign imm12__h8738 = { 4'd0, offset__h8472 } ;
  assign imm12__h9075 = { 5'd0, offset__h9017 } ;
  assign imm20__h11119 = { {14{imm6__h10989[5]}}, imm6__h10989 } ;
  assign imm6__h10989 = { instr__h5253[12], instr__h5253[6:2] } ;
  assign instr___1__h8426 =
	     (csr_regfile$read_misa[2] && instr__h5253[1:0] == 2'b10 &&
	      instr__h5253[11:7] != 5'd0 &&
	      instr__h5253[15:13] == 3'b010) ?
	       instr__h8737 :
	       IF_csr_regfile_read_misa__7_BIT_2_61_AND_IF_NO_ETC___d657 ;
  assign instr__h10231 = { 12'd0, instr__h5253[11:7], 15'd103 } ;
  assign instr__h10347 = { 12'd0, instr__h5253[11:7], 15'd231 } ;
  assign instr__h10412 =
	     { SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[12],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[10:5],
	       5'd0,
	       rs1__h9076,
	       3'b0,
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[4:1],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[11],
	       7'b1100011 } ;
  assign instr__h10729 =
	     { SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[12],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[10:5],
	       5'd0,
	       rs1__h9076,
	       3'b001,
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[4:1],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d475[11],
	       7'b1100011 } ;
  assign instr__h11067 =
	     { imm12__h10991, 8'd0, instr__h5253[11:7], 7'b0010011 } ;
  assign instr__h11251 = { imm20__h11119, instr__h5253[11:7], 7'b0110111 } ;
  assign instr__h11380 =
	     { imm12__h10991,
	       instr__h5253[11:7],
	       3'b0,
	       instr__h5253[11:7],
	       7'b0010011 } ;
  assign instr__h11817 =
	     { imm12__h11615,
	       instr__h5253[11:7],
	       3'b0,
	       instr__h5253[11:7],
	       7'b0010011 } ;
  assign instr__h11989 = { imm12__h11830, 8'd16, rd__h9077, 7'b0010011 } ;
  assign instr__h12162 =
	     { imm12__h12026,
	       instr__h5253[11:7],
	       3'b001,
	       instr__h5253[11:7],
	       7'b0010011 } ;
  assign instr__h12355 =
	     { imm12__h12026, rs1__h9076, 3'b101, rs1__h9076, 7'b0010011 } ;
  assign instr__h12548 =
	     { imm12__h12371, rs1__h9076, 3'b101, rs1__h9076, 7'b0010011 } ;
  assign instr__h12665 =
	     { imm12__h10991, rs1__h9076, 3'b111, rs1__h9076, 7'b0010011 } ;
  assign instr__h12843 =
	     { 7'b0,
	       instr__h5253[6:2],
	       8'd0,
	       instr__h5253[11:7],
	       7'b0110011 } ;
  assign instr__h12962 =
	     { 7'b0,
	       instr__h5253[6:2],
	       instr__h5253[11:7],
	       3'b0,
	       instr__h5253[11:7],
	       7'b0110011 } ;
  assign instr__h13057 =
	     { 7'b0, rd__h9077, rs1__h9076, 3'b111, rs1__h9076, 7'b0110011 } ;
  assign instr__h13193 =
	     { 7'b0, rd__h9077, rs1__h9076, 3'b110, rs1__h9076, 7'b0110011 } ;
  assign instr__h13329 =
	     { 7'b0, rd__h9077, rs1__h9076, 3'b100, rs1__h9076, 7'b0110011 } ;
  assign instr__h13465 =
	     { 7'b0100000,
	       rd__h9077,
	       rs1__h9076,
	       3'b0,
	       rs1__h9076,
	       7'b0110011 } ;
  assign instr__h13803 =
	     { 12'b000000000001,
	       instr__h5253[11:7],
	       3'b0,
	       instr__h5253[11:7],
	       7'b1110011 } ;
  assign instr__h13883 =
	     { imm12__h8738, 8'd18, instr__h5253[11:7], 7'b0000111 } ;
  assign instr__h14048 =
	     { 4'd0,
	       instr__h5253[8:7],
	       instr__h5253[12],
	       instr__h5253[6:2],
	       8'd18,
	       offset_BITS_4_TO_0___h9006,
	       7'b0100111 } ;
  assign instr__h14240 =
	     { imm12__h9075, rs1__h9076, 3'b010, rd__h9077, 7'b0000111 } ;
  assign instr__h14435 =
	     { 5'd0,
	       instr__h5253[5],
	       instr__h5253[12],
	       rd__h9077,
	       rs1__h9076,
	       3'b010,
	       offset_BITS_4_TO_0___h9437,
	       7'b0100111 } ;
  assign instr__h14683 =
	     { imm12__h14684, 8'd19, instr__h5253[11:7], 7'b0000111 } ;
  assign instr__h14848 =
	     { 3'd0,
	       instr__h5253[9:7],
	       instr__h5253[12],
	       instr__h5253[6:2],
	       8'd19,
	       offset_BITS_4_TO_0___h15233,
	       7'b0100111 } ;
  assign instr__h15108 =
	     { 4'd0,
	       instr__h5253[6:5],
	       instr__h5253[12],
	       rd__h9077,
	       rs1__h9076,
	       3'b011,
	       offset_BITS_4_TO_0___h15233,
	       7'b0100111 } ;
  assign instr__h5253 =
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d365 ?
	       instr_out___1__h8572 :
	       IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c__ETC___d381 ;
  assign instr__h8737 =
	     { imm12__h8738, 8'd18, instr__h5253[11:7], 7'b0000011 } ;
  assign instr__h8882 =
	     { 4'd0,
	       instr__h5253[8:7],
	       instr__h5253[12],
	       instr__h5253[6:2],
	       8'd18,
	       offset_BITS_4_TO_0___h9006,
	       7'b0100011 } ;
  assign instr__h9074 =
	     { imm12__h9075, rs1__h9076, 3'b010, rd__h9077, 7'b0000011 } ;
  assign instr__h9269 =
	     { 5'd0,
	       instr__h5253[5],
	       instr__h5253[12],
	       rd__h9077,
	       rs1__h9076,
	       3'b010,
	       offset_BITS_4_TO_0___h9437,
	       7'b0100011 } ;
  assign instr__h9498 =
	     { SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[20],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[10:1],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[11],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[19:12],
	       12'd111 } ;
  assign instr__h9841 =
	     { SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[20],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[10:1],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[11],
	       SEXT_IF_NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AN_ETC___d446[19:12],
	       12'd239 } ;
  assign instr_out___1__h8572 =
	     { near_mem$imem_instr[15:0], imem_c_rg_cache_b16[15:0] } ;
  assign instr_out___1__h8604 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1682 =
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1685 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1227 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1688 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1238 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1691 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1252 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1694 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1269 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1697 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1282 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1700 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1298 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1703 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1312 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1708 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1707 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1713 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1712 ;
  assign near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1716 =
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1439 ;
  assign near_mem_imem_exc__00_OR_NOT_rg_cur_priv_0_EQ__ETC___d1321 =
	     near_mem$imem_exc ||
	     rg_cur_priv != 2'b11 &&
	     (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	     _theResult____h5255[31:25] != 7'b0001001 ;
  assign near_mem_imem_pc__1_EQ_imem_c_rg_pc_PLUS_2_29___d330 =
	     near_mem$imem_pc == next_pc___1__h19407 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1221 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1228 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1227 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1240 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1239 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1254 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1253 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1271 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1270 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1284 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1283 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1300 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1299 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1314 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1313 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1338 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1337 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1359 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1358 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1441 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1439 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1450 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1448 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1463 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     (_theResult____h5255[6:0] == 7'b0000011 ||
	      _theResult____h5255[6:0] == 7'b0000111) ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1479 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1477 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1483 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     _theResult____h5255[6:0] == 7'b0110011 &&
	     _theResult____h5255[31:25] == 7'b0000001 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1487 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     _theResult____h5255[6:0] == 7'b0101111 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1522 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1520 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1683 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1682 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1686 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1685 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1689 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1688 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1692 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1691 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1695 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1694 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1698 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1697 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1701 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1700 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1704 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1703 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1709 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1708 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1714 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1713 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1717 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     near_mem_imem_exc__00_OR_IF_IF_imem_c_rg_pc_BI_ETC___d1716 ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d690 &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d697 &&
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d2142 =
	     near_mem$imem_valid &&
	     NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d684 &&
	     (near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) ;
  assign next_pc___1__h19407 = imem_c_rg_pc + 32'd2 ;
  assign next_pc__h19405 = imem_c_rg_pc + 32'd4 ;
  assign nzimm10__h11613 =
	     { instr__h5253[12],
	       instr__h5253[4:3],
	       instr__h5253[5],
	       instr__h5253[2],
	       instr__h5253[6],
	       4'b0 } ;
  assign nzimm10__h11828 =
	     { instr__h5253[10:7],
	       instr__h5253[12:11],
	       instr__h5253[5],
	       instr__h5253[6],
	       2'b0 } ;
  assign offset_BITS_4_TO_0___h15233 = { instr__h5253[11:10], 3'b0 } ;
  assign offset_BITS_4_TO_0___h9006 = { instr__h5253[11:9], 2'b0 } ;
  assign offset_BITS_4_TO_0___h9437 =
	     { instr__h5253[11:10], instr__h5253[6], 2'b0 } ;
  assign offset__h10356 =
	     { instr__h5253[12],
	       instr__h5253[6:5],
	       instr__h5253[2],
	       instr__h5253[11:10],
	       instr__h5253[4:3],
	       1'b0 } ;
  assign offset__h14613 =
	     { instr__h5253[4:2],
	       instr__h5253[12],
	       instr__h5253[6:5],
	       3'b0 } ;
  assign offset__h8472 =
	     { instr__h5253[3:2],
	       instr__h5253[12],
	       instr__h5253[6:4],
	       2'b0 } ;
  assign offset__h9017 =
	     { instr__h5253[5], instr__h5253[12:10], instr__h5253[6], 2'b0 } ;
  assign offset__h9445 =
	     { instr__h5253[12],
	       instr__h5253[8],
	       instr__h5253[10:9],
	       instr__h5253[6],
	       instr__h5253[7],
	       instr__h5253[2],
	       instr__h5253[11],
	       instr__h5253[5:3],
	       1'b0 } ;
  assign output_stage2___1_data_to_stage3_frd_val__h6971 =
	     stage2_rg_stage2[5] ?
	       ((stage2_rg_stage2[316:314] == 3'b010) ?
		  { 32'hFFFFFFFF, near_mem$dmem_word64[31:0] } :
		  near_mem$dmem_word64) :
	       stage2_rg_stage2[197:134] ;
  assign rd__h9077 = { 2'b01, instr__h5253[4:2] } ;
  assign rd_val___1__h17858 =
	     rs1_val_bypassed__h5263 + _theResult___snd_snd__h20110 ;
  assign rd_val___1__h17940 =
	     rs1_val_bypassed__h5263 - _theResult___snd_snd__h20110 ;
  assign rd_val___1__h17947 =
	     ((rs1_val_bypassed__h5263 ^ 32'h80000000) <
	      (_theResult___snd_snd__h20110 ^ 32'h80000000)) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h17954 =
	     (rs1_val_bypassed__h5263 < _theResult___snd_snd__h20110) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h17961 =
	     rs1_val_bypassed__h5263 ^ _theResult___snd_snd__h20110 ;
  assign rd_val___1__h17968 =
	     rs1_val_bypassed__h5263 | _theResult___snd_snd__h20110 ;
  assign rd_val__h15282 =
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[108] &&
	      stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d738) ?
	       stage3_rg_stage3[102:71] :
	       gpr_regfile$read_rs2 ;
  assign rd_val__h15330 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[108] &&
	      stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d730) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs1 ;
  assign rd_val__h15356 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[108] &&
	      stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d738) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs2 ;
  assign rd_val__h15383 =
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[108] &&
	      stage3_rg_stage3[107:103] == _theResult____h5255[31:27]) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs3 ;
  assign rd_val__h16104 = { _theResult____h5255[31:12], 12'h0 } ;
  assign rd_val__h16125 = imem_c_rg_pc + rd_val__h16104 ;
  assign rd_val__h20010 = rs1_val_bypassed__h5263 << shamt__h16032 ;
  assign rd_val__h20062 = rs1_val_bypassed__h5263 >> shamt__h16032 ;
  assign rd_val__h20084 =
	     rs1_val_bypassed__h5263 >> shamt__h16032 |
	     ~(32'hFFFFFFFF >> shamt__h16032) &
	     {32{rs1_val_bypassed__h5263[31]}} ;
  assign rd_val__h8370 =
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[108] &&
	      stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d730) ?
	       stage3_rg_stage3[102:71] :
	       gpr_regfile$read_rs1 ;
  assign rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1348 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     _theResult____h5255[31:20] == 12'b000100000101 ;
  assign rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1426 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     _theResult____h5255[31:25] == 7'b0001001 ||
	     _theResult____h5255[11:7] != 5'd0 ||
	     _theResult____h5255[19:15] != 5'd0 ||
	     NOT_rg_cur_priv_0_EQ_0b11_286_316_AND_NOT_rg_c_ETC___d1424 ;
  assign rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2141 =
	     rg_state == 4'd3 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2138 &&
	     !stage3_rg_full &&
	     !stage2_rg_full ;
  assign rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2201 =
	     rg_state == 4'd3 &&
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2204 =
	     rg_state_9_EQ_3_848_AND_NOT_csr_regfile_interr_ETC___d2201 &&
	     !stage3_rg_full &&
	     !stage2_rg_full &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d2142 ;
  assign rg_state_9_EQ_3_848_AND_stage3_rg_full_5_OR_st_ETC___d1868 =
	     rg_state == 4'd3 &&
	     (stage3_rg_full || stage2_rg_full || stage1_rg_full) &&
	     stage3_rg_full_5_OR_NOT_stage2_rg_full_01_58_O_ETC___d1857 &&
	     (NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1865 ||
	      stage2_rg_full ||
	      stage3_rg_full) ;
  assign rg_trap_info_174_BITS_67_TO_36_175_EQ_csr_regf_ETC___d2184 =
	     rg_trap_info[67:36] == csr_regfile$csr_trap_actions[97:66] ;
  assign rm__h15821 =
	     (_theResult____h5255[14:12] == 3'b111) ?
	       csr_regfile$read_frm :
	       _theResult____h5255[14:12] ;
  assign rs1__h9076 = { 2'b01, instr__h5253[9:7] } ;
  assign rs1_val__h26458 =
	     (rg_trap_instr[14:12] == 3'b001) ?
	       rg_csr_val1 :
	       { 27'd0, rg_trap_instr[19:15] } ;
  assign rs1_val_bypassed__h5263 =
	     (_theResult____h5255[19:15] == 5'd0) ? 32'd0 : val__h8372 ;
  assign rs2_val_bypassed__h5269 =
	     (_theResult____h5255[24:20] == 5'd0) ? 32'd0 : val__h15284 ;
  assign shamt__h16032 =
	     (_theResult____h5255[6:0] == 7'b0010011) ?
	       _theResult____h5255[24:20] :
	       rs2_val_bypassed__h5269[4:0] ;
  assign stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680 =
	     stage1_rg_full &&
	     (!near_mem$imem_valid ||
	      imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d358 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673) ;
  assign stage2_rg_full_01_AND_IF_stage2_rg_stage2_02_B_ETC___d1898 =
	     stage2_rg_full &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1207 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     !near_mem$imem_exc &&
	     (IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1227 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1237 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1235 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1238 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1237 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1239 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1238 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1251 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1249 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1252 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1251 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1253 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1252 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1268 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     _theResult____h5255[6:0] == 7'b0001111 &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1264 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1269 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1268 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1270 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1269 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1281 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     _theResult____h5255[6:0] == 7'b0001111 &&
	     IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1277 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1282 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1281 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1283 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1282 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1297 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1295 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1298 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1297 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1299 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1298 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1311 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     !near_mem$imem_exc &&
	     _theResult____h5255[6:0] == 7'b1110011 &&
	     _theResult____h5255[14:12] == 3'd0 &&
	     _theResult____h5255[11:7] == 5'd0 &&
	     _theResult____h5255[19:15] == 5'd0 &&
	     rg_cur_priv == 2'b11 &&
	     _theResult____h5255[31:20] == 12'b001100000010 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1312 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1311 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1313 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1312 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1334 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem_imem_exc__00_OR_NOT_rg_cur_priv_0_EQ__ETC___d1321) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1332 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1335 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1334 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1336 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1335 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1337 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1336 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1355 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem_imem_exc__00_OR_NOT_rg_cur_priv_0_EQ__ETC___d1321) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1353 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1356 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1355 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1357 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1356 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1358 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1200 ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1357 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1383 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     _theResult____h5255[6:0] != 7'b0001111 ||
	     NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1380 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1390 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     _theResult____h5255[6:0] != 7'b0001111 ||
	     NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1387 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1431 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'd0 ||
	      _theResult____h5255[11:7] != 5'd0 ||
	      _theResult____h5255[19:15] != 5'd0 ||
	      rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[22]) ||
	      _theResult____h5255[31:20] != 12'b000100000010) &&
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'd0 ||
	      rg_cur_priv_0_EQ_0b11_286_OR_rg_cur_priv_0_EQ__ETC___d1426) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1432 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'd0 ||
	      _theResult____h5255[11:7] != 5'd0 ||
	      _theResult____h5255[19:15] != 5'd0 ||
	      rg_cur_priv != 2'b11 ||
	      _theResult____h5255[31:20] != 12'b001100000010) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1431 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1433 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'd0 ||
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1392) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1432 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1436 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'b010 &&
	      _theResult____h5255[14:12] != 3'b110 &&
	      _theResult____h5255[14:12] != 3'b011 &&
	      _theResult____h5255[14:12] != 3'b111) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1383 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1390 &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1433 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1437 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      _theResult____h5255[6:0] != 7'b1110011 ||
	      _theResult____h5255[14:12] != 3'b001 &&
	      _theResult____h5255[14:12] != 3'b101) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1436 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1438 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1437 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1439 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1438 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1477 =
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     (_theResult____h5255[6:0] == 7'b0100011 ||
	      _theResult____h5255[6:0] == 7'b0100111) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1494 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     _theResult____h5255[6:0] != 7'b1100011 &&
	     _theResult____h5255[6:0] != 7'b1101111 &&
	     _theResult____h5255[6:0] != 7'b1100111 &&
	     (_theResult____h5255[6:0] == 7'b0110011 &&
	      _theResult____h5255[31:25] == 7'b0000001 ||
	      _theResult____h5255[6:0] != 7'b0010011 &&
	      _theResult____h5255[6:0] != 7'b0110011 &&
	      _theResult____h5255[6:0] != 7'b0110111 &&
	      _theResult____h5255[6:0] != 7'b0010111) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1520 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1494 &&
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      _theResult____h5255[6:0] != 7'b0000011 &&
	      _theResult____h5255[6:0] != 7'b0000111) &&
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      _theResult____h5255[6:0] != 7'b0100011 &&
	      _theResult____h5255[6:0] != 7'b0100111) &&
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      _theResult____h5255[6:0] != 7'b0110011 ||
	      _theResult____h5255[31:25] != 7'b0000001) &&
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      _theResult____h5255[6:0] != 7'b0101111) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1651 =
	     stage2_rg_full && stage2_rg_stage2[301:299] != 3'd0 &&
	     stage2_rg_stage2[301:299] != 3'd1 &&
	     stage2_rg_stage2[301:299] != 3'd4 &&
	     stage2_rg_stage2[301:299] != 3'd2 &&
	     stage2_rg_stage2[301:299] != 3'd3 &&
	     stage2_rg_stage2[5] &&
	     stage2_fbox$valid ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1706 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1332 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1707 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1706 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1711 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046) &&
	     NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	     NOT_near_mem_imem_exc__00_051_AND_IF_imem_c_rg_ETC___d1353 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1712 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	      stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	      near_mem$imem_exc ||
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034) &&
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1711 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1911 =
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 ||
	     stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 ||
	     near_mem$imem_exc ||
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1034 &&
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1046 ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d665 =
	     stage2_rg_full && stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d280 &&
	     (IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661 ||
	      IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663) ;
  assign stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d673 =
	     stage2_rg_full && stage2_rg_stage2[301:299] != 3'd0 &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d309 &&
	     (IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667 ||
	      IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d668 ||
	      IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671) ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139) &&
	     stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1900 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171) ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1902 =
	     stage2_rg_full &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     stage2_rg_stage2[301:299] != 3'd1 &&
	     stage2_rg_stage2[301:299] != 3'd4 &&
	     stage2_rg_stage2[301:299] != 3'd2 &&
	     stage2_rg_stage2[301:299] != 3'd3 ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1904 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      stage2_rg_stage2[301:299] == 3'd1 ||
	      stage2_rg_stage2[301:299] == 3'd4 ||
	      stage2_rg_stage2[301:299] == 3'd2 ||
	      stage2_rg_stage2[301:299] == 3'd3) ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1906 =
	     stage2_rg_full &&
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2 ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1908 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) &&
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_st_ETC__q3) ;
  assign stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d728 =
	     stage2_rg_full &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      stage2_rg_stage2[301:299] != 3'd1 &&
	      stage2_rg_stage2[301:299] != 3'd4 &&
	      NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d725) ;
  assign stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 =
	     stage2_rg_stage2[301:299] != 3'd1 &&
	     stage2_rg_stage2[301:299] != 3'd4 &&
	     stage2_rg_stage2[301:299] != 3'd2 ||
	     !near_mem$dmem_valid ||
	     !near_mem$dmem_exc ;
  assign stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d202 =
	     IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	     stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 &&
	     stage2_rg_stage2[301:299] != 3'd0 &&
	     CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2 ;
  assign stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d231 =
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139) &&
	     stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 &&
	     (stage2_rg_stage2[301:299] == 3'd0 ||
	      CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_st_ETC__q3) ;
  assign stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_2_08_ETC___d286 =
	     stage2_rg_stage2[301:299] == 3'd2 ||
	     ((stage2_rg_stage2[301:299] == 3'd3) ?
		stage2_mbox$valid :
		stage2_rg_stage2[5] || stage2_fbox$valid) ;
  assign stage3_rg_full_5_OR_NOT_stage2_rg_full_01_58_O_ETC___d1857 =
	     (stage3_rg_full || !stage2_rg_full ||
	      stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155) &&
	     (stage3_rg_full || stage2_rg_full || !stage1_rg_full ||
	      NOT_near_mem_imem_valid_23_OR_imem_c_rg_pc_BIT_ETC___d1854) ;
  assign stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d730 =
	     stage3_rg_stage3[107:103] == _theResult____h5255[19:15] ;
  assign stage3_rg_stage3_7_BITS_107_TO_103_6_EQ_IF_ime_ETC___d738 =
	     stage3_rg_stage3[107:103] == _theResult____h5255[24:20] ;
  assign theResult__255_BITS_31_TO_20__q17 = _theResult____h5255[31:20] ;
  assign theResult__255_BITS_31_TO_25_CONCAT_theResult__ETC__q7 =
	     { _theResult____h5255[31:25], _theResult____h5255[11:7] } ;
  assign theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q5 =
	     { _theResult____h5255[31],
	       _theResult____h5255[7],
	       _theResult____h5255[30:25],
	       _theResult____h5255[11:8],
	       1'b0 } ;
  assign theResult__255_BIT_31_CONCAT_theResult__255_BI_ETC__q6 =
	     { _theResult____h5255[31],
	       _theResult____h5255[19:12],
	       _theResult____h5255[20],
	       _theResult____h5255[30:21],
	       1'b0 } ;
  assign trap_info_tval__h19226 =
	     (_theResult____h5255[6:0] != 7'b1101111 &&
	      _theResult____h5255[6:0] != 7'b1100111 &&
	      (_theResult____h5255[6:0] != 7'b1110011 ||
	       _theResult____h5255[14:12] != 3'd0 ||
	       _theResult____h5255[11:7] != 5'd0 ||
	       _theResult____h5255[19:15] != 5'd0 ||
	       _theResult____h5255[31:20] != 12'b0 &&
	       _theResult____h5255[31:20] != 12'b000000000001)) ?
	       (NOT_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_AND_imem_c_ETC___d682 ?
		  _theResult____h5255 :
		  { 16'd0, instr__h5253[15:0] }) :
	       CASE_theResult__255_BITS_6_TO_0_0b1100111_data_ETC__q18 ;
  assign val__h15284 =
	     (stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d728 &&
	      IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d663) ?
	       x_out_bypass_rd_val__h8034 :
	       rd_val__h15282 ;
  assign val__h8372 =
	     (stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d728 &&
	      IF_stage2_rg_full_01_THEN_IF_stage2_rg_stage2__ETC___d661) ?
	       x_out_bypass_rd_val__h8034 :
	       rd_val__h8370 ;
  assign value__h19290 =
	     near_mem$imem_exc ? imem_c_rg_tval : trap_info_tval__h19226 ;
  assign wdata_from_gpr__h23639 = { 32'd0, data_to_stage2_val2__h15676 } ;
  assign x__h25923 =
	     csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d2188[63:0] /
	     _theResult____h25922 ;
  assign x_exc_code__h33477 =
	     (csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending) ?
	       csr_regfile$interrupt_pending[3:0] :
	       4'd0 ;
  assign x_out_data_to_stage2_fval1__h15692 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1651 &&
	      IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d667) ?
	       x_out_fbypass_rd_val__h8221 :
	       rd_val__h15330 ;
  assign x_out_data_to_stage2_fval3__h15694 =
	     (stage2_rg_full_01_AND_NOT_stage2_rg_stage2_02__ETC___d1651 &&
	      IF_NOT_stage2_rg_full_01_58_OR_stage2_rg_stage_ETC___d671) ?
	       x_out_fbypass_rd_val__h8221 :
	       rd_val__h15383 ;
  assign x_out_data_to_stage2_instr__h15686 =
	     imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_c__ETC___d350 ?
	       instr___1__h8426 :
	       instr__h5253 ;
  assign x_out_data_to_stage2_val2__h15691 =
	     (_theResult____h5255[6:0] == 7'b1100011) ?
	       branch_target__h15854 :
	       ((_theResult____h5255[6:0] == 7'b0110011 &&
		 _theResult____h5255[31:25] == 7'b0000001) ?
		  rs2_val_bypassed__h5269 :
		  CASE_theResult__255_BITS_6_TO_0_0b100011_rs2_v_ETC__q8) ;
  assign x_out_next_pc__h15449 =
	     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1204 ?
	       data_to_stage2_addr__h15674 :
	       fall_through_pc__h15434 ;
  assign x_out_trap_info_exc_code__h19229 =
	     near_mem$imem_exc ?
	       near_mem$imem_exc_code :
	       alu_outputs_exc_code__h17155 ;
  assign y__h27490 = ~rs1_val__h27212 ;
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4: value__h7423 = stage2_rg_stage2[365:334];
      default: value__h7423 = stage2_rg_stage2[365:334];
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_exc_code)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  x_out_trap_info_exc_code__h7533 = near_mem$dmem_exc_code;
      default: x_out_trap_info_exc_code__h7533 = 4'd2;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4: value__h7637 = stage2_rg_stage2[293:262];
      default: value__h7637 = 32'd0;
    endcase
  end
  always@(stage2_rg_stage2 or stage2_fbox$word_snd)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd1, 3'd2, 3'd3, 3'd4:
	  x_out_data_to_stage3_fpr_flags__h7097 = 5'd0;
      default: x_out_data_to_stage3_fpr_flags__h7097 = stage2_fbox$word_snd;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd1, 3'd4:
	  x_out_data_to_stage3_rd__h7093 = stage2_rg_stage2[298:294];
      3'd2: x_out_data_to_stage3_rd__h7093 = 5'd0;
      default: x_out_data_to_stage3_rd__h7093 = stage2_rg_stage2[298:294];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h8033 = stage2_rg_stage2[298:294];
      default: x_out_bypass_rd__h8033 = stage2_rg_stage2[298:294];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4: x_out_fbypass_rd__h8220 = stage2_rg_stage2[298:294];
      default: x_out_fbypass_rd__h8220 = stage2_rg_stage2[298:294];
    endcase
  end
  always@(rg_trap_instr or rg_csr_val1)
  begin
    case (rg_trap_instr[14:12])
      3'b010, 3'b011: rs1_val__h27212 = rg_csr_val1;
      default: rs1_val__h27212 = { 27'd0, rg_trap_instr[19:15] };
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$word_fst or
	  output_stage2___1_data_to_stage3_frd_val__h6971)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd2, 3'd3:
	  x_out_data_to_stage3_frd_val__h7098 = stage2_rg_stage2[197:134];
      3'd1, 3'd4:
	  x_out_data_to_stage3_frd_val__h7098 =
	      output_stage2___1_data_to_stage3_frd_val__h6971;
      default: x_out_data_to_stage3_frd_val__h7098 = stage2_fbox$word_fst;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___snd_snd_rd_val__h7043 or
	  near_mem$dmem_word64 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd2:
	  x_out_data_to_stage3_rd_val__h7094 = stage2_rg_stage2[261:230];
      3'd1, 3'd4:
	  x_out_data_to_stage3_rd_val__h7094 = near_mem$dmem_word64[31:0];
      3'd3: x_out_data_to_stage3_rd_val__h7094 = stage2_mbox$word;
      default: x_out_data_to_stage3_rd_val__h7094 =
		   _theResult___snd_snd_rd_val__h7043;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___snd_snd_rd_val__h7043 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[301:299])
      3'd0, 3'd1, 3'd4:
	  x_out_bypass_rd_val__h8034 = stage2_rg_stage2[261:230];
      3'd3: x_out_bypass_rd_val__h8034 = stage2_mbox$word;
      default: x_out_bypass_rd_val__h8034 =
		   _theResult___snd_snd_rd_val__h7043;
    endcase
  end
  always@(stage2_rg_stage2 or _theResult___snd_fst_rd_val__h8202)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4: x_out_fbypass_rd_val__h8221 = stage2_rg_stage2[197:134];
      default: x_out_fbypass_rd_val__h8221 =
		   _theResult___snd_fst_rd_val__h8202;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or near_mem$dmem_valid or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 =
	      near_mem$dmem_valid;
      3'd3:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 =
	      stage2_mbox$valid;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 =
		   stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or near_mem$dmem_valid or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_ne_ETC__q1 =
	      !near_mem$dmem_valid;
      3'd3:
	  CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_ne_ETC__q1 =
	      !stage2_mbox$valid;
      default: CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_ne_ETC__q1 =
		   !stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162 =
	      !stage2_mbox$valid;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d162 =
		   stage2_rg_stage2[301:299] == 3'd5 && !stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171 =
	      stage2_mbox$valid;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171 =
		   stage2_rg_stage2[301:299] != 3'd5 || stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2 =
	      stage2_rg_stage2[5];
      default: CASE_stage2_rg_stage2_BITS_301_TO_299_1_stage2_ETC__q2 =
		   stage2_rg_stage2[301:299] != 3'd2 &&
		   stage2_rg_stage2[301:299] != 3'd3 &&
		   stage2_rg_stage2[5];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_st_ETC__q3 =
	      !stage2_rg_stage2[5];
      default: CASE_stage2_rg_stage2_BITS_301_TO_299_1_NOT_st_ETC__q3 =
		   stage2_rg_stage2[301:299] == 3'd2 ||
		   stage2_rg_stage2[301:299] == 3'd3 ||
		   !stage2_rg_stage2[5];
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d262 =
	      near_mem$dmem_valid && near_mem$dmem_exc ||
	      stage2_rg_stage2[5] ||
	      stage2_rg_stage2[298:294] == 5'd0;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d262 =
		   stage2_rg_stage2[301:299] == 3'd2 ||
		   stage2_rg_stage2[301:299] != 3'd3 && stage2_rg_stage2[5];
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269 =
	      (!near_mem$dmem_valid || !near_mem$dmem_exc) &&
	      !stage2_rg_stage2[5] &&
	      stage2_rg_stage2[298:294] != 5'd0;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269 =
		   stage2_rg_stage2[301:299] != 3'd2 &&
		   (stage2_rg_stage2[301:299] == 3'd3 ||
		    !stage2_rg_stage2[5]);
    endcase
  end
  always@(stage2_rg_stage2 or
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d279 or
	  near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d280 =
	      (!near_mem$dmem_valid || !near_mem$dmem_exc) &&
	      !stage2_rg_stage2[5] &&
	      stage2_rg_stage2[298:294] != 5'd0;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d280 =
		   NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d279;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_2_08_ETC___d286 or
	  near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287 =
	      near_mem$dmem_valid && near_mem$dmem_exc ||
	      stage2_rg_stage2[5] ||
	      stage2_rg_stage2[298:294] == 5'd0;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287 =
		   stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_2_08_ETC___d286;
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d295 =
	      near_mem$dmem_valid && near_mem$dmem_exc ||
	      !stage2_rg_stage2[5];
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d295 =
		   stage2_rg_stage2[301:299] == 3'd2 ||
		   stage2_rg_stage2[301:299] == 3'd3 ||
		   !stage2_rg_stage2[5];
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300 =
	      (!near_mem$dmem_valid || !near_mem$dmem_exc) &&
	      stage2_rg_stage2[5];
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300 =
		   stage2_rg_stage2[301:299] != 3'd2 &&
		   stage2_rg_stage2[301:299] != 3'd3 &&
		   stage2_rg_stage2[5];
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 =
	      near_mem$dmem_valid && near_mem$dmem_exc ||
	      !stage2_rg_stage2[5];
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314 =
		   stage2_rg_stage2[301:299] == 3'd2 ||
		   stage2_rg_stage2[301:299] == 3'd3 ||
		   !stage2_rg_stage2[5] ||
		   stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d309 =
	      (!near_mem$dmem_valid || !near_mem$dmem_exc) &&
	      stage2_rg_stage2[5];
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d309 =
		   stage2_rg_stage2[301:299] != 3'd2 &&
		   stage2_rg_stage2[301:299] != 3'd3 &&
		   stage2_rg_stage2[5] &&
		   !stage2_fbox$valid;
    endcase
  end
  always@(_theResult____h5255)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011,
      7'b0000111,
      7'b0010011,
      7'b0010111,
      7'b0110011,
      7'b0110111,
      7'b1100111,
      7'b1101111:
	  x_out_data_to_stage2_rd__h15688 = _theResult____h5255[11:7];
      7'b1100011: x_out_data_to_stage2_rd__h15688 = 5'd0;
      default: x_out_data_to_stage2_rd__h15688 = _theResult____h5255[11:7];
    endcase
  end
  always@(_theResult____h5255 or rs2_val_bypassed__h5269)
  begin
    case (_theResult____h5255[6:0])
      7'b0100011, 7'b0101111:
	  CASE_theResult__255_BITS_6_TO_0_0b100011_rs2_v_ETC__q8 =
	      rs2_val_bypassed__h5269;
      default: CASE_theResult__255_BITS_6_TO_0_0b100011_rs2_v_ETC__q8 =
		   rs2_val_bypassed__h5269;
    endcase
  end
  always@(_theResult____h5255 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746)
  begin
    case (_theResult____h5255[14:12])
      3'd0:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
	      !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744;
      3'b001:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744;
      3'b100:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
	      !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746;
      3'b101:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746;
      3'b110:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
	      !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1040 =
		   _theResult____h5255[14:12] != 3'b111 ||
		   IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748;
    endcase
  end
  always@(_theResult____h5255 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746)
  begin
    case (_theResult____h5255[14:12])
      3'd0:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744;
      3'b001:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
	      !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d744;
      3'b100:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746;
      3'b101:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
	      !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d746;
      3'b110:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d755 =
		   _theResult____h5255[14:12] == 3'b111 &&
		   !IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d748;
    endcase
  end
  always@(_theResult____h5255)
  begin
    case (_theResult____h5255[14:12])
      3'b010, 3'b011, 3'b100, 3'b110:
	  CASE_theResult__255_BITS_14_TO_12_0b10_NOT_the_ETC__q9 =
	      _theResult____h5255[6:0] != 7'b0010011 &&
	      _theResult____h5255[31] &&
	      _theResult____h5255[30] &&
	      _theResult____h5255[29:25] != 5'b0;
      default: CASE_theResult__255_BITS_14_TO_12_0b10_NOT_the_ETC__q9 =
		   _theResult____h5255[14:12] != 3'b111 ||
		   _theResult____h5255[6:0] != 7'b0010011 &&
		   _theResult____h5255[31] &&
		   _theResult____h5255[30] &&
		   _theResult____h5255[29:25] != 5'b0;
    endcase
  end
  always@(_theResult____h5255 or
	  csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019 or
	  csr_regfile$read_mstatus or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850)
  begin
    case (_theResult____h5255[6:0])
      7'b0000111, 7'b0100111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023 =
	      csr_regfile$read_mstatus[14:13] == 2'h0 ||
	      _theResult____h5255[14:12] != 3'b010 &&
	      _theResult____h5255[14:12] != 3'b011;
      7'b0101111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023 =
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023 =
		   csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866 ||
		   NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958 &&
		   NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019;
    endcase
  end
  always@(_theResult____h5255 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011:
	  CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 =
	      _theResult____h5255[14:12] != 3'd0 &&
	      _theResult____h5255[14:12] != 3'b100 &&
	      _theResult____h5255[14:12] != 3'b001 &&
	      _theResult____h5255[14:12] != 3'b101 &&
	      _theResult____h5255[14:12] != 3'b010;
      7'b0100011:
	  CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 =
	      _theResult____h5255[14:12] != 3'd0 &&
	      _theResult____h5255[14:12] != 3'b001 &&
	      _theResult____h5255[14:12] != 3'b010;
      default: CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 =
		   _theResult____h5255[6:0] == 7'b0001111 ||
		   _theResult____h5255[6:0] == 7'b1110011 ||
		   IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1023;
    endcase
  end
  always@(_theResult____h5255 or
	  CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798)
  begin
    case (_theResult____h5255[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q11 =
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798;
      default: CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q11 =
		   _theResult____h5255[6:0] != 7'b0110111 &&
		   _theResult____h5255[6:0] != 7'b0010111 &&
		   CASE_theResult__255_BITS_6_TO_0_0b11_NOT_theRe_ETC__q10;
    endcase
  end
  always@(_theResult____h5255)
  begin
    case (_theResult____h5255[14:12])
      3'b010, 3'b011, 3'b100, 3'b110:
	  CASE_theResult__255_BITS_14_TO_12_0b10_theResu_ETC__q12 =
	      _theResult____h5255[6:0] == 7'b0010011 ||
	      !_theResult____h5255[31] ||
	      !_theResult____h5255[30] ||
	      _theResult____h5255[29:25] == 5'b0;
      default: CASE_theResult__255_BITS_14_TO_12_0b10_theResu_ETC__q12 =
		   _theResult____h5255[14:12] == 3'b111 &&
		   (_theResult____h5255[6:0] == 7'b0010011 ||
		    !_theResult____h5255[31] ||
		    !_theResult____h5255[30] ||
		    _theResult____h5255[29:25] == 5'b0);
    endcase
  end
  always@(_theResult____h5255 or
	  NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 or
	  IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1146 or
	  IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1182 or
	  csr_regfile$read_mstatus)
  begin
    case (_theResult____h5255[6:0])
      7'b0000111, 7'b0100111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189 =
	      csr_regfile$read_mstatus[14:13] != 2'h0 &&
	      (_theResult____h5255[14:12] == 3'b010 ||
	       _theResult____h5255[14:12] == 3'b011);
      7'b0101111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189 =
	      (_theResult____h5255[31:27] == 5'b00010 &&
	       _theResult____h5255[24:20] == 5'd0 ||
	       _theResult____h5255[31:27] == 5'b00011 ||
	       _theResult____h5255[31:27] == 5'b0 ||
	       _theResult____h5255[31:27] == 5'b00001 ||
	       _theResult____h5255[31:27] == 5'b01100 ||
	       _theResult____h5255[31:27] == 5'b01000 ||
	       _theResult____h5255[31:27] == 5'b00100 ||
	       _theResult____h5255[31:27] == 5'b10000 ||
	       _theResult____h5255[31:27] == 5'b11000 ||
	       _theResult____h5255[31:27] == 5'b10100 ||
	       _theResult____h5255[31:27] == 5'b11100) &&
	      _theResult____h5255[14:12] == 3'b010;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189 =
		   NOT_csr_regfile_read_mstatus__1_BITS_14_TO_13__ETC___d1104 &&
		   ((_theResult____h5255[26:25] == 2'b0 ||
		     _theResult____h5255[26:25] == 2'b01) &&
		    (_theResult____h5255[6:0] == 7'b1000011 ||
		     _theResult____h5255[6:0] == 7'b1000111 ||
		     _theResult____h5255[6:0] == 7'b1001111 ||
		     _theResult____h5255[6:0] == 7'b1001011) ||
		    _theResult____h5255[6:0] == 7'b1010011 &&
		    IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1146 ||
		    _theResult____h5255[6:0] == 7'b1010011 &&
		    (IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1182 ||
		     _theResult____h5255[31:25] == 7'h69 &&
		     _theResult____h5255[24:20] == 5'b00001));
    endcase
  end
  always@(_theResult____h5255 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011:
	  CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13 =
	      _theResult____h5255[14:12] == 3'd0 ||
	      _theResult____h5255[14:12] == 3'b100 ||
	      _theResult____h5255[14:12] == 3'b001 ||
	      _theResult____h5255[14:12] == 3'b101 ||
	      _theResult____h5255[14:12] == 3'b010;
      7'b0100011:
	  CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13 =
	      _theResult____h5255[14:12] == 3'd0 ||
	      _theResult____h5255[14:12] == 3'b001 ||
	      _theResult____h5255[14:12] == 3'b010;
      default: CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13 =
		   _theResult____h5255[6:0] != 7'b0001111 &&
		   _theResult____h5255[6:0] != 7'b1110011 &&
		   IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1189;
    endcase
  end
  always@(_theResult____h5255 or
	  CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13 or
	  IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1072)
  begin
    case (_theResult____h5255[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__255_BITS_6_TO_0_0b10011_IF_ime_ETC__q14 =
	      IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1072;
      default: CASE_theResult__255_BITS_6_TO_0_0b10011_IF_ime_ETC__q14 =
		   _theResult____h5255[6:0] == 7'b0110111 ||
		   _theResult____h5255[6:0] == 7'b0010111 ||
		   CASE_theResult__255_BITS_6_TO_0_0b11_theResult_ETC__q13;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q15 = 4'd11;
    endcase
  end
  always@(_theResult____h5255 or CASE_rg_cur_priv_0b0_8_0b1_9_11__q15)
  begin
    case (_theResult____h5255[31:20])
      12'b0:
	  CASE_theResult__255_BITS_31_TO_20_0b0_CASE_rg__ETC__q16 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q15;
      12'b000000000001:
	  CASE_theResult__255_BITS_31_TO_20_0b0_CASE_rg__ETC__q16 = 4'd3;
      default: CASE_theResult__255_BITS_31_TO_20_0b0_CASE_rg__ETC__q16 = 4'd2;
    endcase
  end
  always@(_theResult____h5255 or alu_outputs___1_exc_code__h16481)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0100011,
      7'b0110011,
      7'b0110111,
      7'b1100011:
	  alu_outputs_exc_code__h17155 = 4'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h17155 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h17155 = alu_outputs___1_exc_code__h16481;
      default: alu_outputs_exc_code__h17155 = 4'd2;
    endcase
  end
  always@(_theResult____h5255 or
	  _theResult_____1_fst__h17979 or
	  rd_val___1__h17947 or
	  rd_val___1__h17954 or rd_val___1__h17961 or rd_val___1__h17968)
  begin
    case (_theResult____h5255[14:12])
      3'b010: _theResult_____1_fst__h17951 = rd_val___1__h17947;
      3'b011: _theResult_____1_fst__h17951 = rd_val___1__h17954;
      3'b100: _theResult_____1_fst__h17951 = rd_val___1__h17961;
      3'b110: _theResult_____1_fst__h17951 = rd_val___1__h17968;
      default: _theResult_____1_fst__h17951 = _theResult_____1_fst__h17979;
    endcase
  end
  always@(_theResult____h5255 or
	  alu_outputs___1_addr__h16189 or
	  alu_outputs___1_addr__h16160 or
	  rs1_val_bypassed__h5263 or
	  alu_outputs___1_addr__h15876 or
	  alu_outputs___1_addr__h15938 or alu_outputs___1_addr__h15904)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011, 7'b0000111:
	  x_out_data_to_stage2_addr__h15689 = alu_outputs___1_addr__h16160;
      7'b0100011:
	  x_out_data_to_stage2_addr__h15689 = alu_outputs___1_addr__h16189;
      7'b0101111: x_out_data_to_stage2_addr__h15689 = rs1_val_bypassed__h5263;
      7'b1100011:
	  x_out_data_to_stage2_addr__h15689 = alu_outputs___1_addr__h15876;
      7'b1100111:
	  x_out_data_to_stage2_addr__h15689 = alu_outputs___1_addr__h15938;
      7'b1101111:
	  x_out_data_to_stage2_addr__h15689 = alu_outputs___1_addr__h15904;
      default: x_out_data_to_stage2_addr__h15689 =
		   alu_outputs___1_addr__h16189;
    endcase
  end
  always@(_theResult____h5255 or imem_c_rg_pc or data_to_stage2_addr__h15674)
  begin
    case (_theResult____h5255[6:0])
      7'b1100111, 7'b1101111:
	  CASE_theResult__255_BITS_6_TO_0_0b1100111_data_ETC__q18 =
	      data_to_stage2_addr__h15674;
      default: CASE_theResult__255_BITS_6_TO_0_0b1100111_data_ETC__q18 =
		   (_theResult____h5255[6:0] == 7'b1110011 &&
		    _theResult____h5255[14:12] == 3'd0 &&
		    _theResult____h5255[11:7] == 5'd0 &&
		    _theResult____h5255[19:15] == 5'd0 &&
		    _theResult____h5255[31:20] == 12'b000000000001) ?
		     imem_c_rg_pc :
		     32'd0;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835 =
	      !stage2_mbox$valid;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1835 =
		   !stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[301:299])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 =
	      stage2_mbox$valid;
      default: IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887 =
		   stage2_fbox$valid;
    endcase
  end
  always@(_theResult____h5255 or
	  rs1_val_bypassed__h5263 or
	  alu_outputs___1_val1__h16090 or
	  rd_val__h16125 or
	  alu_outputs___1_val1__h16513 or
	  rd_val__h16104 or alu_outputs___1_val1__h16485)
  begin
    case (_theResult____h5255[6:0])
      7'b0010011, 7'b0110011:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
	      alu_outputs___1_val1__h16090;
      7'b0010111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
	      rd_val__h16125;
      7'b0101111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
	      alu_outputs___1_val1__h16513;
      7'b0110111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
	      rd_val__h16104;
      7'b1110011:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
	      alu_outputs___1_val1__h16485;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1620 =
		   rs1_val_bypassed__h5263;
    endcase
  end
  always@(_theResult____h5255 or
	  rs1_val_bypassed__h5263 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1621 or
	  IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1547)
  begin
    case (_theResult____h5255[6:0])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h15690 =
	      IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_imem_ETC___d1547;
      default: x_out_data_to_stage2_val1__h15690 =
		   (_theResult____h5255[6:0] == 7'b0110011 &&
		    _theResult____h5255[31:25] == 7'b0000001) ?
		     rs1_val_bypassed__h5263 :
		     IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d1621;
    endcase
  end
  always@(_theResult____h5255 or
	  csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019 or
	  csr_regfile$read_mstatus or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1387 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1380 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2153)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      _theResult____h5255[14:12] != 3'd0 &&
	      _theResult____h5255[14:12] != 3'b100 &&
	      _theResult____h5255[14:12] != 3'b001 &&
	      _theResult____h5255[14:12] != 3'b101 &&
	      _theResult____h5255[14:12] != 3'b010;
      7'b0000111, 7'b0100111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      csr_regfile$read_mstatus[14:13] == 2'h0 ||
	      _theResult____h5255[14:12] != 3'b010 &&
	      _theResult____h5255[14:12] != 3'b011;
      7'b0001111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1387 &&
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1380;
      7'b0100011:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      _theResult____h5255[14:12] != 3'd0 &&
	      _theResult____h5255[14:12] != 3'b001 &&
	      _theResult____h5255[14:12] != 3'b010;
      7'b0101111:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d850;
      7'b1110011:
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
	      IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2153;
      default: IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 =
		   csr_regfile_read_mstatus__1_BITS_14_TO_13_2_EQ_ETC___d866 ||
		   NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d958 &&
		   NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d1019;
    endcase
  end
  always@(_theResult____h5255 or
	  IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157 or
	  NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798)
  begin
    case (_theResult____h5255[6:0])
      7'b0010011, 7'b0110011:
	  CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q19 =
	      NOT_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT__ETC___d798;
      default: CASE_theResult__255_BITS_6_TO_0_0b10011_NOT_IF_ETC__q19 =
		   _theResult____h5255[6:0] != 7'b0110111 &&
		   _theResult____h5255[6:0] != 7'b0010111 &&
		   IF_IF_imem_c_rg_pc_BITS_1_TO_0_EQ_0b0_OR_NOT_i_ETC___d2157;
    endcase
  end
  always@(_theResult____h5255)
  begin
    case (_theResult____h5255[6:0])
      7'b0000011, 7'b0000111:
	  CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20 = 3'd1;
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111:
	  CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20 = 3'd0;
      7'b0100011, 7'b0100111:
	  CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20 = 3'd2;
      7'b0101111:
	  CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20 = 3'd4;
      default: CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20 = 3'd5;
    endcase
  end
  always@(_theResult____h5255 or
	  CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20)
  begin
    case (_theResult____h5255[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_theResult__255_BITS_6_TO_0_0b1100011_0_0b_ETC__q21 = 3'd0;
      default: CASE_theResult__255_BITS_6_TO_0_0b1100011_0_0b_ETC__q21 =
		   (_theResult____h5255[6:0] == 7'b0110011 &&
		    _theResult____h5255[31:25] == 7'b0000001) ?
		     3'd3 :
		     CASE_theResult__255_BITS_6_TO_0_0b11_1_0b111_1_ETC__q20;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	imem_c_rg_cache_addr <= `BSV_ASSIGNMENT_DELAY 32'hFFFFFFFF;
	rg_cur_priv <= `BSV_ASSIGNMENT_DELAY 2'b11;
	rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (imem_c_rg_cache_addr$EN)
	  imem_c_rg_cache_addr <= `BSV_ASSIGNMENT_DELAY
	      imem_c_rg_cache_addr$D_IN;
	if (rg_cur_priv$EN)
	  rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
	if (rg_run_on_reset$EN)
	  rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY rg_run_on_reset$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage2_rg_resetting$EN)
	  stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY
	      stage2_rg_resetting$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
      end
    if (imem_c_rg_cache_b16$EN)
      imem_c_rg_cache_b16 <= `BSV_ASSIGNMENT_DELAY imem_c_rg_cache_b16$D_IN;
    if (imem_c_rg_f3$EN)
      imem_c_rg_f3 <= `BSV_ASSIGNMENT_DELAY imem_c_rg_f3$D_IN;
    if (imem_c_rg_mstatus_MXR$EN)
      imem_c_rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY
	  imem_c_rg_mstatus_MXR$D_IN;
    if (imem_c_rg_pc$EN)
      imem_c_rg_pc <= `BSV_ASSIGNMENT_DELAY imem_c_rg_pc$D_IN;
    if (imem_c_rg_priv$EN)
      imem_c_rg_priv <= `BSV_ASSIGNMENT_DELAY imem_c_rg_priv$D_IN;
    if (imem_c_rg_satp$EN)
      imem_c_rg_satp <= `BSV_ASSIGNMENT_DELAY imem_c_rg_satp$D_IN;
    if (imem_c_rg_sstatus_SUM$EN)
      imem_c_rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY
	  imem_c_rg_sstatus_SUM$D_IN;
    if (imem_c_rg_tval$EN)
      imem_c_rg_tval <= `BSV_ASSIGNMENT_DELAY imem_c_rg_tval$D_IN;
    if (rg_csr_pc$EN) rg_csr_pc <= `BSV_ASSIGNMENT_DELAY rg_csr_pc$D_IN;
    if (rg_csr_val1$EN) rg_csr_val1 <= `BSV_ASSIGNMENT_DELAY rg_csr_val1$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_next_pc$EN) rg_next_pc <= `BSV_ASSIGNMENT_DELAY rg_next_pc$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (rg_trap_info$EN)
      rg_trap_info <= `BSV_ASSIGNMENT_DELAY rg_trap_info$D_IN;
    if (rg_trap_instr$EN)
      rg_trap_instr <= `BSV_ASSIGNMENT_DELAY rg_trap_instr$D_IN;
    if (rg_trap_interrupt$EN)
      rg_trap_interrupt <= `BSV_ASSIGNMENT_DELAY rg_trap_interrupt$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    imem_c_rg_cache_addr = 32'hAAAAAAAA;
    imem_c_rg_cache_b16 = 17'h0AAAA;
    imem_c_rg_f3 = 3'h2;
    imem_c_rg_mstatus_MXR = 1'h0;
    imem_c_rg_pc = 32'hAAAAAAAA;
    imem_c_rg_priv = 2'h2;
    imem_c_rg_satp = 32'hAAAAAAAA;
    imem_c_rg_sstatus_SUM = 1'h0;
    imem_c_rg_tval = 32'hAAAAAAAA;
    rg_csr_pc = 32'hAAAAAAAA;
    rg_csr_val1 = 32'hAAAAAAAA;
    rg_cur_priv = 2'h2;
    rg_mstatus_MXR = 1'h0;
    rg_next_pc = 32'hAAAAAAAA;
    rg_run_on_reset = 1'h0;
    rg_sstatus_SUM = 1'h0;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    rg_trap_info = 68'hAAAAAAAAAAAAAAAAA;
    rg_trap_instr = 32'hAAAAAAAA;
    rg_trap_interrupt = 1'h0;
    stage1_rg_full = 1'h0;
    stage2_rg_full = 1'h0;
    stage2_rg_resetting = 1'h0;
    stage2_rg_stage2 =
	368'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 175'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  minstret:%0d  cur_priv:%0d  mstatus:%0x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 csr_regfile$read_mstatus);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
	$write(" sxl:%0d uxl:%0d", 2'd0, 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[108]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[108])
	$write("Rd %0d ",
	       stage3_rg_stage3[107:103],
	       "rd_val:%h",
	       stage3_rg_stage3[102:71]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_stage3[69] || !stage3_rg_full ||
	   !stage3_rg_stage3[108]))
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[108])
	$write("FRd %0d ",
	       stage3_rg_stage3[107:103],
	       "frd_val:%h",
	       stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[365:334],
		 stage2_rg_stage2[333:302],
		 stage2_rg_stage2[367:366]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[365:334]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[365:334],
	       stage2_rg_stage2[333:302],
	       stage2_rg_stage2[367:366]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d164)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139) &&
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d171))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 &&
	  stage2_rg_stage2[301:299] != 3'd0 &&
	  stage2_rg_stage2[301:299] != 3'd1 &&
	  stage2_rg_stage2[301:299] != 3'd4 &&
	  stage2_rg_stage2[301:299] != 3'd2 &&
	  stage2_rg_stage2[301:299] != 3'd3)
	$write("  fflags: %05b",
	       "'h%h",
	       x_out_data_to_stage3_fpr_flags__h7097);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139) &&
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d155 &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   stage2_rg_stage2[301:299] == 3'd1 ||
	   stage2_rg_stage2[301:299] == 3'd4 ||
	   stage2_rg_stage2[301:299] == 3'd2 ||
	   stage2_rg_stage2[301:299] == 3'd3))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d202)
	$write("  frd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7093,
	       x_out_data_to_stage3_frd_val__h7098);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_0_04_ETC___d231)
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7093,
	       x_out_data_to_stage3_rd_val__h7094);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", value__h7423);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", x_out_trap_info_exc_code__h7533);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", value__h7637, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", value__h7423);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", x_out_trap_info_exc_code__h7533);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d135)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d139 &&
	  NOT_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ__ETC___d143)
	$write("'h%h", value__h7637, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d157)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage2_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage2_rg_full ||
	   stage2_rg_stage2[301:299] != 3'd0 &&
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d262))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269))
	$write("Rd %0d ", x_out_bypass_rd__h8033);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage2_rg_full ||
	   stage2_rg_stage2[301:299] != 3'd0 &&
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d262))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269 &&
	  stage2_rg_stage2[301:299] != 3'd0 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d280)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d269) &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d287))
	$write("rd_val:%h", x_out_bypass_rd_val__h8034);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d295))
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  stage2_rg_stage2[301:299] != 3'd0 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300)
	$write("FRd %0d ", x_out_fbypass_rd__h8220);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage2_rg_full || stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d295))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  stage2_rg_stage2[301:299] != 3'd0 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d309)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage2_rg_full &&
	  stage2_rg_stage2[301:299] != 3'd0 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d300 &&
	  IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d314)
	$write("frd_val:%h", x_out_fbypass_rd_val__h8221);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("Output_Stage1", " BUSY pc:%h", imem_c_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("Output_Stage1", " NONPIPE: pc:%h", imem_c_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1221)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1228)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1240)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1254)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1271)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1284)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1300)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1314)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1338)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1359)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1441)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       imem_c_rg_pc,
	       x_out_data_to_stage2_instr__h15686,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1450)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1463)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1479)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1483)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1487)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1522)
	$write("OP_Stage2_FD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h15688);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h15689,
	       x_out_data_to_stage2_val1__h15690,
	       x_out_data_to_stage2_val2__h15691);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("            fval1:%h  fval2:%h  fval3:%h}",
	       x_out_data_to_stage2_fval1__h15692,
	       alu_outputs___1_fval2__h16193,
	       x_out_data_to_stage2_fval3__h15694);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1683)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1686)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1689)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1692)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1695)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1698)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1701)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1704)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1709)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1714)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1717)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("'h%h", imem_c_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("'h%h", x_out_trap_info_exc_code__h19229);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1049)
	$write("'h%h", value__h19290, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1208)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_21_AND_NOT_near_mem_imem_valid__ETC___d680)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap &&
	  rg_trap_info_174_BITS_67_TO_36_175_EQ_csr_regf_ETC___d2184)
	$display("%0d: %m.rl_stage1_trap: Tight infinite trap loop: pc 0x%0x instr 0x%08x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$csr_trap_actions[97:66],
		 rg_trap_instr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap &&
	  rg_trap_info_174_BITS_67_TO_36_175_EQ_csr_regf_ETC___d2184)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h25924,
		 cpifrac__h25925,
		 delta_CPI_cycles__h25920,
		 _theResult____h25922);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap &&
	  rg_trap_info_174_BITS_67_TO_36_175_EQ_csr_regf_ETC___d2184)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_trap_info[67:36],
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap && cur_verbosity__h3660 != 4'd0)
	$display("    mcause:0x%0h  epc 0x%0h  tval:0x%0h  next_pc 0x%0h, new_priv %0d new_mstatus 0x%0h",
		 csr_regfile$csr_trap_actions[33:2],
		 rg_trap_info[67:36],
		 rg_trap_info[31:0],
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_CSRR_W_2", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 && csr_regfile$access_permitted_1 &&
	  cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_csr_pc,
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 && csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h26458,
		 rg_trap_instr[31:20],
		 csr_regfile$read_csr[31:0],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W_2 &&
	  !csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h26458,
		 rg_trap_instr[31:20],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_CSRR_S_or_C_2",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  csr_regfile$access_permitted_2 &&
	  cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 rg_csr_pc,
		 rg_trap_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    S1: write CSRR_S_or_C: Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h27212,
		 rg_trap_instr[31:20],
		 csr_regfile$read_csr[31:0],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C_2 &&
	  !csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 rg_trap_instr[19:15],
		 rs1_val__h27212,
		 rg_trap_instr[31:20],
		 rg_trap_instr[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_restart_after_csrrx",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", x_out_next_pc__h15449);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3660 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[65:34],
		 csr_regfile$csr_ret_actions[31:0],
		 csr_regfile$csr_ret_actions[33:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_finish_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", rg_next_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_interrupt", csr_regfile$read_csr_mcycle);
    if (WILL_FIRE_RL_imem_c_rl_assert_fail)
      begin
        v__h2270 = $stime;
	#0;
      end
    v__h2264 = v__h2270 / 32'd10;
    if (WILL_FIRE_RL_imem_c_rl_assert_fail)
      $display("%0d: ERROR: CPU_Fetch_C: imem32.is_i32_not_i16 is False",
	       v__h2264);
    if (WILL_FIRE_RL_imem_c_rl_assert_fail) $finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset)
	$display("%0d: %m.rl_reset_complete: restart at PC = 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 soc_map$m_pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h",
		 soc_map$m_pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset)
	$display("%0d: %m.rl_reset_complete: entering DEBUG_MODE",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[108] &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	  stage3_rg_stage3[69])
	$display("    S3.fa_deq: write FRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[107:103],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[108] &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	  !stage3_rg_stage3[69])
	$display("    S3.fa_deq: write GRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[107:103],
		 stage3_rg_stage3[102:71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[365:334],
	       stage2_rg_stage2[333:302],
	       stage2_rg_stage2[367:366]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_IF_stage2_rg_stage2_02_B_ETC___d1898)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1900)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1902)
	$write("  fflags: %05b",
	       "'h%h",
	       x_out_data_to_stage3_fpr_flags__h7097);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1904)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1906)
	$write("  frd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7093,
	       x_out_data_to_stage3_frd_val__h7098);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1908)
	$write("  grd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h7093,
	       x_out_data_to_stage3_rd_val__h7094);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage2_rg_full_01_AND_stage2_rg_stage2_02_BITS_ETC___d1895)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage2_rg_full &&
	  (stage2_rg_stage2[301:299] == 3'd0 ||
	   IF_stage2_rg_stage2_02_BITS_301_TO_299_03_EQ_1_ETC___d1887) &&
	  cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[365:334],
		 stage2_rg_stage2[333:302],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("    CPU_Stage2.enq (Data_Stage1_to_Stage2) ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       imem_c_rg_pc,
	       x_out_data_to_stage2_instr__h15686,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2067)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d1914 &&
	  stage1_rg_full &&
	  near_mem_imem_valid_AND_NOT_imem_c_rg_pc_BITS__ETC___d1915 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48 &&
	  NOT_stage2_rg_full_01_58_OR_stage2_rg_stage2_0_ETC___d1218 &&
	  (_theResult____h5255[6:0] == 7'b0000011 ||
	   _theResult____h5255[6:0] == 7'b0000111))
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2071)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2073)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2075)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2077)
	$write("OP_Stage2_FD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h15688);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h15689,
	       x_out_data_to_stage2_val1__h15690,
	       x_out_data_to_stage2_val2__h15691);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("            fval1:%h  fval2:%h  fval3:%h}",
	       x_out_data_to_stage2_fval1__h15692,
	       alu_outputs___1_fval2__h16193,
	       x_out_data_to_stage2_fval3__h15694);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2065)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2086 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("    CPU_Stage1.enq: 0x%08h", x_out_next_pc__h15449);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h3660 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_c_rg_pc,
		 x_out_data_to_stage2_instr__h15686,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d48)
	$display("%0d: %m.rl_stage1_SFENCE_VMA", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Piccolo  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV32)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2020 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h3660 != 4'd0)
	$display("%0d: %m.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

