// Seed: 2429399010
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  assign id_0 = id_2 ^ 1 == 1;
endmodule
