SIM = questa

TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = ../hdl/*

MODULE = test
TOPLEVEL = AXIS_to_UART

include $(shell cocotb-config --makefiles)/Makefile.sim