#define	SPI_BRR_DIVF_Pos                                    (0)
#define	SPI_BRR_DIVF                                        (0x0FFFFU << SPI_BRR_DIVF_Pos)
