// Seed: 3101395145
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output wire  id_3,
    output uwire id_4,
    output tri0  id_5,
    output tri1  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output tri   id_9,
    input  tri0  id_10,
    output wand  id_11,
    input  tri0  id_12,
    input  tri1  id_13,
    output wand  id_14,
    input  tri0  id_15,
    input  wire  id_16,
    input  wand  id_17,
    input  uwire id_18,
    input  uwire id_19,
    output wire  id_20,
    input  uwire id_21
);
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    input wor id_11,
    input wire id_12,
    input uwire id_13,
    input supply0 id_14
);
  module_0(
      id_8,
      id_11,
      id_4,
      id_3,
      id_9,
      id_9,
      id_7,
      id_4,
      id_1,
      id_9,
      id_1,
      id_7,
      id_10,
      id_12,
      id_7,
      id_1,
      id_4,
      id_12,
      id_4,
      id_5,
      id_9,
      id_2
  );
  wire id_16, id_17;
  wire id_18;
endmodule
