

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Thu Dec 26 20:23:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.345|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17769|  70801|  17769|  70801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  17768|  70800| 2221 ~ 8850 |          -|          -|       8|    no    |
        | + Loop 1.1              |   2219|   8848|  317 ~ 632  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    315|    630|           45|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |     42|     42|           14|          -|          -|       3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     12|     12|            4|          -|          -|       3|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    363|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     220|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     220|    494|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U39  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_412_p2        |     *    |      0|  0|  33|           6|           7|
    |tmp3_fu_330_p2        |     *    |      0|  0|  33|           7|           5|
    |add_ln19_4_fu_267_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln19_fu_262_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln28_2_fu_457_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_4_fu_477_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln28_5_fu_417_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln28_6_fu_467_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln28_fu_447_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln36_fu_422_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_7_fu_506_p2    |     +    |      0|  0|  23|          16|          16|
    |k_h_fu_356_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_437_p2         |     +    |      0|  0|  10|           2|           1|
    |out_d_fu_278_p2       |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_310_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_340_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_320_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_392_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp_fu_402_p2         |     +    |      0|  0|  15|           7|           7|
    |sub_ln28_fu_382_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln19_fu_272_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_305_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_335_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_350_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln26_fu_431_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 363|         144|         133|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|         11|    1|         11|
    |buffer_0_reg_193  |   9|          2|   16|         32|
    |buffer_1_reg_215  |   9|          2|   16|         32|
    |k_h_0_reg_204     |   9|          2|    2|          4|
    |k_w_0_reg_227     |   9|          2|    2|          4|
    |out_d_0_reg_133   |   9|          2|    4|          8|
    |out_h_0_reg_169   |   9|          2|    4|          8|
    |out_w_0_reg_181   |   9|          2|    4|          8|
    |phi_mul2_reg_157  |   9|          2|    7|         14|
    |phi_mul_reg_145   |   9|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             | 131|         29|   63|        135|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln19_4_reg_553        |   7|   0|    7|          0|
    |add_ln19_reg_548          |   7|   0|    7|          0|
    |add_ln28_5_reg_620        |   8|   0|    8|          0|
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |bias_addr_reg_566         |   3|   0|    3|          0|
    |buffer_0_reg_193          |  16|   0|   16|          0|
    |buffer_1_reg_215          |  16|   0|   16|          0|
    |empty_57_reg_543          |   4|   0|    4|          0|
    |empty_reg_538             |   4|   0|    4|          0|
    |input_load_reg_643        |  16|   0|   16|          0|
    |k_h_0_reg_204             |   2|   0|    2|          0|
    |k_h_reg_610               |   2|   0|    2|          0|
    |k_w_0_reg_227             |   2|   0|    2|          0|
    |k_w_reg_628               |   2|   0|    2|          0|
    |kernel_0_load_reg_648     |  16|   0|   16|          0|
    |out_d_0_reg_133           |   4|   0|    4|          0|
    |out_d_reg_561             |   4|   0|    4|          0|
    |out_h_0_reg_169           |   4|   0|    4|          0|
    |out_h_reg_579             |   4|   0|    4|          0|
    |out_w_0_reg_181           |   4|   0|    4|          0|
    |out_w_reg_592             |   4|   0|    4|          0|
    |phi_mul2_reg_157          |   7|   0|    7|          0|
    |phi_mul_reg_145           |   7|   0|    7|          0|
    |tmp1_reg_615              |  11|   0|   11|          0|
    |tmp3_reg_584              |  11|   0|   11|          0|
    |trunc_ln_reg_653          |  16|   0|   16|          0|
    |zext_ln24_reg_602         |   4|   0|   11|          7|
    |zext_ln28_1_cast_reg_523  |   6|   0|   11|          5|
    |zext_ln28_9_reg_571       |   3|   0|    8|          5|
    |zext_ln28_reg_518         |   6|   0|    7|          1|
    |zext_ln36_1_cast_reg_533  |   5|   0|   11|          6|
    |zext_ln36_reg_528         |   5|   0|    7|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 220|   0|  246|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

