<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.10.16.13:57:00"
 outputDirectory="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E3V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CSR_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERIOD_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERIOD_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PERIOD_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="csr_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="csr_reset" kind="reset" start="0">
   <property name="associatedClock" value="csr_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="period_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="period_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="period_clock_reset" kind="reset" start="0">
   <property name="associatedClock" value="period_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="period_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="64" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="csr_clock" />
   <property name="associatedReset" value="csr_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
   <port
       name="csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="csr_address" direction="input" role="address" width="4" />
  </interface>
  <interface name="time_of_day_96b" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="period_clock" />
   <property name="associatedReset" value="period_clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="time_of_day_96b" direction="output" role="data" width="96" />
  </interface>
  <interface name="time_of_day_64b" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="period_clock" />
   <property name="associatedReset" value="period_clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="time_of_day_64b" direction="output" role="data" width="64" />
  </interface>
  <interface name="time_of_day_96b_load" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="period_clock" />
   <property name="associatedReset" value="period_clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="time_of_day_96b_load_data"
       direction="input"
       role="data"
       width="96" />
   <port
       name="time_of_day_96b_load_valid"
       direction="input"
       role="valid"
       width="1" />
  </interface>
  <interface name="time_of_day_64b_load" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="period_clock" />
   <property name="associatedReset" value="period_clock_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="time_of_day_64b_load_data"
       direction="input"
       role="data"
       width="64" />
   <port
       name="time_of_day_64b_load_valid"
       direction="input"
       role="valid"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="eth_f_tod_10g" version="1.0" name="eth_f_tod_10g">
  <parameter name="AUTO_PERIOD_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CSR_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_PERIOD_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CSR_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PERIOD_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CSR_CLOCK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/synth/eth_f_tod_10g.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/synth/eth_f_tod_10g.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/lena/intelFPGA_pro/24.1/ip/altera/ethernet/ethernet_ucore/altera_eth_1588_tod/altera_eth_1588_tod_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="eth_f_tod_10g">"Generating: eth_f_tod_10g"</message>
   <message level="Info" culprit="eth_f_tod_10g">"Generating: altera_eth_1588_tod"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_1588_tod"
   version="20.1.1"
   name="altera_eth_1588_tod">
  <parameter name="ENABLE_PPS" value="0" />
  <parameter name="PPS_ADVANCE" value="0" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="DEVICE_FAMILY_ID" value="Agilex" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_ojw.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_xojw.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_clock_crosser.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps_adv.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps_wrapper.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_fifo.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_gray_cnt.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_sync_nocut.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_synchr_nocut.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_ojw.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_xojw.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_clock_crosser.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps_adv.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_pps_wrapper.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_fifo.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_gray_cnt.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_sync_nocut.v"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g/altera_eth_1588_tod_2011/synth/altera_eth_1588_tod_std_synchr_nocut.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/intelFPGA_pro/24.1/ip/altera/ethernet/ethernet_ucore/altera_eth_1588_tod/altera_eth_1588_tod_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth_f_tod_10g" as="altera_eth_1588_tod_0" />
  <messages>
   <message level="Info" culprit="eth_f_tod_10g">"Generating: altera_eth_1588_tod"</message>
  </messages>
 </entity>
</deploy>
