diff -ruN u-boot-2015.10/arch/arm/cpu/armv7/start.S u-boot-vexpress-a9/arch/arm/cpu/armv7/start.S
--- u-boot-2015.10/arch/arm/cpu/armv7/start.S	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/cpu/armv7/start.S	2021-01-06 12:31:03.179468737 +0800
@@ -69,6 +69,32 @@
 	bl	cpu_init_crit
 #endif
 
+	/* PS-Hold high */
+	ldr	r0, =0x1002330c
+	ldr	r1, [r0]
+	orr	r1, r1, #0x300
+	str	r1, [r0]
+
+	/* initialize LED */
+	ldr	r0, =0x11000C20 /* GPX1CON : LED22,LED23 */
+	ldr	r1, =0x11000000 /* D22:GPX1_6, D23:GPX1_7 */
+	str	r1, [r0]
+	ldr	r0, =0x11000C40 /* GPX2CON : LED24,LED25 */
+	ldr	r1, =0x11000000 /* D24:GPX2_6, D25:GPX2_7 */
+	str	r1, [r0]
+	
+	/* switch on LED22 */
+	ldr	r0, =0x11000C24 /* GPX1DAT */
+	ldr	r1, [r0]
+	bic	r1, r1, #0x40
+	orr	r1, r1, #0x80
+	str	r1, [r0]
+	ldr	r0, =0x11000C44 /* GPX2DAT */
+	ldr	r1, [r0]
+	orr	r1, r1, #0x40
+	orr	r1, r1, #0x80
+	str	r1, [r0]
+
 	bl	_main
 
 /*------------------------------------------------------------------------------*/
diff -ruN u-boot-2015.10/arch/arm/dts/exynos4412-x4412.dts u-boot-vexpress-a9/arch/arm/dts/exynos4412-x4412.dts
--- u-boot-2015.10/arch/arm/dts/exynos4412-x4412.dts	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/dts/exynos4412-x4412.dts	2021-01-06 12:31:03.183468779 +0800
@@ -0,0 +1,275 @@
+/*
+ * X4412 board device tree source
+ *
+ * Copyright (c) 2014 Samsung Electronics Co., Ltd.
+ *		http://www.samsung.com
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+/dts-v1/;
+#include "exynos4412.dtsi"
+
+/ {
+	model = "X4412 based on Exynos4412";
+	compatible = "samsung,x4412", "samsung,exynos4412";
+
+	chosen  {
+		stdout-path = "serial3";
+	};
+
+	aliases {
+		i2c0 = "/i2c@13860000";
+		i2c1 = "/i2c@13870000";
+		i2c2 = "/i2c@13880000";
+		i2c3 = "/i2c@13890000";
+		i2c4 = "/i2c@138a0000";
+		i2c5 = "/i2c@138b0000";
+		i2c6 = "/i2c@138c0000";
+		i2c7 = "/i2c@138d0000";
+		serial3 = "/serial@13830000";
+		console = "/serial@13830000"; /* Add by Wangyu 2018-09-27 */
+		/*console = "/serial@13810000";*/ /* Delete by Wangyu 2018-09-27 */
+		mmc2 = "sdhci@12530000";
+		mmc4 = "dwmmc@12550000";
+	};
+
+	i2c@13860000 {
+		samsung,i2c-sda-delay = <100>;
+		samsung,i2c-slave-addr = <0x10>;
+		samsung,i2c-max-bus-freq = <100000>;
+		status = "okay";
+
+		max77686_pmic@09 {
+			compatible = "maxim,max77686";
+			interrupts = <7 0>;
+			reg = <0x09 0 0>;
+			#clock-cells = <1>;
+
+			voltage-regulators {
+				ldo1_reg: LDO1 {
+					regulator-name = "VDD_ALIVE_1.0V";
+					regulator-min-microvolt = <1000000>;
+					regulator-max-microvolt = <1000000>;
+				};
+
+				ldo2_reg: LDO2 {
+					regulator-name = "VDDQ_VM1M2_1.2V";
+					regulator-min-microvolt = <1200000>;
+					regulator-max-microvolt = <1200000>;
+				};
+
+				ldo3_reg: LDO3 {
+					regulator-name = "VCC_1.8V_AP";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo4_reg: LDO4 {
+					regulator-name = "VDDQ_MMC2_2.8V";
+					regulator-min-microvolt = <2800000>;
+					regulator-max-microvolt = <2800000>;
+				};
+
+				ldo5_reg: LDO5 {
+					regulator-name = "VDDQ_MMC0/1/3_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo6_reg: LDO6 {
+					regulator-name = "VMPLL_1.0V";
+					regulator-min-microvolt = <1100000>;
+					regulator-max-microvolt = <1100000>;
+				};
+
+				ldo7_reg: LDO7 {
+					regulator-name = "VPLL_1.1V";
+					regulator-min-microvolt = <1100000>;
+					regulator-max-microvolt = <1100000>;
+				};
+
+				ldo8_reg: LDO8 {
+					regulator-name = "VDD_MIPI/HDMI_1.0V";
+					regulator-min-microvolt = <1000000>;
+					regulator-max-microvolt = <1000000>;
+				};
+
+				ldo10_reg: LDO10 {
+					regulator-name = "VDD_MIPI/HDMI_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo11_reg: LDO11 {
+					regulator-name = "VDD_ABB1_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo12_reg: LDO12 {
+					regulator-name = "VDD_UOTG_3.0V";
+					regulator-min-microvolt = <3000000>;
+					regulator-max-microvolt = <3000000>;
+				};
+
+				ldo13_reg: LDO13 {
+					regulator-name = "VDD_C2C_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo14_reg: LDO14 {
+					regulator-name = "VDD_ABB02_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo15_reg: LDO15 {
+					regulator-name = "VDD_HSIC/OTG_1.0V";
+					regulator-min-microvolt = <1000000>;
+					regulator-max-microvolt = <1000000>;
+				};
+
+				ldo16_reg: LDO16 {
+					regulator-name = "VDD_HSIC_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+				};
+
+				ldo17_reg: LDO17 {
+					regulator-name = "VDDQ_CAM_1.2V";
+					regulator-min-microvolt = <1200000>;
+					regulator-max-microvolt = <1200000>;
+				};
+
+				ldo20_reg: LDO20 {
+					regulator-name = "VDDQ_EMMC_1.8V";
+					regulator-min-microvolt = <1800000>;
+					regulator-max-microvolt = <1800000>;
+					regulator-always-on;
+					regulator-boot-on;
+				};
+
+				ldo21_reg: LDO21 {
+					regulator-name = "TFLASH_2.8V";
+					regulator-min-microvolt = <2800000>;
+					regulator-max-microvolt = <2800000>;
+					regulator-always-on;
+					regulator-boot-on;
+				};
+
+				ldo22_reg: LDO22 {
+					regulator-name = "VDDQ_EMMC_2.8V";
+					regulator-min-microvolt = <2800000>;
+					regulator-max-microvolt = <2800000>;
+					regulator-always-on;
+					regulator-boot-on;
+				};
+
+				ldo25_reg: LDO25 {
+					regulator-compatible = "LDO25";
+					regulator-name = "VDDQ_LCD_3.0V";
+					regulator-min-microvolt = <3000000>;
+					regulator-max-microvolt = <3000000>;
+				};
+
+				buck1_reg: BUCK1 {
+					regulator-name = "VDD_MIF_1.0V";
+					regulator-min-microvolt = <8500000>;
+					regulator-max-microvolt = <1100000>;
+				};
+
+				buck2_reg: BUCK2 {
+					regulator-name = "VDD_ARM_1.0V";
+					regulator-min-microvolt = <850000>;
+					regulator-max-microvolt = <1500000>;
+				};
+
+				buck3_reg: BUCK3 {
+					regulator-name = "VDD_INT_1.1V";
+					regulator-min-microvolt = <850000>;
+					regulator-max-microvolt = <1150000>;
+				};
+
+				buck4_reg: BUCK4 {
+					regulator-name = "VDD_G3D_1.0V";
+					regulator-min-microvolt = <850000>;
+					regulator-max-microvolt = <1150000>;
+				};
+
+				buck5_reg: BUCK5 {
+					regulator-name = "VDDQ_AP_1.2V";
+					regulator-min-microvolt = <1200000>;
+					regulator-max-microvolt = <1200000>;
+				};
+
+				buck6_reg: BUCK6 {
+					regulator-name = "VCC_INL1/7_1.35V";
+					regulator-min-microvolt = <1350000>;
+					regulator-max-microvolt = <1350000>;
+				};
+
+				buck7_reg: BUCK7 {
+					regulator-name = "VCC_INL2/3/5_2.0V";
+					regulator-min-microvolt = <2000000>;
+					regulator-max-microvolt = <2000000>;
+				};
+
+				buck8_reg: BUCK8 {
+					regulator-name = "VCC_P3V3_2.85V";
+					regulator-min-microvolt = <2850000>;
+					regulator-max-microvolt = <3300000>;
+				};
+			};
+		};
+	};
+
+	serial@13830000 {
+		status = "okay";
+	};
+
+	sdhci@12510000 {
+		status = "disabled";
+	};
+
+	sdhci@12520000 {
+		status = "disabled";
+	};
+
+	sdhci@12530000 {
+		samsung,bus-width = <4>;
+		samsung,timing = <1 2 3>;
+		cd-gpios = <&gpk2 2 0>;
+	};
+
+	sdhci@12540000 {
+		status = "disabled";
+	};
+
+	dwmmc@12550000 {
+		samsung,bus-width = <8>;
+		samsung,timing = <2 1 0>;
+		samsung,removable = <0>;
+		fifoth_val = <0x203f0040>;
+		bus_hz = <400000000>;
+		div = <0x3>;
+		index = <4>;
+	};
+
+	ehci@12580000 {
+		compatible = "samsung,exynos-ehci";
+		reg = <0x12580000 0x100>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		phy {
+			compatible = "samsung,exynos-usb-phy";
+			reg = <0x125B0000 0x100>;
+		};
+	};
+
+	emmc-reset {
+		compatible = "samsung,emmc-reset";
+		reset-gpio = <&gpk1 2 0>;
+	};
+};
diff -ruN u-boot-2015.10/arch/arm/dts/Makefile u-boot-vexpress-a9/arch/arm/dts/Makefile
--- u-boot-2015.10/arch/arm/dts/Makefile	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/dts/Makefile	2021-01-06 12:31:03.183468779 +0800
@@ -5,8 +5,8 @@
 	exynos4210-universal_c210.dtb \
 	exynos4210-trats.dtb \
 	exynos4412-trats2.dtb \
-	exynos4412-odroid.dtb
-
+	exynos4412-odroid.dtb \
+	exynos4412-x4412.dtb
 dtb-$(CONFIG_EXYNOS5) += exynos5250-arndale.dtb \
 	exynos5250-snow.dtb \
 	exynos5250-spring.dtb \
diff -ruN u-boot-2015.10/arch/arm/include/asm/mach-types.h u-boot-vexpress-a9/arch/arm/include/asm/mach-types.h
--- u-boot-2015.10/arch/arm/include/asm/mach-types.h	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/include/asm/mach-types.h	2021-01-06 12:31:03.183468779 +0800
@@ -1062,6 +1062,7 @@
 #define MACH_TYPE_MONCH                3453
 #define MACH_TYPE_CURACAO              3454
 #define MACH_TYPE_ORIGEN               3455
+#define MACH_TYPE_X4412                4608 // Add by Wangyu 2018-09-27
 #define MACH_TYPE_EPC10                3456
 #define MACH_TYPE_SGH_I740             3457
 #define MACH_TYPE_TUNA                 3458
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/clock_init_exynos4.c u-boot-vexpress-a9/arch/arm/mach-exynos/clock_init_exynos4.c
--- u-boot-2015.10/arch/arm/mach-exynos/clock_init_exynos4.c	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/clock_init_exynos4.c	2021-01-06 12:31:03.183468779 +0800
@@ -30,16 +30,282 @@
 #include <asm/arch/clk.h>
 #include <asm/arch/clock.h>
 #include "common_setup.h"
+#ifdef CONFIG_X4412
+#include "x4412_setup.h"
+#else
 #include "exynos4_setup.h"
-
+#endif
 /*
  * system_clock_init: Initialize core clock and bus clock.
  * void system_clock_init(void)
  */
 void system_clock_init(void)
 {
+#ifdef CONFIG_X4412
+	unsigned int set, clr, clr_src_cpu, clr_pll_con0, clr_src_dmc;
+	struct exynos4x12_clock *clk = (struct exynos4x12_clock *)
+		samsung_get_base_clock();
+
+	/*
+	 * CMU_CPU clocks src to MPLL
+	 * Bit values:	 	0  ; 1
+	 * MUX_APLL_SEL:	FIN_PLL   ; FOUT_APLL
+	 * MUX_CORE_SEL:	MOUT_APLL ; SCLK_MPLL
+	 * MUX_HPM_SEL:		MOUT_APLL ; SCLK_MPLL_USER_C
+	 * MUX_MPLL_USER_SEL_C: FIN_PLL   ; SCLK_MPLL
+	*/
+	clr_src_cpu = MUX_APLL_SEL(1) | MUX_CORE_SEL(1) |
+		MUX_HPM_SEL(1) | MUX_MPLL_USER_SEL_C(1);
+	set = MUX_APLL_SEL(0) | MUX_CORE_SEL(1) | MUX_HPM_SEL(1) |
+		MUX_MPLL_USER_SEL_C(1);
+
+	clrsetbits_le32(&clk->src_cpu, clr_src_cpu, set);
+
+	/* Wait for mux change */
+	while (readl(&clk->mux_stat_cpu) & MUX_STAT_CPU_CHANGING)
+		continue;
+
+	/* Set APLL to 1400MHz */
+	clr_pll_con0 = SDIV(7) | PDIV(63) | MDIV(1023) | FSEL(1);
+	set = SDIV(0x0) | PDIV(0x3) | MDIV(0xAF) | FSEL(1);
+
+	clrsetbits_le32(&clk->apll_con0, clr_pll_con0, set);
+
+	/* Wait for PLL to be locked */
+	while (!(readl(&clk->apll_con0) & PLL_LOCKED_BIT))
+		continue;
+
+	/* Set CMU_CPU clocks src to APLL */
+	set = MUX_APLL_SEL(1) | MUX_CORE_SEL(0) | MUX_HPM_SEL(0) |
+		MUX_MPLL_USER_SEL_C(1);
+	clrsetbits_le32(&clk->src_cpu, clr_src_cpu, set);
+
+	/* Wait for mux change */
+	while (readl(&clk->mux_stat_cpu) & MUX_STAT_CPU_CHANGING)
+		continue;
+
+	set = CORE_RATIO(0) | COREM0_RATIO(2) | COREM1_RATIO(5) |
+		PERIPH_RATIO(0) | ATB_RATIO(4) | PCLK_DBG_RATIO(1) |
+		APLL_RATIO(0) | CORE2_RATIO(0);
+	/*
+	 * Set dividers for MOUTcore = 1400 MHz
+	 * coreout 	= MOUT / (ratio + 1) = 1400 MHz (0)
+	 * corem0 	= armclk / (ratio + 1) = 466 MHz (2)
+	 * corem1 	= armclk / (ratio + 1) = 233 MHz (5)
+	 * periph 	= armclk / (ratio + 1) = 1400 MHz (0)
+	 * atbout 	= MOUT / (ratio + 1) = 280 MHz (4)
+	 * pclkdbgout 	= atbout / (ratio + 1) = 140 MHz (1)
+	 * sclkapll 	= MOUTapll / (ratio + 1) = 1400 MHz (0)
+	 * core2out 	= core_out / (ratio + 1) = 1400 MHz (0) (armclk)
+	*/
+	clr = CORE_RATIO(7) | COREM0_RATIO(7) | COREM1_RATIO(7) |
+		PERIPH_RATIO(7) | ATB_RATIO(7) | PCLK_DBG_RATIO(7) |
+		APLL_RATIO(7) | CORE2_RATIO(7);
+
+	clrsetbits_le32(&clk->div_cpu0, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_cpu0) & DIV_STAT_CPU0_CHANGING)
+		continue;
+
+	/*
+	 * For MOUThpm 	= 1400 MHz (MOUTapll)
+	 * doutcopy 	= MOUThpm / (ratio + 1) = 280 (4)
+	 * sclkhpm 	= doutcopy / (ratio + 1) = 280 (4)
+	 * cores_out 	= armclk / (ratio + 1) = 280 (4)
+	 */
+	clr = COPY_RATIO(7) | HPM_RATIO(7) | CORES_RATIO(7);
+	set = COPY_RATIO(4) | HPM_RATIO(4) | CORES_RATIO(4);
+
+	clrsetbits_le32(&clk->div_cpu1, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_cpu1) & DIV_STAT_CPU1_CHANGING)
+		continue;
+
+	/*
+	 * Set CMU_DMC clocks src to APLL
+	 * Bit values:	 	0  ; 1
+	 * MUX_C2C_SEL:	  	SCLKMPLL ; SCLKAPLL
+	 * MUX_DMC_BUS_SEL:  	SCLKMPLL ; SCLKAPLL
+	 * MUX_DPHY_SEL:	SCLKMPLL ; SCLKAPLL
+	 * MUX_MPLL_SEL:	FINPLL   ; MOUT_MPLL_FOUT
+	 * MUX_PWI_SEL:	  	0110 (MPLL); 0111 (EPLL); 1000 (VPLL); 0(XXTI)
+	 * MUX_G2D_ACP0_SEL: 	SCLKMPLL ; SCLKAPLL
+	 * MUX_G2D_ACP1_SEL: 	SCLKEPLL ; SCLKVPLL
+	 * MUX_G2D_ACP_SEL:  	OUT_ACP0 ; OUT_ACP1
+	*/
+	clr_src_dmc = MUX_C2C_SEL(1) | MUX_DMC_BUS_SEL(1) |
+		MUX_DPHY_SEL(1) | MUX_MPLL_SEL(1) |
+		MUX_PWI_SEL(15) | MUX_G2D_ACP0_SEL(1) |
+		MUX_G2D_ACP1_SEL(1) | MUX_G2D_ACP_SEL(1);
+	set = MUX_C2C_SEL(1) | MUX_DMC_BUS_SEL(1) | MUX_DPHY_SEL(1) |
+		MUX_MPLL_SEL(0) | MUX_PWI_SEL(0) | MUX_G2D_ACP0_SEL(1) |
+		MUX_G2D_ACP1_SEL(1) | MUX_G2D_ACP_SEL(1);
+
+	clrsetbits_le32(&clk->src_dmc, clr_src_dmc, set);
+
+	/* Wait for mux change */
+	while (readl(&clk->mux_stat_dmc) & MUX_STAT_DMC_CHANGING)
+		continue;
+
+	/* Set MPLL to 800MHz */
+	set = SDIV(0) | PDIV(3) | MDIV(100) | FSEL(0) | PLL_ENABLE(1);
+
+	clrsetbits_le32(&clk->mpll_con0, clr_pll_con0, set);
+
+	/* Wait for PLL to be locked */
+	while (!(readl(&clk->mpll_con0) & PLL_LOCKED_BIT))
+		continue;
+
+	/* Switch back CMU_DMC mux */
+	set = MUX_C2C_SEL(0) | MUX_DMC_BUS_SEL(0) | MUX_DPHY_SEL(0) |
+		MUX_MPLL_SEL(1) | MUX_PWI_SEL(6) | MUX_G2D_ACP0_SEL(0) |
+		MUX_G2D_ACP1_SEL(0) | MUX_G2D_ACP_SEL(0);
+
+	clrsetbits_le32(&clk->src_dmc, clr_src_dmc, set);
+
+	/* Wait for mux change */
+	while (readl(&clk->mux_stat_dmc) & MUX_STAT_DMC_CHANGING)
+		continue;
+
+	/* CLK_DIV_DMC0 */
+	clr = ACP_RATIO(7) | ACP_PCLK_RATIO(7) | DPHY_RATIO(7) |
+		DMC_RATIO(7) | DMCD_RATIO(7) | DMCP_RATIO(7);
+	/*
+	 * For:
+	 * MOUTdmc 	= 800 MHz
+	 * MOUTdphy 	= 800 MHz
+	 *
+	 * aclk_acp 	= MOUTdmc / (ratio + 1) = 200 (3)
+	 * pclk_acp 	= aclk_acp / (ratio + 1) = 100 (1)
+	 * sclk_dphy 	= MOUTdphy / (ratio + 1) = 400 (1)
+	 * sclk_dmc 	= MOUTdmc / (ratio + 1) = 400 (1)
+	 * aclk_dmcd 	= sclk_dmc / (ratio + 1) = 200 (1)
+	 * aclk_dmcp 	= aclk_dmcd / (ratio + 1) = 100 (1)
+	 */
+	set = ACP_RATIO(3) | ACP_PCLK_RATIO(1) | DPHY_RATIO(1) |
+		DMC_RATIO(1) | DMCD_RATIO(1) | DMCP_RATIO(1);
+
+	clrsetbits_le32(&clk->div_dmc0, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_dmc0) & DIV_STAT_DMC0_CHANGING)
+		continue;
+
+	/* CLK_DIV_DMC1 */
+	clr = G2D_ACP_RATIO(15) | C2C_RATIO(7) | PWI_RATIO(15) |
+		C2C_ACLK_RATIO(7) | DVSEM_RATIO(127) | DPM_RATIO(127);
+	/*
+	 * For:
+	 * MOUTg2d 	= 800 MHz
+	 * MOUTc2c 	= 800 Mhz
+	 * MOUTpwi 	= 800 MHz
+	 *
+	 * sclk_g2d_acp = MOUTg2d / (ratio + 1) = 200 (3)
+	 * sclk_c2c 	= MOUTc2c / (ratio + 1) = 400 (1)
+	 * aclk_c2c 	= sclk_c2c / (ratio + 1) = 200 (1)
+	 * sclk_pwi 	= MOUTpwi / (ratio + 1) = 100 (7)
+	 */
+	set = G2D_ACP_RATIO(3) | C2C_RATIO(1) | PWI_RATIO(7) |
+		C2C_ACLK_RATIO(1) | DVSEM_RATIO(1) | DPM_RATIO(1);
+
+	clrsetbits_le32(&clk->div_dmc1, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_dmc1) & DIV_STAT_DMC1_CHANGING)
+		continue;
+
+	/* CLK_SRC_PERIL0 */
+	clr = UART0_SEL(15) | UART1_SEL(15) | UART2_SEL(15) |
+		UART3_SEL(15) | UART4_SEL(15);
+	/*
+	 * Set CLK_SRC_PERIL0 clocks src to MPLL
+	 * src values:	0(XXTI); 1(XusbXTI); 2(SCLK_HDMI24M); 3(SCLK_USBPHY0);
+	 *		5(SCLK_HDMIPHY); 6(SCLK_MPLL_USER_T); 7(SCLK_EPLL);
+	 *		8(SCLK_VPLL)
+	 *
+	 * Set all to SCLK_MPLL_USER_T
+	 */
+	set = UART0_SEL(6) | UART1_SEL(6) | UART2_SEL(6) | UART3_SEL(6) |
+		UART4_SEL(6);
+
+	clrsetbits_le32(&clk->src_peril0, clr, set);
+
+	/* CLK_DIV_PERIL0 */
+	clr = UART0_RATIO(15) | UART1_RATIO(15) | UART2_RATIO(15) |
+		UART3_RATIO(15) | UART4_RATIO(15);
+	/*
+	 * For MOUTuart0-4: 800MHz
+	 *
+	 * SCLK_UARTx = MOUTuartX / (ratio + 1) = 100 (7)
+	*/
+	set = UART0_RATIO(7) | UART1_RATIO(7) | UART2_RATIO(7) |
+		UART3_RATIO(7) | UART4_RATIO(7);
+
+	clrsetbits_le32(&clk->div_peril0, clr, set);
+
+	while (readl(&clk->div_stat_peril0) & DIV_STAT_PERIL0_CHANGING)
+		continue;
+
+	/* CLK_DIV_FSYS1 */
+	clr = MMC0_RATIO(15) | MMC0_PRE_RATIO(255) | MMC1_RATIO(15) |
+		MMC1_PRE_RATIO(255);
+	/*
+	 * For MOUTmmc0-3 = 800 MHz (MPLL)
+	 *
+	 * DOUTmmc1 	= MOUTmmc1 / (ratio + 1) = 100 (7)
+	 * sclk_mmc1 	= DOUTmmc1 / (ratio + 1) = 50 (1)
+	 * DOUTmmc0 	= MOUTmmc0 / (ratio + 1) = 100 (7)
+	 * sclk_mmc0 	= DOUTmmc0 / (ratio + 1) = 50 (1)
+	*/
+	set = MMC0_RATIO(7) | MMC0_PRE_RATIO(1) | MMC1_RATIO(7) |
+		MMC1_PRE_RATIO(1);
+
+	clrsetbits_le32(&clk->div_fsys1, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_fsys1) & DIV_STAT_FSYS1_CHANGING)
+		continue;
+
+	/* CLK_DIV_FSYS2 */
+	clr = MMC2_RATIO(15) | MMC2_PRE_RATIO(255) | MMC3_RATIO(15) |
+		MMC3_PRE_RATIO(255);
+	/*
+	 * For MOUTmmc0-3 = 800 MHz (MPLL)
+	 *
+	 * DOUTmmc3 	= MOUTmmc3 / (ratio + 1) = 100 (7)
+	 * sclk_mmc3 	= DOUTmmc3 / (ratio + 1) = 50 (1)
+	 * DOUTmmc2 	= MOUTmmc2 / (ratio + 1) = 100 (7)
+	 * sclk_mmc2 	= DOUTmmc2 / (ratio + 1) = 20 (4)
+	*/
+	set = MMC2_RATIO(7) | MMC2_PRE_RATIO(4) | MMC3_RATIO(7) |
+		MMC3_PRE_RATIO(1);
+
+	clrsetbits_le32(&clk->div_fsys2, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_fsys2) & DIV_STAT_FSYS2_CHANGING)
+		continue;
+
+	/* CLK_DIV_FSYS3 */
+	clr = MMC4_RATIO(15) | MMC4_PRE_RATIO(255);
+	/*
+	 * For MOUTmmc4 = 800 MHz (MPLL)
+	 *
+	 * DOUTmmc4 	= MOUTmmc4 / (ratio + 1) = 100 (7)
+	 * sclk_mmc4 	= DOUTmmc4 / (ratio + 1) = 100 (0)
+	*/
+	set = MMC4_RATIO(7) | MMC4_PRE_RATIO(0);
+
+	clrsetbits_le32(&clk->div_fsys3, clr, set);
+
+	/* Wait for divider ready status */
+	while (readl(&clk->div_stat_fsys3) & DIV_STAT_FSYS3_CHANGING)
+		continue;
+#else
 	struct exynos4_clock *clk =
-			(struct exynos4_clock *)samsung_get_base_clock();
+		(struct exynos4_clock *)samsung_get_base_clock();
 
 	writel(CLK_SRC_CPU_VAL, &clk->src_cpu);
 
@@ -91,4 +357,5 @@
 	writel(VPLL_CON0_VAL, &clk->vpll_con0);
 
 	sdelay(0x30000);
+#endif
 }
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/dmc_init_exynos4.c u-boot-vexpress-a9/arch/arm/mach-exynos/dmc_init_exynos4.c
--- u-boot-2015.10/arch/arm/mach-exynos/dmc_init_exynos4.c	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/dmc_init_exynos4.c	2021-01-06 12:31:03.187468821 +0800
@@ -28,6 +28,28 @@
 #include "common_setup.h"
 #include "exynos4_setup.h"
 
+#ifdef CONFIG_X4412
+struct mem_timings mem = {
+	.direct_cmd_msr = {
+		DIRECT_CMD1, DIRECT_CMD2, DIRECT_CMD3, DIRECT_CMD4
+	},
+	.timingref = 0x000000BB,
+	.timingrow = 0x4046654f,
+	.timingdata = 0x46400506,
+	.timingpower = 0x52000A3C,
+	.zqcontrol = 0xE3854C03,
+	.control0 = 0x71101008,
+	.control1 = 0xE0000086,
+	.control2 = 0x00000000,
+	.concontrol = 0x0FFF301A,
+	.prechconfig = 0xFF000000,
+	.memcontrol = 0x00302640,
+	.memconfig0 = 0x40C01323,
+	.memconfig1 = 0x60C00323, /* not use */
+	.dll_resync = FORCE_DLL_RESYNC,
+	.dll_on = DLL_CONTROL_ON,
+};
+#else
 struct mem_timings mem = {
 	.direct_cmd_msr = {
 		DIRECT_CMD1, DIRECT_CMD2, DIRECT_CMD3, DIRECT_CMD4
@@ -48,6 +70,8 @@
 	.dll_resync = FORCE_DLL_RESYNC,
 	.dll_on = DLL_CONTROL_ON,
 };
+#endif
+
 static void phy_control_reset(int ctrl_no, struct exynos4_dmc *dmc)
 {
 	if (ctrl_no) {
@@ -113,8 +137,8 @@
 	writel(mem.concontrol, &dmc->concontrol);
 
 	/*
-	 * Memor Burst length: 8
-	 * Number of chips: 2
+	 * Memory Burst length: 8
+	 * Number of chips: 1
 	 * Memory Bus width: 32 bit
 	 * Memory Type: DDR3
 	 * Additional Latancy for PLL: 1 Cycle
@@ -122,7 +146,13 @@
 	writel(mem.memcontrol, &dmc->memcontrol);
 
 	writel(mem.memconfig0, &dmc->memconfig0);
-	writel(mem.memconfig1, &dmc->memconfig1);
+	/* MEMCONFIG1 is not used */
+	/*writel(mem.memconfig1, &dmc->memconfig1);*/
+
+#ifdef CONFIG_X4412
+	/* Memory channel interleaving size = 512 byte */
+	writel(0x80000009, &dmc->ivcontrol);
+#endif
 
 	/* Config Precharge Policy */
 	writel(mem.prechconfig, &dmc->prechconfig);
@@ -175,6 +205,7 @@
 	 * 0: full_sync
 	 */
 	writel(1, ASYNC_CONFIG);
+#ifndef CONFIG_X4412
 #ifdef CONFIG_ORIGEN
 	/* Interleave: 2Bit, Interleave_bit1: 0x15, Interleave_bit0: 0x7 */
 	writel(APB_SFR_INTERLEAVE_CONF_VAL, EXYNOS4_MIU_BASE +
@@ -204,6 +235,7 @@
 		ABP_SFR_SLV_ADDRMAP_CONF_OFFSET);
 #endif
 #endif
+#endif
 	/* DREX0 */
 	dmc = (struct exynos4_dmc *)samsung_get_base_dmc_ctrl();
 	dmc_init(dmc);
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/Kconfig u-boot-vexpress-a9/arch/arm/mach-exynos/Kconfig
--- u-boot-2015.10/arch/arm/mach-exynos/Kconfig	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/Kconfig	2021-01-06 12:31:03.187468821 +0800
@@ -19,6 +19,10 @@
 	bool "Exynos4412 Origen board"
 	select SUPPORT_SPL
 
+config TARGET_X4412
+	bool "Exynos4412 X4412 board"
+	select SUPPORT_SPL
+
 config TARGET_TRATS2
 	bool "Exynos4412 Trat2 board"
 
@@ -76,6 +80,7 @@
 source "board/samsung/trats/Kconfig"
 source "board/samsung/universal_c210/Kconfig"
 source "board/samsung/origen/Kconfig"
+source "board/samsung/x4412/Kconfig"
 source "board/samsung/trats2/Kconfig"
 source "board/samsung/odroid/Kconfig"
 source "board/samsung/arndale/Kconfig"
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/lowlevel_init.c u-boot-vexpress-a9/arch/arm/mach-exynos/lowlevel_init.c
--- u-boot-2015.10/arch/arm/mach-exynos/lowlevel_init.c	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/lowlevel_init.c	2021-01-06 12:31:03.187468821 +0800
@@ -219,8 +219,9 @@
 		exynos_pinmux_config(PERIPH_ID_UART3, PINMUX_FLAG_NONE);
 		debug_uart_init();
 #endif
-		mem_ctrl_init(actions & DO_MEM_RESET);
-		tzpc_init();
+		mem_ctrl_init(actions & DO_MEM_RESET);		
+		/* Delete tzpc_init function for jumping u-bbot from spl */
+		/*tzpc_init();*/
 	}
 
 	return actions & DO_WAKEUP;
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/Makefile u-boot-vexpress-a9/arch/arm/mach-exynos/Makefile
--- u-boot-2015.10/arch/arm/mach-exynos/Makefile	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/Makefile	2021-01-06 12:31:03.187468821 +0800
@@ -12,7 +12,10 @@
 ifdef CONFIG_SPL_BUILD
 obj-$(CONFIG_EXYNOS5)	+= clock_init_exynos5.o
 obj-$(CONFIG_EXYNOS5)	+= dmc_common.o dmc_init_ddr3.o
-obj-$(CONFIG_EXYNOS4210)+= dmc_init_exynos4.o clock_init_exynos4.o
+#obj-$(CONFIG_EXYNOS4210)+= dmc_init_exynos4.o clock_init_exynos4.o
+ifneq (,$(filter y, $(CONFIG_EXYNOS4210) $(CONFIG_X4412)))
+obj-y	+= dmc_init_exynos4.o clock_init_exynos4.o
+endif
 obj-y	+= spl_boot.o
 obj-y	+= lowlevel_init.o
 endif
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/spl_boot.c u-boot-vexpress-a9/arch/arm/mach-exynos/spl_boot.c
--- u-boot-2015.10/arch/arm/mach-exynos/spl_boot.c	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/spl_boot.c	2021-01-06 12:31:03.187468821 +0800
@@ -185,7 +185,7 @@
 {
 	unsigned int bootmode = BOOT_MODE_OM;
 
-	u32 (*copy_bl2)(u32 offset, u32 nblock, u32 dst) = NULL;
+	u32 (*copy_uboot)(u32 offset, u32 nblock, u32 dst) = NULL;
 	u32 offset = 0, size = 0;
 #ifdef CONFIG_SPI_BOOTING
 	struct spl_machine_param *param = spl_get_machine_params();
@@ -222,9 +222,9 @@
 		break;
 #endif
 	case BOOT_MODE_SD:
-		offset = BL2_START_OFFSET;
-		size = BL2_SIZE_BLOC_COUNT;
-		copy_bl2 = get_irom_func(MMC_INDEX);
+		offset = UBOOT_START_OFFSET;
+		size = UBOOT_SIZE_BLOC_COUNT;
+		copy_uboot = get_irom_func(MMC_INDEX);
 		break;
 #ifdef CONFIG_SUPPORT_EMMC_BOOT
 	case BOOT_MODE_EMMC:
@@ -254,8 +254,8 @@
 		break;
 	}
 
-	if (copy_bl2)
-		copy_bl2(offset, size, CONFIG_SYS_TEXT_BASE);
+	if (copy_uboot)
+		copy_uboot(offset, size, CONFIG_SYS_TEXT_BASE);
 }
 
 void memzero(void *s, size_t n)
diff -ruN u-boot-2015.10/arch/arm/mach-exynos/x4412_setup.h u-boot-vexpress-a9/arch/arm/mach-exynos/x4412_setup.h
--- u-boot-2015.10/arch/arm/mach-exynos/x4412_setup.h	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/arch/arm/mach-exynos/x4412_setup.h	2021-01-06 12:31:03.187468821 +0800
@@ -0,0 +1,227 @@
+/*
+ * Copyright (C) 2014 Samsung Electronics
+ * Przemyslaw Marczak <p.marczak@samsung.com>
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#ifndef __X4412_SETUP__
+#define __X4412_SETUP__
+
+/* A/M PLL_CON0 */
+#define SDIV(x)			((x) & 0x7)
+#define PDIV(x)			(((x) & 0x3f) << 8)
+#define MDIV(x)			(((x) & 0x3ff) << 16)
+#define FSEL(x)			(((x) & 0x1) << 27)
+#define PLL_LOCKED_BIT		(0x1 << 29)
+#define PLL_ENABLE(x)		(((x) & 0x1) << 31)
+
+/* CLK_SRC_CPU */
+#define MUX_APLL_SEL(x)		((x) & 0x1)
+#define MUX_CORE_SEL(x)		(((x) & 0x1) << 16)
+#define MUX_HPM_SEL(x)		(((x) & 0x1) << 20)
+#define MUX_MPLL_USER_SEL_C(x)  (((x) & 0x1) << 24)
+
+#define MUX_STAT_CHANGING	0x100
+
+/* CLK_MUX_STAT_CPU */
+#define APLL_SEL(x)		((x) & 0x7)
+#define CORE_SEL(x)		(((x) & 0x7) << 16)
+#define HPM_SEL(x)		(((x) & 0x7) << 20)
+#define MPLL_USER_SEL_C(x)	(((x) & 0x7) << 24)
+#define MUX_STAT_CPU_CHANGING   (APLL_SEL(MUX_STAT_CHANGING) | \
+				CORE_SEL(MUX_STAT_CHANGING) | \
+				HPM_SEL(MUX_STAT_CHANGING) | \
+				MPLL_USER_SEL_C(MUX_STAT_CHANGING))
+
+/* CLK_DIV_CPU0 */
+#define CORE_RATIO(x)		((x) & 0x7)
+#define COREM0_RATIO(x)		(((x) & 0x7) << 4)
+#define COREM1_RATIO(x)		(((x) & 0x7) << 8)
+#define PERIPH_RATIO(x)		(((x) & 0x7) << 12)
+#define ATB_RATIO(x)		(((x) & 0x7) << 16)
+#define PCLK_DBG_RATIO(x)	(((x) & 0x7) << 20)
+#define APLL_RATIO(x)		(((x) & 0x7) << 24)
+#define CORE2_RATIO(x)		(((x) & 0x7) << 28)
+
+/* CLK_DIV_STAT_CPU0 */
+#define DIV_CORE(x)		((x) & 0x1)
+#define DIV_COREM0(x)		(((x) & 0x1) << 4)
+#define DIV_COREM1(x)		(((x) & 0x1) << 8)
+#define DIV_PERIPH(x)		(((x) & 0x1) << 12)
+#define DIV_ATB(x)		(((x) & 0x1) << 16)
+#define DIV_PCLK_DBG(x)		(((x) & 0x1) << 20)
+#define DIV_APLL(x)		(((x) & 0x1) << 24)
+#define DIV_CORE2(x)		(((x) & 0x1) << 28)
+
+#define DIV_STAT_CHANGING	0x1
+#define DIV_STAT_CPU0_CHANGING  (DIV_CORE(DIV_STAT_CHANGING) | \
+				DIV_COREM0(DIV_STAT_CHANGING) | \
+				DIV_COREM1(DIV_STAT_CHANGING) | \
+				DIV_PERIPH(DIV_STAT_CHANGING) | \
+				DIV_ATB(DIV_STAT_CHANGING) | \
+				DIV_PCLK_DBG(DIV_STAT_CHANGING) | \
+				DIV_APLL(DIV_STAT_CHANGING) | \
+				DIV_CORE2(DIV_STAT_CHANGING))
+
+/* CLK_DIV_CPU1 */
+#define COPY_RATIO(x)		((x) & 0x7)
+#define HPM_RATIO(x)		(((x) & 0x7) << 4)
+#define CORES_RATIO(x)		(((x) & 0x7) << 8)
+
+/* CLK_DIV_STAT_CPU1 */
+#define DIV_COPY(x)		((x) & 0x7)
+#define DIV_HPM(x)		(((x) & 0x1) << 4)
+#define DIV_CORES(x)		(((x) & 0x1) << 8)
+
+#define DIV_STAT_CPU1_CHANGING	(DIV_COPY(DIV_STAT_CHANGING) | \
+				DIV_HPM(DIV_STAT_CHANGING) | \
+				DIV_CORES(DIV_STAT_CHANGING))
+
+/* CLK_SRC_DMC */
+#define MUX_C2C_SEL(x)		((x) & 0x1)
+#define MUX_DMC_BUS_SEL(x)	(((x) & 0x1) << 4)
+#define MUX_DPHY_SEL(x)		(((x) & 0x1) << 8)
+#define MUX_MPLL_SEL(x)		(((x) & 0x1) << 12)
+#define MUX_PWI_SEL(x)		(((x) & 0xf) << 16)
+#define MUX_G2D_ACP0_SEL(x)	(((x) & 0x1) << 20)
+#define MUX_G2D_ACP1_SEL(x)	(((x) & 0x1) << 24)
+#define MUX_G2D_ACP_SEL(x)	(((x) & 0x1) << 28)
+
+/* CLK_MUX_STAT_DMC */
+#define C2C_SEL(x)		(((x)) & 0x7)
+#define DMC_BUS_SEL(x)		(((x) & 0x7) << 4)
+#define DPHY_SEL(x)		(((x) & 0x7) << 8)
+#define MPLL_SEL(x)		(((x) & 0x7) << 12)
+/* #define PWI_SEL(x)		(((x) & 0xf) << 16)  - Reserved */
+#define G2D_ACP0_SEL(x)		(((x) & 0x7) << 20)
+#define G2D_ACP1_SEL(x)		(((x) & 0x7) << 24)
+#define G2D_ACP_SEL(x)		(((x) & 0x7) << 28)
+
+#define MUX_STAT_DMC_CHANGING	(C2C_SEL(MUX_STAT_CHANGING) | \
+				DMC_BUS_SEL(MUX_STAT_CHANGING) | \
+				DPHY_SEL(MUX_STAT_CHANGING) | \
+				MPLL_SEL(MUX_STAT_CHANGING) |\
+				G2D_ACP0_SEL(MUX_STAT_CHANGING) | \
+				G2D_ACP1_SEL(MUX_STAT_CHANGING) | \
+				G2D_ACP_SEL(MUX_STAT_CHANGING))
+
+/* CLK_DIV_DMC0 */
+#define ACP_RATIO(x)		((x) & 0x7)
+#define ACP_PCLK_RATIO(x)	(((x) & 0x7) << 4)
+#define DPHY_RATIO(x)		(((x) & 0x7) << 8)
+#define DMC_RATIO(x)		(((x) & 0x7) << 12)
+#define DMCD_RATIO(x)		(((x) & 0x7) << 16)
+#define DMCP_RATIO(x)		(((x) & 0x7) << 20)
+
+/* CLK_DIV_STAT_DMC0 */
+#define DIV_ACP(x)		((x) & 0x1)
+#define DIV_ACP_PCLK(x)		(((x) & 0x1) << 4)
+#define DIV_DPHY(x)		(((x) & 0x1) << 8)
+#define DIV_DMC(x)		(((x) & 0x1) << 12)
+#define DIV_DMCD(x)		(((x) & 0x1) << 16)
+#define DIV_DMCP(x)		(((x) & 0x1) << 20)
+
+#define DIV_STAT_DMC0_CHANGING	(DIV_ACP(DIV_STAT_CHANGING) | \
+				DIV_ACP_PCLK(DIV_STAT_CHANGING) | \
+				DIV_DPHY(DIV_STAT_CHANGING) | \
+				DIV_DMC(DIV_STAT_CHANGING) | \
+				DIV_DMCD(DIV_STAT_CHANGING) | \
+				DIV_DMCP(DIV_STAT_CHANGING))
+
+/* CLK_DIV_DMC1 */
+#define G2D_ACP_RATIO(x)	((x) & 0xf)
+#define C2C_RATIO(x)		(((x) & 0x7) << 4)
+#define PWI_RATIO(x)		(((x) & 0xf) << 8)
+#define C2C_ACLK_RATIO(x)	(((x) & 0x7) << 12)
+#define DVSEM_RATIO(x)		(((x) & 0x7f) << 16)
+#define DPM_RATIO(x)		(((x) & 0x7f) << 24)
+
+/* CLK_DIV_STAT_DMC1 */
+#define DIV_G2D_ACP(x)		((x) & 0x1)
+#define DIV_C2C(x)		(((x) & 0x1) << 4)
+#define DIV_PWI(x)		(((x) & 0x1) << 8)
+#define DIV_C2C_ACLK(x)		(((x) & 0x1) << 12)
+#define DIV_DVSEM(x)		(((x) & 0x1) << 16)
+#define DIV_DPM(x)		(((x) & 0x1) << 24)
+
+#define DIV_STAT_DMC1_CHANGING	(DIV_G2D_ACP(DIV_STAT_CHANGING) | \
+				DIV_C2C(DIV_STAT_CHANGING) | \
+				DIV_PWI(DIV_STAT_CHANGING) | \
+				DIV_C2C_ACLK(DIV_STAT_CHANGING) | \
+				DIV_DVSEM(DIV_STAT_CHANGING) | \
+				DIV_DPM(DIV_STAT_CHANGING))
+
+/* Set CLK_SRC_PERIL0 */
+#define UART4_SEL(x)		(((x) & 0xf) << 16)
+#define UART3_SEL(x)		(((x) & 0xf) << 12)
+#define UART2_SEL(x)		(((x) & 0xf) << 8)
+#define UART1_SEL(x)		(((x) & 0xf) << 4)
+#define UART0_SEL(x)		((x) & 0xf)
+
+/* Set CLK_DIV_PERIL0 */
+#define UART4_RATIO(x)		(((x) & 0xf) << 16)
+#define UART3_RATIO(x)		(((x) & 0xf) << 12)
+#define UART2_RATIO(x)		(((x) & 0xf) << 8)
+#define UART1_RATIO(x)		(((x) & 0xf) << 4)
+#define UART0_RATIO(x)		((x) & 0xf)
+
+/* Set CLK_DIV_STAT_PERIL0 */
+#define DIV_UART4(x)		(((x) & 0x1) << 16)
+#define DIV_UART3(x)		(((x) & 0x1) << 12)
+#define DIV_UART2(x)		(((x) & 0x1) << 8)
+#define DIV_UART1(x)		(((x) & 0x1) << 4)
+#define DIV_UART0(x)		((x) & 0x1)
+
+#define DIV_STAT_PERIL0_CHANGING	(DIV_UART4(DIV_STAT_CHANGING) | \
+					DIV_UART3(DIV_STAT_CHANGING) | \
+					DIV_UART2(DIV_STAT_CHANGING) | \
+					DIV_UART1(DIV_STAT_CHANGING) | \
+					DIV_UART0(DIV_STAT_CHANGING))
+
+/* CLK_DIV_FSYS1 */
+#define MMC0_RATIO(x)		((x) & 0xf)
+#define MMC0_PRE_RATIO(x)	(((x) & 0xff) << 8)
+#define MMC1_RATIO(x)		(((x) & 0xf) << 16)
+#define MMC1_PRE_RATIO(x)	(((x) & 0xff) << 24)
+
+/* CLK_DIV_STAT_FSYS1 */
+#define DIV_MMC0(x)		((x) & 1)
+#define DIV_MMC0_PRE(x)		(((x) & 1) << 8)
+#define DIV_MMC1(x)		(((x) & 1) << 16)
+#define DIV_MMC1_PRE(x)		(((x) & 1) << 24)
+
+#define DIV_STAT_FSYS1_CHANGING	(DIV_MMC0(DIV_STAT_CHANGING) | \
+				DIV_MMC0_PRE(DIV_STAT_CHANGING) | \
+				DIV_MMC1(DIV_STAT_CHANGING) | \
+				DIV_MMC1_PRE(DIV_STAT_CHANGING))
+
+/* CLK_DIV_FSYS2 */
+#define MMC2_RATIO(x)		((x) & 0xf)
+#define MMC2_PRE_RATIO(x)	(((x) & 0xff) << 8)
+#define MMC3_RATIO(x)		(((x) & 0xf) << 16)
+#define MMC3_PRE_RATIO(x)	(((x) & 0xff) << 24)
+
+/* CLK_DIV_STAT_FSYS2 */
+#define DIV_MMC2(x)		((x) & 0x1)
+#define DIV_MMC2_PRE(x)		(((x) & 0x1) << 8)
+#define DIV_MMC3(x)		(((x) & 0x1) << 16)
+#define DIV_MMC3_PRE(x)		(((x) & 0x1) << 24)
+
+#define DIV_STAT_FSYS2_CHANGING	(DIV_MMC2(DIV_STAT_CHANGING) | \
+				DIV_MMC2_PRE(DIV_STAT_CHANGING) | \
+				DIV_MMC3(DIV_STAT_CHANGING) | \
+				DIV_MMC3_PRE(DIV_STAT_CHANGING))
+
+/* CLK_DIV_FSYS3 */
+#define MMC4_RATIO(x)		((x) & 0x7)
+#define MMC4_PRE_RATIO(x)	(((x) & 0xff) << 8)
+
+/* CLK_DIV_STAT_FSYS3 */
+#define DIV_MMC4(x)		((x) & 0x1)
+#define DIV_MMC4_PRE(x)		(((x) & 0x1) << 8)
+
+#define DIV_STAT_FSYS3_CHANGING	(DIV_MMC4(DIV_STAT_CHANGING) | \
+				DIV_MMC4_PRE(DIV_STAT_CHANGING))
+
+#endif /*__X4412_SETUP__ */
diff -ruN u-boot-2015.10/board/samsung/x4412/Kconfig u-boot-vexpress-a9/board/samsung/x4412/Kconfig
--- u-boot-2015.10/board/samsung/x4412/Kconfig	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/board/samsung/x4412/Kconfig	2021-01-06 12:31:03.187468821 +0800
@@ -0,0 +1,12 @@
+if TARGET_X4412
+
+config SYS_BOARD
+	default "x4412"
+
+config SYS_VENDOR
+	default "samsung"
+
+config SYS_CONFIG_NAME
+	default "x4412"
+
+endif
diff -ruN u-boot-2015.10/board/samsung/x4412/Makefile u-boot-vexpress-a9/board/samsung/x4412/Makefile
--- u-boot-2015.10/board/samsung/x4412/Makefile	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/board/samsung/x4412/Makefile	2021-01-06 12:31:03.187468821 +0800
@@ -0,0 +1,12 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+ifdef CONFIG_SPL_BUILD
+# necessary to create built-in.o
+obj- := __dummy__.o
+else
+obj-y	+= x4412.o
+endif
diff -ruN u-boot-2015.10/board/samsung/x4412/x4412.c u-boot-vexpress-a9/board/samsung/x4412/x4412.c
--- u-boot-2015.10/board/samsung/x4412/x4412.c	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/board/samsung/x4412/x4412.c	2021-01-06 12:31:03.187468821 +0800
@@ -0,0 +1,38 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/gpio.h>
+#include <asm/arch/cpu.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/periph.h>
+#include <asm/arch/pinmux.h>
+#include <usb.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+u32 get_board_rev(void)
+{
+	return 0;
+}
+
+int exynos_init(void)
+{
+	return 0;
+}
+
+int board_usb_init(int index, enum usb_init_type init)
+{
+	return 0;
+}
+
+#ifdef CONFIG_BOARD_EARLY_INIT_F
+int exynos_early_init_f(void)
+{
+	return 0;
+}
+#endif
diff -ruN u-boot-2015.10/configs/x4412_defconfig u-boot-vexpress-a9/configs/x4412_defconfig
--- u-boot-2015.10/configs/x4412_defconfig	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/configs/x4412_defconfig	2021-01-06 12:31:03.191468863 +0800
@@ -0,0 +1,16 @@
+CONFIG_ARM=y
+CONFIG_ARCH_EXYNOS=y
+CONFIG_TARGET_X4412=y
+CONFIG_DEFAULT_DEVICE_TREE="exynos4412-x4412"
+CONFIG_SPL=y
+CONFIG_SYS_PROMPT="X4412 # "
+CONFIG_OF_EMBED=y
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_XIMG is not set
+# CONFIG_CMD_FPGA is not set
+# CONFIG_CMD_NET is not set
+# CONFIG_CMD_NFS is not set
+# CONFIG_CMD_MISC is not set
+CONFIG_OF_CONTROL=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
diff -ruN u-boot-2015.10/drivers/serial/serial_s5p.c u-boot-vexpress-a9/drivers/serial/serial_s5p.c
--- u-boot-2015.10/drivers/serial/serial_s5p.c	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/drivers/serial/serial_s5p.c	2021-01-06 12:31:03.191468863 +0800
@@ -62,12 +62,14 @@
 static void __maybe_unused s5p_serial_init(struct s5p_uart *uart)
 {
 	/* enable FIFOs, auto clear Rx FIFO */
-	writel(0x3, &uart->ufcon);
+	/*writel(0x3, &uart->ufcon);*/
+	writel(0x111, &uart->ufcon);
 	writel(0, &uart->umcon);
 	/* 8N1 */
 	writel(0x3, &uart->ulcon);
 	/* No interrupts, no DMA, pure polling */
-	writel(0x245, &uart->ucon);
+	/*writel(0x245, &uart->ucon);*/
+	writel(0x3c5, &uart->ucon);
 }
 
 static void __maybe_unused s5p_serial_baud(struct s5p_uart *uart, uint uclk,
diff -ruN u-boot-2015.10/include/configs/x4412.h u-boot-vexpress-a9/include/configs/x4412.h
--- u-boot-2015.10/include/configs/x4412.h	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/include/configs/x4412.h	2021-01-06 12:31:03.191468863 +0800
@@ -0,0 +1,137 @@
+/* Copyright (C) 2011 Samsung Electronics
+ *
+ * Configuration settings for the SAMSUNG X4412 (EXYNOS4412) board.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ * Add by Wang.Yu 2018-09-26.
+ */
+
+#ifndef __CONFIG_X4412_H
+#define __CONFIG_X4412_H
+
+#include <configs/exynos4-common.h>
+
+/* High Level Configuration Options */
+#define CONFIG_X4412			1
+
+#define CONFIG_SPL_SERIAL_SUPPORT
+#define CONFIG_SPL_GPIO_SUPPORT
+#define CONFIG_DEBUG_UART
+#define CONFIG_DEBUG_UART_S5P
+#define CONFIG_DEBUG_UART_BASE 		0x13830000	/* UART3 base address  */
+#define CONFIG_DEBUG_UART_CLOCK 	(100000000)	/* SCLK_UART0 is 100MHz  */
+
+#define CONFIG_SYS_DCACHE_OFF		1
+
+/* X4412 has 4 bank of DRAM */
+#define CONFIG_NR_DRAM_BANKS		4
+#define CONFIG_SYS_SDRAM_BASE		0x40000000
+#define PHYS_SDRAM_1			CONFIG_SYS_SDRAM_BASE
+#define SDRAM_BANK_SIZE			(256 << 20)
+
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START	CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_SDRAM_BASE + 0x6000000)
+#define CONFIG_SYS_LOAD_ADDR		(CONFIG_SYS_SDRAM_BASE + 0x3E00000)
+#define CONFIG_SYS_TEXT_BASE		0x43E00000
+#define CONFIG_MACH_TYPE		MACH_TYPE_X4412
+
+/* select serial console configuration */
+#define CONFIG_SERIAL2
+#define CONFIG_BAUDRATE			115200
+
+/* Console configuration */
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+#define CONFIG_DEFAULT_CONSOLE		"console=ttySAC1,115200n8\0"
+
+#define CONFIG_SYS_MEM_TOP_HIDE		(1 << 20)	/* ram console */
+#define CONFIG_SYS_MONITOR_BASE		0x00000000
+
+/* Power Down Modes */
+#define S5P_CHECK_SLEEP			0x00000BAD
+#define S5P_CHECK_DIDLE			0xBAD00000
+#define S5P_CHECK_LPA			0xABAD0000
+
+#undef CONFIG_CMD_PING
+#define CONFIG_CMD_ELF
+#define CONFIG_CMD_DHCP
+#define CONFIG_CMD_EXT2
+#define CONFIG_CMD_FS_GENERIC
+#define CONFIG_CMD_BOOTZ
+#define CONFIG_SUPPORT_RAW_INITRD
+
+/* MMC SPL */
+#define COPY_BL2_FNPTR_ADDR		0x02020030
+/* Because bl1 will copy bl2(spl) to iram address 0x02023400 */
+#define CONFIG_SPL_TEXT_BASE		0x02023400
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"loadaddr=0x40007000\0" \
+	"rdaddr=0x48000000\0" \
+	"kerneladdr=0x40007000\0" \
+	"ramdiskaddr=0x48000000\0" \
+	"console=ttySAC2,115200n8\0" \
+	"mmcdev=0\0" \
+	"bootenv=uEnv.txt\0" \
+	"loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
+	"importbootenv=echo Importing environment from mmc ...; " \
+		"env import -t $loadaddr $filesize\0" \
+		"loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \
+		"bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
+				"source ${loadaddr}\0"
+#define CONFIG_BOOTCOMMAND \
+	"if mmc rescan; then " \
+		"echo SD/MMC found on device ${mmcdev};" \
+		"if run loadbootenv; then " \
+			"echo Loaded environment from ${bootenv};" \
+			"run importbootenv;" \
+		"fi;" \
+		"if test -n $uenvcmd; then " \
+			"echo Running uenvcmd ...;" \
+			"run uenvcmd;" \
+		"fi;" \
+		"if run loadbootscript; then " \
+			"run bootscript; " \
+		"fi; " \
+	"fi;" \
+	"load mmc ${mmcdev} ${loadaddr} uImage; bootm ${loadaddr} "
+
+#define CONFIG_IDENT_STRING		" for X4412"
+#define CONFIG_CLK_1000_400_200
+
+/* MIU (Memory Interleaving Unit) */
+#define CONFIG_MIU_2BIT_21_7_INTERLEAVED
+
+/*
+ * SD MMC layout:
+ * +------+-------------------------------------------------------------+
+ * |									|
+ * |	  |	      |		   |	   	  |		   	|
+ * | 512B |  8K(bl1)  |16k(bl2/spl)|   16k(ENV)   |  	512k(u-boot)	|
+ * | 	  |	      |		   | 	   	  |		   	|
+ * |								    	|
+ * +------+-------------------------------------------------------------+
+ *
+ */
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV		0
+#define CONFIG_ENV_SIZE			(16 << 10)	/* 16 KB */
+#define RESERVE_BLOCK_SIZE		(512)
+#define BL1_SIZE			(8 << 10)  /*16 K reserved for BL1*/
+#define BL2_SIZE			(16 << 10) /*16 k reserved for BL2*/
+#define CONFIG_ENV_OFFSET		(RESERVE_BLOCK_SIZE + BL1_SIZE + BL2_SIZE)
+
+#define CONFIG_SPL_LDSCRIPT		"board/samsung/common/exynos-uboot-spl.lds"
+#define CONFIG_SPL_MAX_FOOTPRINT	(14 * 1024)
+
+#define CONFIG_SYS_INIT_SP_ADDR		0x02040000
+
+/* U-boot copy size from boot Media to DRAM.*/
+#define COPY_UBOOT_SIZE			0x80000
+#define UBOOT_START_OFFSET		((CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)/512)
+#define UBOOT_SIZE_BLOC_COUNT		(COPY_UBOOT_SIZE/512)
+
+/* #define UBOOT_DEBUG_20151226 */
+
+#endif	/* __CONFIG_H */
diff -ruN u-boot-2015.10/Makefile u-boot-vexpress-a9/Makefile
--- u-boot-2015.10/Makefile	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/Makefile	2021-01-06 12:31:03.191468863 +0800
@@ -238,8 +238,8 @@
 #########################################################################
 
 # set default to nothing for native builds
-ifeq ($(HOSTARCH),$(ARCH))
-CROSS_COMPILE ?=
+ifneq ($(HOSTARCH),$(ARCH))
+CROSS_COMPILE ?= arm-linux-
 endif
 
 KCONFIG_CONFIG	?= .config
@@ -743,7 +743,7 @@
 ALL-$(CONFIG_RAMBOOT_PBL) += u-boot.pbl
 endif
 endif
-ALL-$(CONFIG_SPL) += spl/u-boot-spl.bin
+ALL-$(CONFIG_SPL) += spl/u-boot-spl.bin spl/x4412-bl1.bin spl/x4412-bl2.bin
 ALL-$(CONFIG_SPL_FRAMEWORK) += u-boot.img
 ALL-$(CONFIG_TPL) += tpl/u-boot-tpl.bin
 ALL-$(CONFIG_OF_SEPARATE) += u-boot.dtb u-boot-dtb.bin
@@ -1302,6 +1302,12 @@
 u-boot.lds: $(LDSCRIPT) prepare FORCE
 	$(call if_changed_dep,cpp_lds)
 
+spl/x4412-bl1.bin: spl/u-boot-spl.bin
+	tools/mkbl1 spl/x4412-bl1.bin
+	
+spl/x4412-bl2.bin: spl/u-boot-spl.bin
+	tools/mkbl2 spl/u-boot-spl.bin spl/x4412-bl2.bin 14336
+	
 spl/u-boot-spl.bin: spl/u-boot-spl
 	@:
 spl/u-boot-spl: tools prepare $(if $(CONFIG_OF_SEPARATE),dts/dt.dtb)
@@ -1394,7 +1400,7 @@
 			$(filter-out include, $(shell ls -1 $d 2>/dev/null))))
 
 CLEAN_FILES += include/bmp_logo.h include/bmp_logo_data.h \
-	       boot* u-boot* MLO* SPL System.map
+	       boot* x4412-bl* u-boot* MLO* SPL System.map
 
 # Directories & files removed with 'make mrproper'
 MRPROPER_DIRS  += include/config include/generated spl tpl \
@@ -1599,6 +1605,14 @@
 
 endif	# skip-makefile
 
+PHONY += mksd
+mksd:
+	sudo dd iflag=dsync oflag=dsync if=/dev/zero of=/dev/mmcblk0 count=10
+	sudo dd iflag=dsync oflag=dsync if=./spl/x4412-bl1.bin of=/dev/mmcblk0 seek=1
+	sudo dd iflag=dsync oflag=dsync if=./spl/x4412-bl2.bin of=/dev/mmcblk0 seek=17
+	sudo dd iflag=dsync oflag=dsync if=./u-boot.bin of=/dev/mmcblk0 seek=81
+	sudo sync
+
 PHONY += FORCE
 FORCE:
 
diff -ruN u-boot-2015.10/tools/Makefile u-boot-vexpress-a9/tools/Makefile
--- u-boot-2015.10/tools/Makefile	2015-10-20 07:59:38.000000000 +0800
+++ u-boot-vexpress-a9/tools/Makefile	2021-01-06 12:31:03.191468863 +0800
@@ -55,6 +55,10 @@
 hostprogs-y += dumpimage mkimage
 hostprogs-$(CONFIG_FIT_SIGNATURE) += fit_info fit_check_sign
 
+hostprogs-y += mkbl1
+
+hostprogs-y += mkbl2
+
 FIT_SIG_OBJS-$(CONFIG_FIT_SIGNATURE) := common/image-sig.o
 # Flattened device tree objects
 LIBFDT_OBJS := $(addprefix lib/libfdt/, \
@@ -136,6 +140,7 @@
 
 hostprogs-$(CONFIG_EXYNOS5250) += mkexynosspl
 hostprogs-$(CONFIG_EXYNOS5420) += mkexynosspl
+hostprogs-$(CONFIG_X4412) += mkexynosspl
 HOSTCFLAGS_mkexynosspl.o := -pedantic
 
 ifdtool-objs := $(LIBFDT_OBJS) ifdtool.o
diff -ruN u-boot-2015.10/tools/mkbl1.c u-boot-vexpress-a9/tools/mkbl1.c
--- u-boot-2015.10/tools/mkbl1.c	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/tools/mkbl1.c	2021-01-06 12:31:03.191468863 +0800
@@ -0,0 +1,1044 @@
+#include <stdio.h>
+
+/* The following bytes stream is E4412_N.bl1.bin's data */
+unsigned char stream[8192] = {
+	0xa3, 0x69, 0xd3, 0x18, 0xe9, 0x7d, 0xb9, 0x66, 
+	0xd1, 0x6b, 0xd5, 0x6e, 0xd4, 0x79, 0xa6, 0x79, 
+	0x07, 0x00, 0x00, 0xea, 0xfe, 0xff, 0xff, 0xea, 
+	0xfe, 0xff, 0xff, 0xea, 0xfe, 0xff, 0xff, 0xea, 
+	0xfe, 0xff, 0xff, 0xea, 0xfe, 0xff, 0xff, 0xea, 
+	0xfe, 0xff, 0xff, 0xea, 0xfe, 0xff, 0xff, 0xea, 
+	0xfe, 0xff, 0xff, 0xea, 0xdc, 0x00, 0x9f, 0xe5, 
+	0x00, 0x00, 0x90, 0xe5, 0x02, 0x11, 0xa0, 0xe3, 
+	0x01, 0x00, 0x10, 0xe1, 0x24, 0x00, 0x00, 0x0a, 
+	0xcc, 0x00, 0x9f, 0xe5, 0x00, 0x00, 0x90, 0xe5, 
+	0x01, 0x00, 0x10, 0xe3, 0x20, 0x00, 0x00, 0x0a, 
+	0xc0, 0x00, 0x9f, 0xe5, 0x00, 0x00, 0x90, 0xe5, 
+	0x03, 0x00, 0x00, 0xe2, 0x03, 0x00, 0x30, 0xe3, 
+	0x04, 0x00, 0x00, 0x0a, 0xb0, 0x00, 0x9f, 0xe5, 
+	0x00, 0x00, 0x90, 0xe5, 0x01, 0x00, 0x10, 0xe3, 
+	0x00, 0x00, 0x00, 0x0a, 0x16, 0x00, 0x00, 0xea, 
+	0xa0, 0x00, 0x9f, 0xe5, 0x00, 0x00, 0x90, 0xe5, 
+	0x03, 0x00, 0x00, 0xe2, 0x03, 0x00, 0x30, 0xe3, 
+	0x04, 0x00, 0x00, 0x0a, 0x90, 0x00, 0x9f, 0xe5, 
+	0x00, 0x00, 0x90, 0xe5, 0x01, 0x00, 0x10, 0xe3, 
+	0x00, 0x00, 0x00, 0x0a, 0x0c, 0x00, 0x00, 0xea, 
+	0x80, 0x20, 0x9f, 0xe5, 0x00, 0x40, 0x92, 0xe5, 
+	0x7c, 0x20, 0x9f, 0xe5, 0x00, 0x50, 0x92, 0xe5, 
+	0x78, 0x60, 0x9f, 0xe5, 0x06, 0x00, 0x54, 0xe1, 
+	0x05, 0xf0, 0xa0, 0x01, 0x70, 0x00, 0x9f, 0xe5, 
+	0x00, 0x00, 0x90, 0xe5, 0x07, 0x00, 0x00, 0xe2, 
+	0x07, 0x00, 0x30, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xc8, 0x07, 0x00, 0xea, 0x5c, 0x00, 0x9f, 0xe5, 
+	0x5c, 0x10, 0x9f, 0xe5, 0x5c, 0x30, 0x9f, 0xe5, 
+	0x01, 0x00, 0x50, 0xe1, 0x03, 0x00, 0x00, 0x0a, 
+	0x03, 0x00, 0x51, 0xe1, 0x04, 0x20, 0x90, 0x34, 
+	0x04, 0x20, 0x81, 0x34, 0xfb, 0xff, 0xff, 0x3a, 
+	0x44, 0x10, 0x9f, 0xe5, 0x00, 0x20, 0xa0, 0xe3, 
+	0x01, 0x00, 0x53, 0xe1, 0x04, 0x20, 0x83, 0x34, 
+	0xfc, 0xff, 0xff, 0x3a, 0x2b, 0x00, 0x00, 0xea, 
+	0x00, 0x06, 0x02, 0x10, 0xc0, 0x12, 0x02, 0x10, 
+	0x88, 0x11, 0x02, 0x10, 0x84, 0x11, 0x02, 0x10, 
+	0x98, 0x11, 0x02, 0x10, 0x94, 0x11, 0x02, 0x10, 
+	0x20, 0x00, 0x02, 0x02, 0x24, 0x00, 0x02, 0x02, 
+	0x10, 0x0d, 0xba, 0xfc, 0x98, 0x13, 0x02, 0x10, 
+	0xa4, 0x2a, 0x02, 0x02, 0xa4, 0x2a, 0x02, 0x02, 
+	0xa4, 0x2a, 0x02, 0x02, 0xa4, 0x2a, 0x02, 0x02, 
+	0x01, 0x12, 0xa0, 0xe3, 0x0c, 0x00, 0x91, 0xe5, 
+	0x00, 0x00, 0x50, 0xe3, 0x02, 0x00, 0x00, 0x1a, 
+	0x00, 0x10, 0xa0, 0xe3, 0x04, 0x21, 0x9f, 0xe5, 
+	0x08, 0x10, 0x82, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 
+	0xfc, 0x00, 0x9f, 0xe5, 0x00, 0x07, 0x90, 0xe5, 
+	0x02, 0x07, 0x80, 0xe3, 0x02, 0x0b, 0x80, 0xe3, 
+	0xec, 0x10, 0x9f, 0xe5, 0x00, 0x07, 0x81, 0xe5, 
+	0x01, 0x00, 0xa0, 0xe1, 0x04, 0x07, 0x90, 0xe5, 
+	0x02, 0x04, 0x80, 0xe3, 0x40, 0x00, 0x80, 0xe3, 
+	0x04, 0x07, 0x81, 0xe5, 0x01, 0x00, 0xa0, 0xe1, 
+	0x00, 0x09, 0x90, 0xe5, 0x02, 0x04, 0x80, 0xe3, 
+	0x80, 0x00, 0x80, 0xe3, 0x00, 0x09, 0x81, 0xe5, 
+	0x07, 0x09, 0x01, 0xe3, 0x19, 0x17, 0x81, 0xe2, 
+	0x08, 0x00, 0x81, 0xe5, 0x42, 0x18, 0x81, 0xe2, 
+	0x08, 0x00, 0x81, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 
+	0x70, 0x40, 0x2d, 0xe9, 0xdf, 0xff, 0xff, 0xeb, 
+	0xe6, 0xff, 0xff, 0xeb, 0x2b, 0x00, 0x00, 0xeb, 
+	0x70, 0x40, 0xff, 0xe6, 0x2e, 0x00, 0x00, 0xeb, 
+	0xff, 0x50, 0x00, 0xe2, 0x9d, 0x01, 0x00, 0xeb, 
+	0x00, 0x60, 0xa0, 0xe1, 0x04, 0x00, 0xa0, 0xe1, 
+	0xda, 0x00, 0x00, 0xeb, 0x00, 0x00, 0x55, 0xe3, 
+	0x0a, 0x00, 0x00, 0x1a, 0x30, 0x00, 0x00, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x04, 0x00, 0x00, 0x1a, 
+	0x68, 0x00, 0x9f, 0xe5, 0x68, 0x10, 0x9f, 0xe5, 
+	0x80, 0x09, 0x81, 0xe5, 0x00, 0xf0, 0x20, 0xe3, 
+	0xfe, 0xff, 0xff, 0xea, 0x5c, 0x00, 0x9f, 0xe5, 
+	0x30, 0xff, 0x2f, 0xe1, 0x0f, 0x00, 0x00, 0xea, 
+	0x00, 0x00, 0x56, 0xe3, 0x02, 0x00, 0x00, 0x0a, 
+	0x48, 0x00, 0x9f, 0xe5, 0x30, 0xff, 0x2f, 0xe1, 
+	0x0a, 0x00, 0x00, 0xea, 0x5e, 0x01, 0x00, 0xeb, 
+	0x01, 0x00, 0x50, 0xe3, 0x02, 0x00, 0x00, 0x1a, 
+	0x30, 0x00, 0x9f, 0xe5, 0x30, 0xff, 0x2f, 0xe1, 
+	0x04, 0x00, 0x00, 0xea, 0x28, 0x00, 0x9f, 0xe5, 
+	0x1c, 0x10, 0x9f, 0xe5, 0x80, 0x09, 0x81, 0xe5, 
+	0x00, 0xf0, 0x20, 0xe3, 0xfe, 0xff, 0xff, 0xea, 
+	0x00, 0x00, 0xa0, 0xe3, 0x70, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0x9d, 0x13, 0x00, 0x00, 0x04, 0x10, 
+	0x60, 0x00, 0xad, 0xde, 0x00, 0x00, 0x02, 0x10, 
+	0x00, 0x34, 0x02, 0x02, 0x61, 0x00, 0xad, 0xde, 
+	0xac, 0x00, 0x9f, 0xe5, 0x80, 0x09, 0x90, 0xe5, 
+	0x70, 0x10, 0xff, 0xe6, 0x01, 0x00, 0xa0, 0xe1, 
+	0x1e, 0xff, 0x2f, 0xe1, 0x98, 0x00, 0x9f, 0xe5, 
+	0x80, 0x19, 0x90, 0xe5, 0x01, 0x08, 0x11, 0xe3, 
+	0x01, 0x00, 0x00, 0x0a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x1e, 0xff, 0x2f, 0xe1, 0x00, 0x00, 0xa0, 0xe3, 
+	0xfc, 0xff, 0xff, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0xfe, 0xff, 0xff, 0xea, 0x30, 0x40, 0x2d, 0xe9, 
+	0x00, 0x30, 0xa0, 0xe3, 0x6c, 0x00, 0x9f, 0xe5, 
+	0xfc, 0x4b, 0x90, 0xe5, 0x00, 0x20, 0xa0, 0xe3, 
+	0x0e, 0x00, 0x00, 0xea, 0x60, 0x00, 0x9f, 0xe5, 
+	0x02, 0x01, 0x80, 0xe0, 0x00, 0x14, 0x90, 0xe5, 
+	0x00, 0x00, 0x51, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0x07, 0x00, 0x00, 0xea, 0x51, 0x58, 0xe7, 0xe7, 
+	0x21, 0x0c, 0x85, 0xe0, 0x51, 0x54, 0xe7, 0xe7, 
+	0x05, 0x00, 0x80, 0xe0, 0xff, 0x50, 0x01, 0xe2, 
+	0x05, 0x00, 0x80, 0xe0, 0x00, 0x30, 0x83, 0xe0, 
+	0x00, 0xf0, 0x20, 0xe3, 0x01, 0x20, 0x82, 0xe2, 
+	0xff, 0x0d, 0x00, 0xe3, 0x00, 0x00, 0x52, 0xe1, 
+	0xed, 0xff, 0xff, 0x3a, 0x03, 0x00, 0x54, 0xe1, 
+	0x01, 0x00, 0x00, 0x0a, 0x00, 0x00, 0xa0, 0xe3, 
+	0x30, 0x80, 0xbd, 0xe8, 0x01, 0x00, 0xa0, 0xe3, 
+	0xfc, 0xff, 0xff, 0xea, 0x00, 0x00, 0x02, 0x10, 
+	0x00, 0x60, 0x02, 0x02, 0x00, 0x30, 0x02, 0x02, 
+	0x10, 0x40, 0x2d, 0xe9, 0x20, 0x40, 0xa0, 0xe3, 
+	0x60, 0x04, 0x9f, 0xe5, 0x0d, 0x1b, 0x80, 0xe2, 
+	0x3c, 0x20, 0x90, 0xe5, 0x04, 0x00, 0xa0, 0xe1, 
+	0x32, 0xff, 0x2f, 0xe1, 0x01, 0x00, 0x50, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x10, 0x80, 0xbd, 0xe8, 0x00, 0x00, 0xa0, 0xe3, 
+	0xfc, 0xff, 0xff, 0xea, 0x10, 0x40, 0x2d, 0xe9, 
+	0x20, 0x40, 0xa0, 0xe3, 0x2c, 0x04, 0x9f, 0xe5, 
+	0x0d, 0x1b, 0x80, 0xe2, 0x44, 0x20, 0x90, 0xe5, 
+	0x04, 0x00, 0xa0, 0xe1, 0x32, 0xff, 0x2f, 0xe1, 
+	0x01, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x10, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfc, 0xff, 0xff, 0xea, 
+	0x10, 0x40, 0x2d, 0xe9, 0xfc, 0x13, 0x9f, 0xe5, 
+	0x6c, 0x00, 0x91, 0xe5, 0x30, 0xff, 0x2f, 0xe1, 
+	0x10, 0x80, 0xbd, 0xe8, 0x70, 0x40, 0x2d, 0xe9, 
+	0x20, 0x40, 0xa0, 0xe3, 0xf7, 0xff, 0xff, 0xeb, 
+	0x01, 0x10, 0xa0, 0xe3, 0xa0, 0x54, 0x81, 0xe0, 
+	0xd8, 0x03, 0x9f, 0xe5, 0x0d, 0x2b, 0x80, 0xe2, 
+	0x04, 0x10, 0xa0, 0xe1, 0x30, 0x30, 0x90, 0xe5, 
+	0x05, 0x00, 0xa0, 0xe1, 0x33, 0xff, 0x2f, 0xe1, 
+	0x01, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x70, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfc, 0xff, 0xff, 0xea, 
+	0x10, 0x40, 0x2d, 0xe9, 0xe7, 0xff, 0xff, 0xeb, 
+	0x00, 0x40, 0xa0, 0xe1, 0x9c, 0x03, 0x9f, 0xe5, 
+	0x0d, 0x2b, 0x80, 0xe2, 0x01, 0x19, 0xa0, 0xe3, 
+	0x58, 0x30, 0x90, 0xe5, 0x04, 0x00, 0xa0, 0xe1, 
+	0x33, 0xff, 0x2f, 0xe1, 0x00, 0x00, 0x50, 0xe3, 
+	0x01, 0x00, 0x00, 0x0a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x10, 0x80, 0xbd, 0xe8, 0x00, 0x00, 0xa0, 0xe3, 
+	0xfc, 0xff, 0xff, 0xea, 0x10, 0x40, 0x2d, 0xe9, 
+	0x68, 0x13, 0x9f, 0xe5, 0x70, 0x00, 0x91, 0xe5, 
+	0x30, 0xff, 0x2f, 0xe1, 0x10, 0x80, 0xbd, 0xe8, 
+	0x10, 0x40, 0x2d, 0xe9, 0x54, 0x03, 0x9f, 0xe5, 
+	0x01, 0x19, 0xa0, 0xe3, 0x60, 0x20, 0x90, 0xe5, 
+	0x0d, 0x0b, 0x80, 0xe2, 0x32, 0xff, 0x2f, 0xe1, 
+	0x01, 0x00, 0xa0, 0xe3, 0x10, 0x80, 0xbd, 0xe8, 
+	0x10, 0x40, 0x2d, 0xe9, 0xcb, 0xff, 0xff, 0xeb, 
+	0x00, 0x40, 0xa0, 0xe1, 0x2c, 0x03, 0x9f, 0xe5, 
+	0x0d, 0x2b, 0x80, 0xe2, 0x01, 0x19, 0xa0, 0xe3, 
+	0x64, 0x30, 0x90, 0xe5, 0x04, 0x00, 0xa0, 0xe1, 
+	0x33, 0xff, 0x2f, 0xe1, 0x00, 0x00, 0x50, 0xe3, 
+	0x08, 0x00, 0x00, 0x0a, 0x0c, 0x13, 0x9f, 0xe5, 
+	0x68, 0x00, 0x91, 0xe5, 0x30, 0xff, 0x2f, 0xe1, 
+	0x00, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x0a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x10, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfc, 0xff, 0xff, 0xea, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfa, 0xff, 0xff, 0xea, 
+	0xf8, 0x43, 0x2d, 0xe9, 0x00, 0x40, 0xa0, 0xe3, 
+	0x00, 0x00, 0xa0, 0xe3, 0x00, 0x00, 0x8d, 0xe5, 
+	0x00, 0x50, 0xa0, 0xe3, 0xb1, 0xff, 0xff, 0xeb, 
+	0x00, 0x80, 0xa0, 0xe1, 0x01, 0x69, 0xa0, 0xe3, 
+	0xc0, 0x02, 0x9f, 0xe5, 0x50, 0x10, 0x90, 0xe5, 
+	0x0d, 0x00, 0xa0, 0xe1, 0x31, 0xff, 0x2f, 0xe1, 
+	0x06, 0x00, 0xa0, 0xe1, 0x00, 0x10, 0x9d, 0xe5, 
+	0x5e, 0x04, 0x00, 0xeb, 0x00, 0x50, 0xa0, 0xe1, 
+	0x08, 0x00, 0xa0, 0xe1, 0x00, 0x10, 0x9d, 0xe5, 
+	0x5a, 0x04, 0x00, 0xeb, 0x00, 0x70, 0xa0, 0xe1, 
+	0x00, 0xf0, 0x20, 0xe3, 0x09, 0x00, 0x00, 0xea, 
+	0x07, 0x20, 0x84, 0xe0, 0x00, 0x10, 0x9d, 0xe5, 
+	0x91, 0x04, 0x01, 0xe0, 0x02, 0x04, 0x81, 0xe2, 
+	0x8d, 0x0b, 0x80, 0xe2, 0x74, 0x12, 0x9f, 0xe5, 
+	0x4c, 0x30, 0x91, 0xe5, 0x00, 0x10, 0xa0, 0xe3, 
+	0x33, 0xff, 0x2f, 0xe1, 0x01, 0x40, 0x84, 0xe2, 
+	0x05, 0x00, 0x54, 0xe1, 0xf3, 0xff, 0xff, 0x3a, 
+	0x01, 0x00, 0xa0, 0xe3, 0xf8, 0x83, 0xbd, 0xe8, 
+	0x10, 0x40, 0x2d, 0xe9, 0x00, 0x40, 0xa0, 0xe1, 
+	0x12, 0x00, 0x54, 0xe3, 0x42, 0x00, 0x00, 0x0a, 
+	0x14, 0x00, 0x00, 0xca, 0x12, 0x00, 0x54, 0xe3, 
+	0x04, 0xf1, 0x8f, 0x30, 0x87, 0x00, 0x00, 0xea, 
+	0x43, 0x00, 0x00, 0xea, 0x38, 0x00, 0x00, 0xea, 
+	0x2e, 0x00, 0x00, 0xea, 0x38, 0x00, 0x00, 0xea, 
+	0x41, 0x00, 0x00, 0xea, 0x4c, 0x00, 0x00, 0xea, 
+	0x40, 0x00, 0x00, 0xea, 0x2b, 0x00, 0x00, 0xea, 
+	0x57, 0x00, 0x00, 0xea, 0x5d, 0x00, 0x00, 0xea, 
+	0x4e, 0x00, 0x00, 0xea, 0x68, 0x00, 0x00, 0xea, 
+	0x7a, 0x00, 0x00, 0xea, 0x79, 0x00, 0x00, 0xea, 
+	0x72, 0x00, 0x00, 0xea, 0x77, 0x00, 0x00, 0xea, 
+	0x37, 0x00, 0x00, 0xea, 0x2b, 0x00, 0x00, 0xea, 
+	0x1a, 0x00, 0x54, 0xe3, 0x47, 0x00, 0x00, 0x0a, 
+	0x0a, 0x00, 0x00, 0xca, 0x13, 0x00, 0x44, 0xe2, 
+	0x07, 0x00, 0x50, 0xe3, 0x00, 0xf1, 0x8f, 0x30, 
+	0x6e, 0x00, 0x00, 0xea, 0x25, 0x00, 0x00, 0xea, 
+	0x2e, 0x00, 0x00, 0xea, 0x38, 0x00, 0x00, 0xea, 
+	0x2d, 0x00, 0x00, 0xea, 0x16, 0x00, 0x00, 0xea, 
+	0x43, 0x00, 0x00, 0xea, 0x49, 0x00, 0x00, 0xea, 
+	0x1e, 0x00, 0x54, 0xe3, 0x2b, 0x00, 0x00, 0x0a, 
+	0x06, 0x00, 0x00, 0xca, 0x1b, 0x00, 0x54, 0xe3, 
+	0x51, 0x00, 0x00, 0x0a, 0x1c, 0x00, 0x54, 0xe3, 
+	0x24, 0x00, 0x00, 0x0a, 0x1d, 0x00, 0x54, 0xe3, 
+	0x5e, 0x00, 0x00, 0x1a, 0x22, 0x00, 0x00, 0xea, 
+	0x01, 0x0c, 0x54, 0xe3, 0x4f, 0x00, 0x00, 0x0a, 
+	0x01, 0x0c, 0xe0, 0xe3, 0x04, 0x00, 0x90, 0xe0, 
+	0x06, 0x00, 0x00, 0x0a, 0x01, 0x00, 0x50, 0xe3, 
+	0x56, 0x00, 0x00, 0x1a, 0x3c, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x59, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0x14, 0xff, 0xff, 0xeb, 
+	0x4f, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x30, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0x0a, 0xff, 0xff, 0xeb, 
+	0x45, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x2f, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0xfc, 0xfe, 0xff, 0xeb, 
+	0x37, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x7d, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xf5, 0xfe, 0xff, 0xeb, 0x30, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x44, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0xee, 0xfe, 0xff, 0xeb, 
+	0x29, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0xb6, 0x00, 0x00, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xe7, 0xfe, 0xff, 0xeb, 0x22, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0xbf, 0x00, 0x00, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0xe0, 0xfe, 0xff, 0xeb, 
+	0x1b, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x44, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x00, 0x00, 0x00, 0x1a, 0xda, 0xfe, 0xff, 0xeb, 
+	0x15, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0x45, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xd3, 0xfe, 0xff, 0xeb, 0x0e, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x32, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xcd, 0xfe, 0xff, 0xeb, 0x08, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x0c, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x00, 0x00, 0x00, 0x1a, 
+	0xc7, 0xfe, 0xff, 0xeb, 0x02, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0xc4, 0xfe, 0xff, 0xeb, 
+	0x00, 0xf0, 0x20, 0xe3, 0x00, 0xf0, 0x20, 0xe3, 
+	0x01, 0x00, 0xa0, 0xe3, 0x10, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0x02, 0x02, 0xf8, 0x40, 0x2d, 0xe9, 
+	0xfa, 0xfe, 0xff, 0xeb, 0x00, 0x60, 0xa0, 0xe1, 
+	0x02, 0x54, 0x86, 0xe2, 0x21, 0x5a, 0x85, 0xe2, 
+	0x01, 0x3c, 0xa0, 0xe3, 0x00, 0x30, 0x8d, 0xe5, 
+	0x28, 0x30, 0x9f, 0xe5, 0x0e, 0x2b, 0xa0, 0xe3, 
+	0x02, 0x10, 0x43, 0xe0, 0x05, 0x00, 0xa0, 0xe1, 
+	0x07, 0x00, 0x00, 0xeb, 0x00, 0x40, 0xa0, 0xe1, 
+	0x00, 0x00, 0x54, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe3, 0xf8, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfc, 0xff, 0xff, 0xea, 
+	0x00, 0x6c, 0x02, 0x02, 0xfc, 0x47, 0x2d, 0xe9, 
+	0x00, 0x40, 0xa0, 0xe1, 0x01, 0x50, 0xa0, 0xe1, 
+	0x02, 0x60, 0xa0, 0xe1, 0x03, 0x70, 0xa0, 0xe1, 
+	0x28, 0x80, 0x9d, 0xe5, 0x33, 0xae, 0x84, 0xe2, 
+	0x80, 0x01, 0x8d, 0xe8, 0x06, 0x30, 0xa0, 0xe1, 
+	0x05, 0x20, 0xa0, 0xe1, 0x43, 0x1f, 0xa0, 0xe3, 
+	0x04, 0x00, 0xa0, 0xe1, 0x30, 0xc0, 0x9a, 0xe5, 
+	0x3c, 0xff, 0x2f, 0xe1, 0x00, 0x90, 0xa0, 0xe1, 
+	0x00, 0x00, 0x59, 0xe3, 0x01, 0x00, 0x00, 0x0a, 
+	0x09, 0x00, 0xa0, 0xe1, 0xfc, 0x87, 0xbd, 0xe8, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfc, 0xff, 0xff, 0xea, 
+	0xf0, 0x40, 0x2d, 0xe9, 0x74, 0xe1, 0x9f, 0xe5, 
+	0x00, 0xe6, 0x9e, 0xe5, 0x02, 0x11, 0x0e, 0xe2, 
+	0x6c, 0xe1, 0x9f, 0xe5, 0xc0, 0xe2, 0x9e, 0xe5, 
+	0x01, 0x20, 0x0e, 0xe2, 0x60, 0xe1, 0x9f, 0xe5, 
+	0x88, 0xe1, 0x9e, 0xe5, 0x03, 0x30, 0x0e, 0xe2, 
+	0x54, 0xe1, 0x9f, 0xe5, 0x98, 0xe1, 0x9e, 0xe5, 
+	0x03, 0x40, 0x0e, 0xe2, 0x48, 0xe1, 0x9f, 0xe5, 
+	0x84, 0xe1, 0x9e, 0xe5, 0x01, 0x50, 0x0e, 0xe2, 
+	0x3c, 0xe1, 0x9f, 0xe5, 0x94, 0xe1, 0x9e, 0xe5, 
+	0x01, 0x60, 0x0e, 0xe2, 0x30, 0xe1, 0x9f, 0xe5, 
+	0xe0, 0xe1, 0x9e, 0xe5, 0x03, 0x70, 0x0e, 0xe2, 
+	0x28, 0xe1, 0x9f, 0xe5, 0x08, 0xef, 0x9e, 0xe5, 
+	0x10, 0xc0, 0x0e, 0xe2, 0x00, 0x00, 0x51, 0xe3, 
+	0x42, 0x00, 0x00, 0x0a, 0x00, 0x00, 0x52, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x04, 0x00, 0xa0, 0xe3, 
+	0x3f, 0x00, 0x00, 0xea, 0x03, 0x00, 0x53, 0xe3, 
+	0x13, 0x00, 0x00, 0x1a, 0x03, 0x00, 0x54, 0xe3, 
+	0x11, 0x00, 0x00, 0x1a, 0x03, 0x00, 0x54, 0xe3, 
+	0x07, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x57, 0xe3, 
+	0x03, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x5c, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x02, 0x00, 0xa0, 0xe3, 
+	0x33, 0x00, 0x00, 0xea, 0x01, 0x00, 0xa0, 0xe3, 
+	0x31, 0x00, 0x00, 0xea, 0x00, 0x00, 0x57, 0xe3, 
+	0x03, 0x00, 0x00, 0x1a, 0x10, 0x00, 0x5c, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x2b, 0x00, 0x00, 0xea, 0x02, 0x00, 0xa0, 0xe3, 
+	0x29, 0x00, 0x00, 0xea, 0x00, 0x00, 0x55, 0xe3, 
+	0x13, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x56, 0xe3, 
+	0x11, 0x00, 0x00, 0x1a, 0x03, 0x00, 0x54, 0xe3, 
+	0x07, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x57, 0xe3, 
+	0x03, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x5c, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x02, 0x00, 0xa0, 0xe3, 
+	0x1d, 0x00, 0x00, 0xea, 0x01, 0x00, 0xa0, 0xe3, 
+	0x1b, 0x00, 0x00, 0xea, 0x00, 0x00, 0x57, 0xe3, 
+	0x03, 0x00, 0x00, 0x1a, 0x10, 0x00, 0x5c, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x15, 0x00, 0x00, 0xea, 0x02, 0x00, 0xa0, 0xe3, 
+	0x13, 0x00, 0x00, 0xea, 0x03, 0x00, 0x54, 0xe3, 
+	0x07, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x57, 0xe3, 
+	0x03, 0x00, 0x00, 0x1a, 0x00, 0x00, 0x5c, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x04, 0x00, 0xa0, 0xe3, 
+	0x0b, 0x00, 0x00, 0xea, 0x03, 0x00, 0xa0, 0xe3, 
+	0x09, 0x00, 0x00, 0xea, 0x00, 0x00, 0x57, 0xe3, 
+	0x04, 0x00, 0x00, 0x1a, 0x10, 0x00, 0x5c, 0xe3, 
+	0x02, 0x00, 0x00, 0x1a, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0xf0, 0x20, 0xe3, 0xfe, 0xff, 0xff, 0xea, 
+	0x04, 0x00, 0xa0, 0xe3, 0x00, 0x00, 0x00, 0xea, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf0, 0x80, 0xbd, 0xe8, 
+	0x00, 0x00, 0x02, 0x10, 0x00, 0x10, 0x02, 0x10, 
+	0x00, 0x20, 0x02, 0x10, 0x70, 0x40, 0x2d, 0xe9, 
+	0x08, 0x50, 0xa0, 0xe3, 0x00, 0x40, 0xa0, 0xe3, 
+	0x07, 0x00, 0x00, 0xea, 0xff, 0x10, 0x04, 0xe2, 
+	0x05, 0x00, 0xa0, 0xe1, 0xa4, 0x02, 0x00, 0xeb, 
+	0x01, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x70, 0x80, 0xbd, 0xe8, 
+	0x01, 0x40, 0x84, 0xe2, 0x04, 0x00, 0x54, 0xe3, 
+	0xf5, 0xff, 0xff, 0xba, 0x00, 0x00, 0xa0, 0xe3, 
+	0xf9, 0xff, 0xff, 0xea, 0x70, 0x40, 0x2d, 0xe9, 
+	0x10, 0x50, 0xa0, 0xe3, 0x00, 0x40, 0xa0, 0xe3, 
+	0x07, 0x00, 0x00, 0xea, 0xff, 0x10, 0x04, 0xe2, 
+	0x05, 0x00, 0xa0, 0xe1, 0x94, 0x02, 0x00, 0xeb, 
+	0x01, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x70, 0x80, 0xbd, 0xe8, 
+	0x01, 0x40, 0x84, 0xe2, 0x04, 0x00, 0x54, 0xe3, 
+	0xf5, 0xff, 0xff, 0xba, 0x00, 0x00, 0xa0, 0xe3, 
+	0xf9, 0xff, 0xff, 0xea, 0xfe, 0x4f, 0x2d, 0xe9, 
+	0x00, 0x20, 0xa0, 0xe1, 0x84, 0x0a, 0x9f, 0xe5, 
+	0xc0, 0x40, 0x90, 0xe5, 0xc4, 0x50, 0x90, 0xe5, 
+	0xc8, 0x60, 0x90, 0xe5, 0xcc, 0x70, 0x90, 0xe5, 
+	0xd0, 0xc0, 0x90, 0xe5, 0xd4, 0xe0, 0x90, 0xe5, 
+	0xd8, 0x80, 0x90, 0xe5, 0xdc, 0x90, 0x90, 0xe5, 
+	0xf0, 0xa0, 0x90, 0xe5, 0xf4, 0x00, 0x90, 0xe5, 
+	0x08, 0x00, 0x8d, 0xe5, 0x54, 0x0a, 0x9f, 0xe5, 
+	0xf8, 0x00, 0x90, 0xe5, 0x04, 0x00, 0x8d, 0xe5, 
+	0x48, 0x0a, 0x9f, 0xe5, 0xfc, 0x00, 0x90, 0xe5, 
+	0x00, 0x00, 0x8d, 0xe5, 0x00, 0x30, 0xa0, 0xe3, 
+	0x04, 0x00, 0x00, 0xea, 0x03, 0x02, 0xa0, 0xe1, 
+	0x34, 0x00, 0xa0, 0xe1, 0x1f, 0x06, 0xdf, 0xe7, 
+	0x04, 0x00, 0x82, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x02, 0x00, 0x53, 0xe3, 0xf8, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x04, 0x00, 0x00, 0xea, 
+	0x03, 0x02, 0xa0, 0xe1, 0x35, 0x00, 0xa0, 0xe1, 
+	0x1f, 0x06, 0xdf, 0xe7, 0x04, 0x00, 0x82, 0xe4, 
+	0x01, 0x30, 0x83, 0xe2, 0x02, 0x00, 0x53, 0xe3, 
+	0xf8, 0xff, 0xff, 0x3a, 0x00, 0x30, 0xa0, 0xe3, 
+	0x04, 0x00, 0x00, 0xea, 0x03, 0x02, 0xa0, 0xe1, 
+	0x36, 0x00, 0xa0, 0xe1, 0x1f, 0x06, 0xdf, 0xe7, 
+	0x04, 0x00, 0x82, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x02, 0x00, 0x53, 0xe3, 0xf8, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x04, 0x00, 0x00, 0xea, 
+	0x03, 0x02, 0xa0, 0xe1, 0x37, 0x00, 0xa0, 0xe1, 
+	0x1f, 0x06, 0xdf, 0xe7, 0x04, 0x00, 0x82, 0xe4, 
+	0x01, 0x30, 0x83, 0xe2, 0x02, 0x00, 0x53, 0xe3, 
+	0xf8, 0xff, 0xff, 0x3a, 0x00, 0x30, 0xa0, 0xe3, 
+	0x04, 0x00, 0x00, 0xea, 0x03, 0x02, 0xa0, 0xe1, 
+	0x3c, 0x00, 0xa0, 0xe1, 0x1f, 0x06, 0xdf, 0xe7, 
+	0x04, 0x00, 0x82, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x02, 0x00, 0x53, 0xe3, 0xf8, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x04, 0x00, 0x00, 0xea, 
+	0x03, 0x02, 0xa0, 0xe1, 0x3e, 0x00, 0xa0, 0xe1, 
+	0x1f, 0x06, 0xdf, 0xe7, 0x04, 0x00, 0x82, 0xe4, 
+	0x01, 0x30, 0x83, 0xe2, 0x02, 0x00, 0x53, 0xe3, 
+	0xf8, 0xff, 0xff, 0x3a, 0x00, 0x30, 0xa0, 0xe3, 
+	0x04, 0x00, 0x00, 0xea, 0x03, 0x02, 0xa0, 0xe1, 
+	0x38, 0x00, 0xa0, 0xe1, 0x1f, 0x06, 0xdf, 0xe7, 
+	0x04, 0x00, 0x82, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x02, 0x00, 0x53, 0xe3, 0xf8, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x04, 0x00, 0x00, 0xea, 
+	0x03, 0x02, 0xa0, 0xe1, 0x39, 0x00, 0xa0, 0xe1, 
+	0x1f, 0x06, 0xdf, 0xe7, 0x04, 0x00, 0x82, 0xe4, 
+	0x01, 0x30, 0x83, 0xe2, 0x02, 0x00, 0x53, 0xe3, 
+	0xf8, 0xff, 0xff, 0x3a, 0x00, 0x30, 0xa0, 0xe3, 
+	0x04, 0x00, 0x00, 0xea, 0x83, 0x01, 0xa0, 0xe1, 
+	0x3a, 0x00, 0xa0, 0xe1, 0xff, 0x00, 0x00, 0xe2, 
+	0x04, 0x00, 0x81, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x04, 0x00, 0x53, 0xe3, 0xf8, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x05, 0x00, 0x00, 0xea, 
+	0x83, 0x01, 0xa0, 0xe1, 0x08, 0xb0, 0x9d, 0xe5, 
+	0x3b, 0x00, 0xa0, 0xe1, 0xff, 0x00, 0x00, 0xe2, 
+	0x04, 0x00, 0x81, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x04, 0x00, 0x53, 0xe3, 0xf7, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x05, 0x00, 0x00, 0xea, 
+	0x83, 0x01, 0xa0, 0xe1, 0x04, 0xb0, 0x9d, 0xe5, 
+	0x3b, 0x00, 0xa0, 0xe1, 0xff, 0x00, 0x00, 0xe2, 
+	0x04, 0x00, 0x81, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x04, 0x00, 0x53, 0xe3, 0xf7, 0xff, 0xff, 0x3a, 
+	0x00, 0x30, 0xa0, 0xe3, 0x05, 0x00, 0x00, 0xea, 
+	0x83, 0x01, 0xa0, 0xe1, 0x00, 0xb0, 0x9d, 0xe5, 
+	0x3b, 0x00, 0xa0, 0xe1, 0xff, 0x00, 0x00, 0xe2, 
+	0x04, 0x00, 0x81, 0xe4, 0x01, 0x30, 0x83, 0xe2, 
+	0x04, 0x00, 0x53, 0xe3, 0xf7, 0xff, 0xff, 0x3a, 
+	0x01, 0x00, 0xa0, 0xe3, 0xfe, 0x8f, 0xbd, 0xe8, 
+	0xf0, 0x43, 0x2d, 0xe9, 0x06, 0xdd, 0x4d, 0xe2, 
+	0x00, 0x40, 0xa0, 0xe1, 0x01, 0x50, 0xa0, 0xe1, 
+	0x68, 0x08, 0x9f, 0xe5, 0x40, 0x00, 0x90, 0xe5, 
+	0xff, 0x70, 0x00, 0xe2, 0x00, 0x00, 0x57, 0xe3, 
+	0x02, 0x00, 0x00, 0x1a, 0x01, 0x00, 0xa0, 0xe3, 
+	0x06, 0xdd, 0x8d, 0xe2, 0xf0, 0x83, 0xbd, 0xe8, 
+	0x05, 0x00, 0x57, 0xe1, 0x01, 0x00, 0x00, 0x9a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf9, 0xff, 0xff, 0xea, 
+	0x08, 0x00, 0x55, 0xe3, 0x02, 0x00, 0x00, 0x0a, 
+	0x10, 0x00, 0x55, 0xe3, 0x08, 0x00, 0x00, 0x1a, 
+	0x03, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x02, 0x8c, 0xa0, 0xe3, 0x0d, 0x90, 0xa0, 0xe3, 
+	0x06, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x02, 0x8c, 0xa0, 0xe3, 0x1a, 0x90, 0xa0, 0xe3, 
+	0x02, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0x00, 0xa0, 0xe3, 0xe9, 0xff, 0xff, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x0d, 0x10, 0xa0, 0xe1, 
+	0xc0, 0x00, 0x8d, 0xe2, 0x56, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xe1, 0xff, 0xff, 0xea, 
+	0x00, 0x60, 0xa0, 0xe3, 0x10, 0x00, 0x00, 0xea, 
+	0xc0, 0x00, 0x8d, 0xe2, 0x06, 0x01, 0x90, 0xe7, 
+	0x09, 0x10, 0x88, 0xe0, 0x01, 0x00, 0x50, 0xe1, 
+	0x08, 0x00, 0x00, 0x2a, 0xc0, 0x00, 0x8d, 0xe2, 
+	0x06, 0x01, 0x90, 0xe7, 0x00, 0x00, 0xd4, 0xe7, 
+	0x06, 0x11, 0x9d, 0xe7, 0x01, 0x00, 0x20, 0xe0, 
+	0xc0, 0x10, 0x8d, 0xe2, 0x06, 0x11, 0x91, 0xe7, 
+	0x01, 0x00, 0xc4, 0xe7, 0x01, 0x00, 0x00, 0xea, 
+	0x00, 0x00, 0xa0, 0xe3, 0xcf, 0xff, 0xff, 0xea, 
+	0x01, 0x60, 0x86, 0xe2, 0x07, 0x00, 0x56, 0xe1, 
+	0xec, 0xff, 0xff, 0x3a, 0x01, 0x00, 0xa0, 0xe3, 
+	0xca, 0xff, 0xff, 0xea, 0x7c, 0x17, 0x9f, 0xe5, 
+	0x20, 0x00, 0x91, 0xe5, 0x01, 0x05, 0xc0, 0xe3, 
+	0x20, 0x00, 0x81, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 
+	0x68, 0x17, 0x9f, 0xe5, 0x20, 0x00, 0x91, 0xe5, 
+	0x01, 0x05, 0x80, 0xe3, 0x20, 0x00, 0x81, 0xe5, 
+	0x1e, 0xff, 0x2f, 0xe1, 0x54, 0x17, 0x9f, 0xe5, 
+	0x20, 0x00, 0x91, 0xe5, 0x02, 0x05, 0x80, 0xe3, 
+	0x20, 0x00, 0x81, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 
+	0x00, 0x20, 0xa0, 0xe1, 0x9f, 0x27, 0xdf, 0xe7, 
+	0x02, 0x10, 0xa0, 0xe1, 0x34, 0x27, 0x9f, 0xe5, 
+	0x50, 0x10, 0x82, 0xe5, 0x1e, 0xff, 0x2f, 0xe1, 
+	0x10, 0x40, 0x2d, 0xe9, 0x70, 0x00, 0xa0, 0xe3, 
+	0xce, 0x46, 0xa0, 0xe3, 0x08, 0x00, 0x84, 0xe5, 
+	0x00, 0x30, 0xa0, 0xe3, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x30, 0x83, 0xe2, 0x20, 0x0e, 0x04, 0xe3, 
+	0x00, 0x00, 0x53, 0xe1, 0xfb, 0xff, 0xff, 0x3a, 
+	0x70, 0x00, 0xa0, 0xe3, 0xce, 0x46, 0xa0, 0xe3, 
+	0x08, 0x00, 0x84, 0xe5, 0x00, 0x10, 0xa0, 0xe3, 
+	0x09, 0x00, 0x00, 0xea, 0xce, 0x06, 0xa0, 0xe3, 
+	0x10, 0x20, 0xd0, 0xe5, 0x40, 0x00, 0x12, 0xe3, 
+	0x04, 0x00, 0x00, 0x0a, 0x00, 0x00, 0xa0, 0xe3, 
+	0xce, 0x46, 0xa0, 0xe3, 0x08, 0x00, 0x84, 0xe5, 
+	0x01, 0x00, 0xa0, 0xe3, 0x10, 0x80, 0xbd, 0xe8, 
+	0x01, 0x10, 0x81, 0xe2, 0xc8, 0x06, 0x9f, 0xe5, 
+	0x00, 0x00, 0x51, 0xe1, 0xf2, 0xff, 0xff, 0x3a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf8, 0xff, 0xff, 0xea, 
+	0x00, 0x10, 0xa0, 0xe3, 0x06, 0x00, 0x00, 0xea, 
+	0xce, 0x06, 0xa0, 0xe3, 0x28, 0x00, 0x90, 0xe5, 
+	0x10, 0x00, 0x10, 0xe3, 0x01, 0x00, 0x00, 0x0a, 
+	0x01, 0x00, 0xa0, 0xe3, 0x1e, 0xff, 0x2f, 0xe1, 
+	0x01, 0x10, 0x81, 0xe2, 0x90, 0x06, 0x9f, 0xe5, 
+	0x00, 0x00, 0x51, 0xe1, 0xf5, 0xff, 0xff, 0x3a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf8, 0xff, 0xff, 0xea, 
+	0xfe, 0x4f, 0x2d, 0xe9, 0x00, 0x40, 0xa0, 0xe1, 
+	0x01, 0x50, 0xa0, 0xe1, 0x02, 0x60, 0xa0, 0xe1, 
+	0x03, 0x70, 0xa0, 0xe1, 0x00, 0x00, 0xa0, 0xe3, 
+	0x04, 0x00, 0x8d, 0xe5, 0xa9, 0x89, 0x05, 0xe3, 
+	0x08, 0x00, 0x56, 0xe3, 0x02, 0x00, 0x00, 0x0a, 
+	0x10, 0x00, 0x56, 0xe3, 0x0e, 0x00, 0x00, 0x1a, 
+	0x06, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x01, 0x90, 0xa0, 0xe3, 0x03, 0xa0, 0xa0, 0xe3, 
+	0x02, 0x0c, 0xa0, 0xe3, 0x00, 0x00, 0x8d, 0xe5, 
+	0x0d, 0xb0, 0xa0, 0xe3, 0x09, 0x00, 0x00, 0xea, 
+	0x00, 0xf0, 0x20, 0xe3, 0x02, 0x90, 0xa0, 0xe3, 
+	0x03, 0xa0, 0xa0, 0xe3, 0x02, 0x0c, 0xa0, 0xe3, 
+	0x00, 0x00, 0x8d, 0xe5, 0x1a, 0xb0, 0xa0, 0xe3, 
+	0x02, 0x00, 0x00, 0xea, 0x00, 0xf0, 0x20, 0xe3, 
+	0x00, 0x00, 0xa0, 0xe3, 0xfe, 0x8f, 0xbd, 0xe8, 
+	0x00, 0xf0, 0x20, 0xe3, 0x20, 0x00, 0xa0, 0xe3, 
+	0xce, 0x16, 0xa0, 0xe3, 0x28, 0x00, 0x81, 0xe5, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x00, 0x90, 0xe5, 
+	0x80, 0x00, 0x80, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x10, 0x90, 0xe5, 
+	0x01, 0x00, 0x57, 0xe3, 0x01, 0x00, 0x00, 0xda, 
+	0x14, 0x00, 0x87, 0xe2, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x00, 0x87, 0xe2, 0x01, 0x20, 0xa0, 0xe3, 
+	0x12, 0x00, 0xc1, 0xe1, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x10, 0x00, 0xa0, 0xe3, 
+	0x28, 0x00, 0x81, 0xe5, 0x01, 0x04, 0xa0, 0xe3, 
+	0xc0, 0x13, 0x81, 0xe1, 0x30, 0x00, 0x81, 0xe5, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x00, 0x90, 0xe5, 
+	0x80, 0x00, 0x80, 0xe3, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x10, 0x00, 0xa0, 0xe3, 
+	0x28, 0x00, 0x81, 0xe5, 0x00, 0x00, 0xa0, 0xe3, 
+	0x08, 0x00, 0x81, 0xe5, 0x08, 0x00, 0x8d, 0xe5, 
+	0x05, 0x00, 0x00, 0xea, 0x00, 0x00, 0xa0, 0xe3, 
+	0xce, 0x16, 0xa0, 0xe3, 0x0c, 0x00, 0x81, 0xe5, 
+	0x08, 0x00, 0x9d, 0xe5, 0x01, 0x00, 0x80, 0xe2, 
+	0x08, 0x00, 0x8d, 0xe5, 0x08, 0x00, 0x9d, 0xe5, 
+	0x09, 0x00, 0x50, 0xe1, 0xf6, 0xff, 0xff, 0x3a, 
+	0x00, 0x00, 0xa0, 0xe3, 0x08, 0x00, 0x8d, 0xe5, 
+	0x08, 0x00, 0x00, 0xea, 0x08, 0x00, 0x9d, 0xe5, 
+	0x80, 0x01, 0xa0, 0xe1, 0x35, 0x00, 0xa0, 0xe1, 
+	0xff, 0x00, 0x00, 0xe2, 0xce, 0x16, 0xa0, 0xe3, 
+	0x0c, 0x00, 0x81, 0xe5, 0x08, 0x00, 0x9d, 0xe5, 
+	0x01, 0x00, 0x80, 0xe2, 0x08, 0x00, 0x8d, 0xe5, 
+	0x08, 0x00, 0x9d, 0xe5, 0x0a, 0x00, 0x50, 0xe1, 
+	0xf3, 0xff, 0xff, 0x3a, 0x08, 0x00, 0x56, 0xe3, 
+	0x02, 0x00, 0x00, 0x0a, 0x30, 0x00, 0xa0, 0xe3, 
+	0xce, 0x16, 0xa0, 0xe3, 0x08, 0x00, 0x81, 0xe5, 
+	0x00, 0x00, 0x57, 0xe3, 0x0f, 0x00, 0x00, 0x1a, 
+	0x90, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x1c, 0x00, 0x00, 0x1a, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x10, 0x90, 0xe5, 0x01, 0x00, 0x57, 0xe3, 
+	0x01, 0x00, 0x00, 0xda, 0x14, 0x00, 0x87, 0xe2, 
+	0x00, 0x00, 0x00, 0xea, 0x01, 0x00, 0x87, 0xe2, 
+	0x01, 0x20, 0xa0, 0xe3, 0x12, 0x00, 0x81, 0xe1, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x00, 0x00, 0xa0, 0xe3, 0xac, 0xff, 0xff, 0xea, 
+	0x62, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x0c, 0x00, 0x00, 0x1a, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x10, 0x90, 0xe5, 0x01, 0x00, 0x57, 0xe3, 
+	0x01, 0x00, 0x00, 0xda, 0x14, 0x00, 0x87, 0xe2, 
+	0x00, 0x00, 0x00, 0xea, 0x01, 0x00, 0x87, 0xe2, 
+	0x01, 0x20, 0xa0, 0xe3, 0x12, 0x00, 0x81, 0xe1, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x00, 0x00, 0xa0, 0xe3, 0x9c, 0xff, 0xff, 0xea, 
+	0x10, 0x00, 0xa0, 0xe3, 0xce, 0x16, 0xa0, 0xe3, 
+	0x28, 0x00, 0x81, 0xe5, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x00, 0x90, 0xe5, 0x80, 0x00, 0xc0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x00, 0x90, 0xe5, 0x30, 0x00, 0x80, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x02, 0x08, 0x81, 0xe2, 
+	0x20, 0x00, 0x90, 0xe5, 0x04, 0x00, 0x80, 0xe3, 
+	0x02, 0x18, 0x81, 0xe2, 0x20, 0x00, 0x81, 0xe5, 
+	0x08, 0x00, 0x56, 0xe3, 0x03, 0x00, 0x00, 0x0a, 
+	0x08, 0x00, 0xa0, 0xe1, 0x39, 0xff, 0xff, 0xeb, 
+	0x33, 0xff, 0xff, 0xeb, 0x2d, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0xa0, 0xe3, 0x08, 0x00, 0x8d, 0xe5, 
+	0x05, 0x00, 0x00, 0xea, 0xce, 0x06, 0xa0, 0xe3, 
+	0x10, 0x00, 0xd0, 0xe5, 0x01, 0x00, 0xc4, 0xe4, 
+	0x08, 0x00, 0x9d, 0xe5, 0x01, 0x00, 0x80, 0xe2, 
+	0x08, 0x00, 0x8d, 0xe5, 0x08, 0x00, 0x9d, 0xe5, 
+	0x00, 0x10, 0x9d, 0xe5, 0x01, 0x00, 0x50, 0xe1, 
+	0xf5, 0xff, 0xff, 0x3a, 0x00, 0x00, 0xa0, 0xe3, 
+	0x08, 0x00, 0x8d, 0xe5, 0x04, 0x00, 0x00, 0xea, 
+	0xce, 0x06, 0xa0, 0xe3, 0x10, 0x00, 0xd0, 0xe5, 
+	0x08, 0x00, 0x9d, 0xe5, 0x01, 0x00, 0x80, 0xe2, 
+	0x08, 0x00, 0x8d, 0xe5, 0x08, 0x00, 0x9d, 0xe5, 
+	0x0b, 0x00, 0x50, 0xe1, 0xf7, 0xff, 0xff, 0x3a, 
+	0x08, 0x00, 0x56, 0xe3, 0x00, 0x00, 0x00, 0x0a, 
+	0x0d, 0xff, 0xff, 0xeb, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x00, 0x90, 0xe5, 0x80, 0x00, 0x80, 0xe3, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x00, 0xf0, 0x20, 0xe3, 0x9c, 0x03, 0x9f, 0xe5, 
+	0x30, 0x00, 0x90, 0xe5, 0x01, 0x04, 0x10, 0xe3, 
+	0xfb, 0xff, 0xff, 0x0a, 0x01, 0x04, 0xa0, 0xe3, 
+	0x88, 0x13, 0x9f, 0xe5, 0x30, 0x00, 0x81, 0xe5, 
+	0x00, 0xf0, 0x20, 0xe3, 0x7c, 0x03, 0x9f, 0xe5, 
+	0x30, 0x00, 0x90, 0xe5, 0x02, 0x01, 0x10, 0xe3, 
+	0xfb, 0xff, 0xff, 0x1a, 0x00, 0x10, 0x9d, 0xe5, 
+	0x01, 0x00, 0x44, 0xe0, 0x06, 0x10, 0xa0, 0xe1, 
+	0xb8, 0xfe, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x0c, 0x00, 0x00, 0x1a, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x10, 0x90, 0xe5, 0x01, 0x00, 0x57, 0xe3, 
+	0x01, 0x00, 0x00, 0xda, 0x14, 0x00, 0x87, 0xe2, 
+	0x00, 0x00, 0x00, 0xea, 0x01, 0x00, 0x87, 0xe2, 
+	0x01, 0x20, 0xa0, 0xe3, 0x12, 0x00, 0x81, 0xe1, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x00, 0x00, 0xa0, 0xe3, 0x46, 0xff, 0xff, 0xea, 
+	0xce, 0x06, 0xa0, 0xe3, 0x28, 0x00, 0x90, 0xe5, 
+	0x20, 0x00, 0x10, 0xe3, 0x0f, 0x00, 0x00, 0x0a, 
+	0x20, 0x00, 0xa0, 0xe3, 0xce, 0x16, 0xa0, 0xe3, 
+	0x28, 0x00, 0x81, 0xe5, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x10, 0x90, 0xe5, 0x01, 0x00, 0x57, 0xe3, 
+	0x01, 0x00, 0x00, 0xda, 0x14, 0x00, 0x87, 0xe2, 
+	0x00, 0x00, 0x00, 0xea, 0x01, 0x00, 0x87, 0xe2, 
+	0x01, 0x20, 0xa0, 0xe3, 0x12, 0x00, 0x81, 0xe1, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x00, 0x00, 0xa0, 0xe3, 0x32, 0xff, 0xff, 0xea, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x10, 0x90, 0xe5, 
+	0x01, 0x00, 0x57, 0xe3, 0x01, 0x00, 0x00, 0xda, 
+	0x14, 0x00, 0x87, 0xe2, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x00, 0x87, 0xe2, 0x01, 0x20, 0xa0, 0xe3, 
+	0x12, 0x00, 0x81, 0xe1, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x01, 0x00, 0xa0, 0xe3, 
+	0x25, 0xff, 0xff, 0xea, 0xf8, 0x4f, 0x2d, 0xe9, 
+	0x00, 0x40, 0xa0, 0xe1, 0x01, 0x50, 0xa0, 0xe1, 
+	0x02, 0x60, 0xa0, 0xe1, 0x03, 0x70, 0xa0, 0xe1, 
+	0x04, 0x80, 0xa0, 0xe1, 0x84, 0x02, 0x9f, 0xe5, 
+	0x20, 0x00, 0x90, 0xe5, 0x01, 0x08, 0xc0, 0xe3, 
+	0x78, 0x12, 0x9f, 0xe5, 0x20, 0x00, 0x81, 0xe5, 
+	0x08, 0x00, 0x57, 0xe3, 0x05, 0x00, 0x00, 0x1a, 
+	0x01, 0x00, 0xa0, 0xe1, 0x00, 0x00, 0x90, 0xe5, 
+	0x0f, 0x00, 0xc0, 0xe3, 0x03, 0x00, 0x80, 0xe3, 
+	0x00, 0x00, 0x81, 0xe5, 0x02, 0xac, 0xa0, 0xe3, 
+	0x10, 0x00, 0x57, 0xe3, 0x06, 0x00, 0x00, 0x1a, 
+	0x48, 0x02, 0x9f, 0xe5, 0x00, 0x00, 0x90, 0xe5, 
+	0x0f, 0x00, 0xc0, 0xe3, 0x05, 0x00, 0x80, 0xe3, 
+	0x38, 0x12, 0x9f, 0xe5, 0x00, 0x00, 0x81, 0xe5, 
+	0x02, 0xac, 0xa0, 0xe3, 0x2c, 0x02, 0x9f, 0xe5, 
+	0x00, 0x00, 0x90, 0xe5, 0x1f, 0x08, 0xda, 0xe7, 
+	0x01, 0x10, 0x4a, 0xe2, 0x01, 0x08, 0x80, 0xe1, 
+	0x18, 0x12, 0x9f, 0xe5, 0x00, 0x00, 0x81, 0xe5, 
+	0x0a, 0x10, 0xa0, 0xe1, 0x05, 0x00, 0xa0, 0xe1, 
+	0xe4, 0x00, 0x00, 0xeb, 0x00, 0xb0, 0xa0, 0xe1, 
+	0x0a, 0x10, 0x86, 0xe0, 0x01, 0x00, 0x41, 0xe2, 
+	0x0a, 0x10, 0xa0, 0xe1, 0xdf, 0x00, 0x00, 0xeb, 
+	0x00, 0x00, 0x8d, 0xe5, 0x0b, 0x90, 0xa0, 0xe1, 
+	0x0a, 0x00, 0x00, 0xea, 0x07, 0x20, 0xa0, 0xe1, 
+	0x09, 0x10, 0xa0, 0xe1, 0x08, 0x00, 0xa0, 0xe1, 
+	0x28, 0x30, 0x9d, 0xe5, 0xd5, 0xfe, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf8, 0x8f, 0xbd, 0xe8, 
+	0x0a, 0x80, 0x88, 0xe0, 0x01, 0x90, 0x89, 0xe2, 
+	0x00, 0x00, 0x9d, 0xe5, 0x0b, 0x00, 0x80, 0xe0, 
+	0x09, 0x00, 0x50, 0xe1, 0xf0, 0xff, 0xff, 0x8a, 
+	0x01, 0x00, 0xa0, 0xe3, 0xf6, 0xff, 0xff, 0xea, 
+	0x10, 0x40, 0x2d, 0xe9, 0x00, 0x40, 0xa0, 0xe1, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x10, 0x90, 0xe5, 
+	0x01, 0x00, 0x54, 0xe3, 0x01, 0x00, 0x00, 0xda, 
+	0x14, 0x00, 0x84, 0xe2, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x00, 0x84, 0xe2, 0x01, 0x20, 0xa0, 0xe3, 
+	0x12, 0x00, 0xc1, 0xe1, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x10, 0x00, 0xa0, 0xe3, 
+	0x28, 0x00, 0x81, 0xe5, 0x00, 0x00, 0xa0, 0xe3, 
+	0x08, 0x00, 0x81, 0xe5, 0xff, 0x00, 0xa0, 0xe3, 
+	0x08, 0x00, 0x81, 0xe5, 0x00, 0x00, 0x54, 0xe3, 
+	0x0f, 0x00, 0x00, 0x1a, 0xa5, 0xfe, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x1c, 0x00, 0x00, 0x1a, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x10, 0x90, 0xe5, 
+	0x01, 0x00, 0x54, 0xe3, 0x01, 0x00, 0x00, 0xda, 
+	0x14, 0x00, 0x84, 0xe2, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x00, 0x84, 0xe2, 0x01, 0x20, 0xa0, 0xe3, 
+	0x12, 0x00, 0x81, 0xe1, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x00, 0x00, 0xa0, 0xe3, 
+	0x10, 0x80, 0xbd, 0xe8, 0x77, 0xfe, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x0c, 0x00, 0x00, 0x1a, 
+	0xce, 0x06, 0xa0, 0xe3, 0x04, 0x10, 0x90, 0xe5, 
+	0x01, 0x00, 0x54, 0xe3, 0x01, 0x00, 0x00, 0xda, 
+	0x14, 0x00, 0x84, 0xe2, 0x00, 0x00, 0x00, 0xea, 
+	0x01, 0x00, 0x84, 0xe2, 0x01, 0x20, 0xa0, 0xe3, 
+	0x12, 0x00, 0x81, 0xe1, 0xce, 0x16, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x00, 0x00, 0xa0, 0xe3, 
+	0xee, 0xff, 0xff, 0xea, 0xce, 0x06, 0xa0, 0xe3, 
+	0x04, 0x10, 0x90, 0xe5, 0x01, 0x00, 0x54, 0xe3, 
+	0x01, 0x00, 0x00, 0xda, 0x14, 0x00, 0x84, 0xe2, 
+	0x00, 0x00, 0x00, 0xea, 0x01, 0x00, 0x84, 0xe2, 
+	0x01, 0x20, 0xa0, 0xe3, 0x12, 0x00, 0x81, 0xe1, 
+	0xce, 0x16, 0xa0, 0xe3, 0x04, 0x00, 0x81, 0xe5, 
+	0x01, 0x00, 0xa0, 0xe3, 0xe1, 0xff, 0xff, 0xea, 
+	0x10, 0x40, 0x2d, 0xe9, 0x00, 0x40, 0xa0, 0xe1, 
+	0x72, 0x07, 0x07, 0xe3, 0xce, 0x16, 0xa0, 0xe3, 
+	0x00, 0x00, 0x81, 0xe5, 0x07, 0x00, 0xa0, 0xe3, 
+	0x04, 0x00, 0x81, 0xe5, 0x04, 0x00, 0xa0, 0xe1, 
+	0xb4, 0xff, 0xff, 0xeb, 0x00, 0x00, 0x50, 0xe3, 
+	0x01, 0x00, 0x00, 0x1a, 0x00, 0x00, 0xa0, 0xe3, 
+	0x10, 0x80, 0xbd, 0xe8, 0x01, 0x00, 0xa0, 0xe3, 
+	0xfc, 0xff, 0xff, 0xea, 0xf8, 0x43, 0x2d, 0xe9, 
+	0x00, 0x40, 0xa0, 0xe1, 0x01, 0x50, 0xa0, 0xe1, 
+	0x58, 0x60, 0x9f, 0xe5, 0xbf, 0xfb, 0xff, 0xeb, 
+	0x00, 0x80, 0xa0, 0xe1, 0x01, 0x79, 0xa0, 0xe3, 
+	0x05, 0x00, 0xa0, 0xe1, 0xe7, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf8, 0x83, 0xbd, 0xe8, 
+	0x04, 0x30, 0xa0, 0xe1, 0x07, 0x20, 0xa0, 0xe1, 
+	0x08, 0x10, 0xa0, 0xe1, 0x06, 0x00, 0xa0, 0xe1, 
+	0x00, 0x50, 0x8d, 0xe5, 0x5c, 0xff, 0xff, 0xeb, 
+	0x00, 0x00, 0x50, 0xe3, 0x01, 0x00, 0x00, 0x1a, 
+	0x00, 0x00, 0xa0, 0xe3, 0xf4, 0xff, 0xff, 0xea, 
+	0x01, 0x00, 0xa0, 0xe3, 0xf2, 0xff, 0xff, 0xea, 
+	0x00, 0x00, 0xe2, 0x0c, 0x00, 0x5a, 0x62, 0x02, 
+	0x00, 0x34, 0x02, 0x02, 0x01, 0x30, 0x90, 0xe1, 
+	0x21, 0x00, 0x00, 0x4a, 0x00, 0x20, 0xb0, 0xe3, 
+	0xa0, 0x30, 0x71, 0xe0, 0x1a, 0x00, 0x00, 0x3a, 
+	0x20, 0x32, 0x71, 0xe0, 0x0f, 0x00, 0x00, 0x3a, 
+	0x20, 0x34, 0x71, 0xe0, 0x01, 0x00, 0x00, 0x3a, 
+	0x00, 0xc0, 0xa0, 0xe3, 0x20, 0x00, 0x00, 0xea, 
+	0xa0, 0x33, 0x71, 0xe0, 0x81, 0x03, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0x20, 0x33, 0x71, 0xe0, 
+	0x01, 0x03, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0xa0, 0x32, 0x71, 0xe0, 0x81, 0x02, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0x20, 0x32, 0x71, 0xe0, 
+	0x01, 0x02, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0xa0, 0x31, 0x71, 0xe0, 0x81, 0x01, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0x20, 0x31, 0x71, 0xe0, 
+	0x01, 0x01, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0xa0, 0x30, 0x71, 0xe0, 0x81, 0x00, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0x01, 0x10, 0x50, 0xe0, 
+	0x00, 0x10, 0xa0, 0x31, 0x02, 0x00, 0xa2, 0xe0, 
+	0x1e, 0xff, 0x2f, 0xe1, 0x02, 0x21, 0x11, 0xe2, 
+	0x00, 0x10, 0x61, 0x42, 0x40, 0xc0, 0x32, 0xe0, 
+	0x00, 0x00, 0x60, 0x22, 0x20, 0x32, 0x71, 0xe0, 
+	0x1d, 0x00, 0x00, 0x3a, 0x20, 0x34, 0x71, 0xe0, 
+	0x0f, 0x00, 0x00, 0x3a, 0x01, 0x13, 0xa0, 0xe1, 
+	0x20, 0x34, 0x71, 0xe0, 0x3f, 0x23, 0x82, 0xe3, 
+	0x0b, 0x00, 0x00, 0x3a, 0x01, 0x13, 0xa0, 0xe1, 
+	0x20, 0x34, 0x71, 0xe0, 0x3f, 0x26, 0x82, 0xe3, 
+	0x07, 0x00, 0x00, 0x3a, 0x01, 0x13, 0xa0, 0xe1, 
+	0x20, 0x34, 0x71, 0xe0, 0x3f, 0x29, 0x82, 0xe3, 
+	0x01, 0x13, 0xa0, 0x21, 0x3f, 0x2c, 0x82, 0x23, 
+	0x00, 0x30, 0x71, 0xe2, 0x1d, 0x00, 0x00, 0x2a, 
+	0x21, 0x13, 0xa0, 0x21, 0xa0, 0x33, 0x71, 0xe0, 
+	0x81, 0x03, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0x20, 0x33, 0x71, 0xe0, 0x01, 0x03, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0xa0, 0x32, 0x71, 0xe0, 
+	0x81, 0x02, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0x20, 0x32, 0x71, 0xe0, 0x01, 0x02, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0xa0, 0x31, 0x71, 0xe0, 
+	0x81, 0x01, 0x40, 0x20, 0x02, 0x20, 0xb2, 0xe0, 
+	0x20, 0x31, 0x71, 0xe0, 0x01, 0x01, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0xeb, 0xff, 0xff, 0x2a, 
+	0xa0, 0x30, 0x71, 0xe0, 0x81, 0x00, 0x40, 0x20, 
+	0x02, 0x20, 0xb2, 0xe0, 0x01, 0x10, 0x50, 0xe0, 
+	0x00, 0x10, 0xa0, 0x31, 0x02, 0x00, 0xa2, 0xe0, 
+	0xcc, 0xcf, 0xb0, 0xe1, 0x00, 0x00, 0x60, 0x42, 
+	0x00, 0x10, 0x61, 0x22, 0x1e, 0xff, 0x2f, 0xe1, 
+	0xcc, 0xcf, 0xb0, 0xe1, 0x00, 0x00, 0x60, 0x42, 
+	0x01, 0x40, 0x2d, 0xe9, 0x00, 0x00, 0xb0, 0xe3, 
+	0x00, 0x00, 0xa0, 0xe1, 0x02, 0x80, 0xbd, 0xe8, 
+	0x00, 0x20, 0xb0, 0xe3, 0x20, 0x32, 0x71, 0xe0, 
+	0xb4, 0xff, 0xff, 0x3a, 0x20, 0x34, 0x71, 0xe0, 
+	0xa6, 0xff, 0xff, 0x3a, 0x00, 0xc0, 0xa0, 0xe3, 
+	0xc5, 0xff, 0xff, 0xea, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x32, 0x30, 0x31, 0x31, 0x31, 0x31, 0x32, 0x38, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
+	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
+};
+
+int main(int argc, char *argv[])
+{
+	FILE * fid = fopen(argv[1], "wb");
+	if(fid == NULL) {
+		printf("Writing file Error!");
+		return 1;
+	} else {
+		int size = sizeof(stream) / sizeof(unsigned char);
+		for(int i = 0; i < size; i++) {
+			fwrite(&stream[i], sizeof(unsigned char), 1, fid);
+		}
+	}
+	fclose(fid);
+}
diff -ruN u-boot-2015.10/tools/mkbl2.c u-boot-vexpress-a9/tools/mkbl2.c
--- u-boot-2015.10/tools/mkbl2.c	1970-01-01 08:00:00.000000000 +0800
+++ u-boot-vexpress-a9/tools/mkbl2.c	2021-01-06 12:31:03.191468863 +0800
@@ -0,0 +1,83 @@
+/*
+Linux/GNU
+	gcc mkbl2.c -o mkbl2
+:
+	mkbl2 u-boot-spl.bin bl2.bin 14336
+*/
+
+#include <stdio.h>
+#include <string.h>
+#include <stdlib.h>
+
+int main (int argc, char *argv[])
+{
+	FILE *fp;
+	char *Buf, *a;
+	int BufLen;
+	int nbytes, fileLen;
+	int count;
+	unsigned int checksum = 0;
+	int i;
+
+	if (argc != 4) { /* 3 */
+		printf("Usage: mkbl2 <source file> <destination file> <size> \n");
+		return -1;
+	}
+
+	BufLen = atoi(argv[3]); /* (14336) */
+	Buf = (char *)malloc(BufLen); /* 14K */
+	memset(Buf, 0x00, BufLen); /* 0 */
+
+	fp = fopen(argv[1], "r"); /* bin(u-boot.bin) */
+	if( fp == NULL) { /*  */
+		printf("source file open error\n");
+		free(Buf); /*  */
+		return -1;
+	}
+
+	fseek(fp, 0L, SEEK_END);	/*  */
+	fileLen = ftell(fp);		/* , */
+	fseek(fp, 0L, SEEK_SET);	/*  */
+
+	/* old.bincount */
+	count = (fileLen < BufLen)? fileLen : BufLen;
+
+	nbytes = fread(Buf, 1, count, fp); /* bin(u-boot.bin)countBuf */
+
+	if (nbytes != count) { /*  */
+		printf("source file read error\n");
+		free(Buf);
+		fclose(fp);
+		return -1;
+	}
+
+	fclose(fp); /* bin */
+
+	/* BL2 + Signature */ /*  */
+	for(i = 0;i < (14 * 1024) - 4;i++) {
+		checksum += (unsigned char)(Buf[i]);
+	}
+	*(unsigned int*)(Buf+i) = checksum; /*  */
+	
+	fp = fopen(argv[2], "w");
+	if (fp == NULL) {
+		printf("destination file open error\n");
+		free(Buf);
+		return -1;
+	}
+
+	a = Buf; /* Buf */
+	nbytes = fwrite(a, 1, BufLen, fp); /* BL2+Signature(bl2.bin) */
+
+	if (nbytes != BufLen) { /*  */
+		printf("destination file write error\n");
+		free(Buf);
+		fclose(fp);
+		return -1;
+	}
+
+	free(Buf); /*  */
+	fclose(fp);
+
+	return 0;
+}
