;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, @1
	ADD -1, <-20
	SUB @-127, 100
	DJN -1, @-20
	CMP -700, -1
	SUB -700, -1
	CMP -207, <-120
	SLT 20, @12
	SUB @-127, 100
	ADD -30, 9
	SUB -26, 403
	SPL 0, #400
	SLT #270, <1
	SUB -26, 403
	SLT 20, @12
	DJN 6, @100
	SUB -207, <-120
	SUB 0, @1
	ADD 0, @1
	ADD 0, @1
	SLT 100, -100
	SUB 70, 0
	SUB -700, -1
	SLT 100, -100
	ADD -207, <-120
	DJN -1, @-20
	SUB 100, -100
	SPL 0, <702
	DJN <-127, 100
	SUB -700, -1
	SUB -700, -1
	CMP @-127, 100
	SUB -207, <-120
	CMP @-127, 100
	SUB -26, 403
	SLT 20, @12
	SUB @121, 103
	SUB @121, 103
	SUB -26, 403
	MOV @-127, 170
	SUB #72, @901
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB -26, 403
	SPL 0, <402
