<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"asynchronous design methodology" | Genetic Logic Lab</title><link>/tag/asynchronous-design-methodology/</link><atom:link href="/tag/asynchronous-design-methodology/index.xml" rel="self" type="application/rss+xml"/><description>"asynchronous design methodology"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Feb 2001 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"asynchronous design methodology"</title><link>/tag/asynchronous-design-methodology/</link></image><item><title>An asynchronous instruction length decoder</title><link>/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rotem-rappid-1999/</guid><description/></item></channel></rss>