Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 18 15:13:33 2024
| Host         : DESKTOP-ORA133Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proiect_timing_summary_routed.rpt -pb Proiect_timing_summary_routed.pb -rpx Proiect_timing_summary_routed.rpx -warn_on_violation
| Design       : Proiect
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 4.096ns (64.212%)  route 2.283ns (35.788%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Data_out_reg[0]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Data_out_reg[0]/Q
                         net (fo=1, routed)           2.283     2.702    Data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.677     6.378 r  Data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.378    Data_out[0]
    U16                                                               r  Data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.986ns (62.572%)  route 2.384ns (37.428%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Data_out_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Data_out_reg[1]/Q
                         net (fo=1, routed)           2.384     2.840    Data_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.370 r  Data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.370    Data_out[1]
    E19                                                               r  Data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.095ns (69.310%)  route 1.813ns (30.690%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Data_out_reg[2]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Data_out_reg[2]/Q
                         net (fo=1, routed)           1.813     2.232    Data_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676     5.908 r  Data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.908    Data_out[2]
    U19                                                               r  Data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.645ns  (logic 2.406ns (42.623%)  route 3.239ns (57.377%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    n_reg[20]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.645 r  n_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.645    n_reg[24]_i_1_n_6
    SLICE_X1Y18          FDRE                                         r  n_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 3.965ns (70.291%)  route 1.676ns (29.709%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Data_out_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Data_out_reg[3]/Q
                         net (fo=1, routed)           1.676     2.132    Data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.641 r  Data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.641    Data_out[3]
    V19                                                               r  Data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 2.311ns (41.640%)  route 3.239ns (58.360%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    n_reg[20]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.550 r  n_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.550    n_reg[24]_i_1_n_5
    SLICE_X1Y18          FDRE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.534ns  (logic 2.295ns (41.472%)  route 3.239ns (58.528%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    n_reg[20]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.534 r  n_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.534    n_reg[24]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  n_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.531ns  (logic 2.292ns (41.440%)  route 3.239ns (58.560%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.531    n_reg[20]_i_1_n_6
    SLICE_X1Y17          FDRE                                         r  n_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 2.271ns (41.217%)  route 3.239ns (58.783%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.510 r  n_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.510    n_reg[20]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.436ns  (logic 2.197ns (40.417%)  route 3.239ns (59.583%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[12]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  n_reg[12]/Q
                         net (fo=3, routed)           0.836     1.292    n_reg[12]
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.124     1.416 f  clock_i_13/O
                         net (fo=1, routed)           0.661     2.078    clock_i_13_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.202 r  clock_i_6/O
                         net (fo=1, routed)           0.426     2.628    clock_i_6_n_0
    SLICE_X2Y16          LUT5 (Prop_lut5_I1_O)        0.124     2.752 r  clock_i_2/O
                         net (fo=29, routed)          1.315     4.067    clock_i_2_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.191 r  n[0]_i_5/O
                         net (fo=1, routed)           0.000     4.191    n[0]_i_5_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.741 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.741    n_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.855 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.855    n_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.969 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.969    n_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.083 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.083    n_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.197    n_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.436 r  n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.436    n_reg[20]_i_1_n_5
    SLICE_X1Y17          FDRE                                         r  n_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.148ns (50.508%)  route 0.145ns (49.492%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  a_reg[3]/Q
                         net (fo=4, routed)           0.145     0.293    a_reg_n_0_[3]
    SLICE_X2Y18          FDRE                                         r  gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.209ns (55.415%)  route 0.168ns (44.585%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=5, routed)           0.168     0.332    p_2_in
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  gray[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    p_3_out[1]
    SLICE_X2Y18          FDRE                                         r  gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.212ns (55.767%)  route 0.168ns (44.233%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=5, routed)           0.168     0.332    p_2_in
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.048     0.380 r  gray[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_3_out[2]
    SLICE_X2Y18          FDRE                                         r  gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=5, routed)           0.175     0.339    p_2_in
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.043     0.382 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    plusOp[3]
    SLICE_X2Y17          FDCE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  a_reg[2]/Q
                         net (fo=5, routed)           0.175     0.339    p_2_in
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    plusOp[2]
    SLICE_X2Y17          FDCE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  n_reg[11]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[11]/Q
                         net (fo=3, routed)           0.170     0.311    n_reg[11]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  n[8]_i_2/O
                         net (fo=1, routed)           0.000     0.356    n[8]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  n_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    n_reg[8]_i_1_n_4
    SLICE_X1Y14          FDRE                                         r  n_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  n_reg[15]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[15]/Q
                         net (fo=3, routed)           0.170     0.311    n_reg[15]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  n[12]_i_2/O
                         net (fo=1, routed)           0.000     0.356    n[12]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    n_reg[12]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  n_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  n_reg[3]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    n_reg[3]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  n[0]_i_3/O
                         net (fo=1, routed)           0.000     0.356    n[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  n_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    n_reg[0]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  n_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  n_reg[7]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    n_reg[7]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  n[4]_i_2/O
                         net (fo=1, routed)           0.000     0.356    n[4]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  n_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    n_reg[4]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  n_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            n_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  n_reg[19]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  n_reg[19]/Q
                         net (fo=3, routed)           0.170     0.311    n_reg[19]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  n[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    n[16]_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    n_reg[16]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  n_reg[19]/D
  -------------------------------------------------------------------    -------------------





