
002LED_tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c84  08006c84  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c84  08006c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c8c  08006c8c  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c8c  08006c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c90  08006c90  00016c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08006c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          00014490  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200144ac  200144ac  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019e51  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003416  00000000  00000000  00039e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001348  00000000  00000000  0003d2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011c0  00000000  00000000  0003e600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023d9d  00000000  00000000  0003f7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015553  00000000  00000000  0006355d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7fa0  00000000  00000000  00078ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00150a50  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005070  00000000  00000000  00150aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b40 	.word	0x08006b40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	08006b40 	.word	0x08006b40

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20014404 	.word	0x20014404

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96e 	b.w	8000558 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468c      	mov	ip, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	f040 8083 	bne.w	80003aa <__udivmoddi4+0x116>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d947      	bls.n	800033a <__udivmoddi4+0xa6>
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	b142      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002b0:	f1c2 0020 	rsb	r0, r2, #32
 80002b4:	fa24 f000 	lsr.w	r0, r4, r0
 80002b8:	4091      	lsls	r1, r2
 80002ba:	4097      	lsls	r7, r2
 80002bc:	ea40 0c01 	orr.w	ip, r0, r1
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbbc f6f8 	udiv	r6, ip, r8
 80002cc:	fa1f fe87 	uxth.w	lr, r7
 80002d0:	fb08 c116 	mls	r1, r8, r6, ip
 80002d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d8:	fb06 f10e 	mul.w	r1, r6, lr
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002e6:	f080 8119 	bcs.w	800051c <__udivmoddi4+0x288>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8116 	bls.w	800051c <__udivmoddi4+0x288>
 80002f0:	3e02      	subs	r6, #2
 80002f2:	443b      	add	r3, r7
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fe0e 	mul.w	lr, r0, lr
 8000308:	45a6      	cmp	lr, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8105 	bcs.w	8000520 <__udivmoddi4+0x28c>
 8000316:	45a6      	cmp	lr, r4
 8000318:	f240 8102 	bls.w	8000520 <__udivmoddi4+0x28c>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000324:	eba4 040e 	sub.w	r4, r4, lr
 8000328:	2600      	movs	r6, #0
 800032a:	b11d      	cbz	r5, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c5 4300 	strd	r4, r3, [r5]
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xaa>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f282 	clz	r2, r2
 8000342:	2a00      	cmp	r2, #0
 8000344:	d150      	bne.n	80003e8 <__udivmoddi4+0x154>
 8000346:	1bcb      	subs	r3, r1, r7
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f f887 	uxth.w	r8, r7
 8000350:	2601      	movs	r6, #1
 8000352:	fbb3 fcfe 	udiv	ip, r3, lr
 8000356:	0c21      	lsrs	r1, r4, #16
 8000358:	fb0e 331c 	mls	r3, lr, ip, r3
 800035c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000360:	fb08 f30c 	mul.w	r3, r8, ip
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xe4>
 8000368:	1879      	adds	r1, r7, r1
 800036a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0xe2>
 8000370:	428b      	cmp	r3, r1
 8000372:	f200 80e9 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 8000376:	4684      	mov	ip, r0
 8000378:	1ac9      	subs	r1, r1, r3
 800037a:	b2a3      	uxth	r3, r4
 800037c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000380:	fb0e 1110 	mls	r1, lr, r0, r1
 8000384:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000388:	fb08 f800 	mul.w	r8, r8, r0
 800038c:	45a0      	cmp	r8, r4
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x10c>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x10a>
 8000398:	45a0      	cmp	r8, r4
 800039a:	f200 80d9 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 800039e:	4618      	mov	r0, r3
 80003a0:	eba4 0408 	sub.w	r4, r4, r8
 80003a4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a8:	e7bf      	b.n	800032a <__udivmoddi4+0x96>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x12e>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80b1 	beq.w	8000516 <__udivmoddi4+0x282>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x1cc>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0x140>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80b8 	bhi.w	8000544 <__udivmoddi4+0x2b0>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0103 	sbc.w	r1, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	468c      	mov	ip, r1
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0a8      	beq.n	8000334 <__udivmoddi4+0xa0>
 80003e2:	e9c5 4c00 	strd	r4, ip, [r5]
 80003e6:	e7a5      	b.n	8000334 <__udivmoddi4+0xa0>
 80003e8:	f1c2 0320 	rsb	r3, r2, #32
 80003ec:	fa20 f603 	lsr.w	r6, r0, r3
 80003f0:	4097      	lsls	r7, r2
 80003f2:	fa01 f002 	lsl.w	r0, r1, r2
 80003f6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fa:	40d9      	lsrs	r1, r3
 80003fc:	4330      	orrs	r0, r6
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	fbb1 f6fe 	udiv	r6, r1, lr
 8000404:	fa1f f887 	uxth.w	r8, r7
 8000408:	fb0e 1116 	mls	r1, lr, r6, r1
 800040c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000410:	fb06 f108 	mul.w	r1, r6, r8
 8000414:	4299      	cmp	r1, r3
 8000416:	fa04 f402 	lsl.w	r4, r4, r2
 800041a:	d909      	bls.n	8000430 <__udivmoddi4+0x19c>
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000422:	f080 808d 	bcs.w	8000540 <__udivmoddi4+0x2ac>
 8000426:	4299      	cmp	r1, r3
 8000428:	f240 808a 	bls.w	8000540 <__udivmoddi4+0x2ac>
 800042c:	3e02      	subs	r6, #2
 800042e:	443b      	add	r3, r7
 8000430:	1a5b      	subs	r3, r3, r1
 8000432:	b281      	uxth	r1, r0
 8000434:	fbb3 f0fe 	udiv	r0, r3, lr
 8000438:	fb0e 3310 	mls	r3, lr, r0, r3
 800043c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000440:	fb00 f308 	mul.w	r3, r0, r8
 8000444:	428b      	cmp	r3, r1
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x1c4>
 8000448:	1879      	adds	r1, r7, r1
 800044a:	f100 3cff 	add.w	ip, r0, #4294967295
 800044e:	d273      	bcs.n	8000538 <__udivmoddi4+0x2a4>
 8000450:	428b      	cmp	r3, r1
 8000452:	d971      	bls.n	8000538 <__udivmoddi4+0x2a4>
 8000454:	3802      	subs	r0, #2
 8000456:	4439      	add	r1, r7
 8000458:	1acb      	subs	r3, r1, r3
 800045a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800045e:	e778      	b.n	8000352 <__udivmoddi4+0xbe>
 8000460:	f1c6 0c20 	rsb	ip, r6, #32
 8000464:	fa03 f406 	lsl.w	r4, r3, r6
 8000468:	fa22 f30c 	lsr.w	r3, r2, ip
 800046c:	431c      	orrs	r4, r3
 800046e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800047a:	fa21 f10c 	lsr.w	r1, r1, ip
 800047e:	431f      	orrs	r7, r3
 8000480:	0c3b      	lsrs	r3, r7, #16
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fa1f f884 	uxth.w	r8, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000492:	fb09 fa08 	mul.w	sl, r9, r8
 8000496:	458a      	cmp	sl, r1
 8000498:	fa02 f206 	lsl.w	r2, r2, r6
 800049c:	fa00 f306 	lsl.w	r3, r0, r6
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x220>
 80004a2:	1861      	adds	r1, r4, r1
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	d248      	bcs.n	800053c <__udivmoddi4+0x2a8>
 80004aa:	458a      	cmp	sl, r1
 80004ac:	d946      	bls.n	800053c <__udivmoddi4+0x2a8>
 80004ae:	f1a9 0902 	sub.w	r9, r9, #2
 80004b2:	4421      	add	r1, r4
 80004b4:	eba1 010a 	sub.w	r1, r1, sl
 80004b8:	b2bf      	uxth	r7, r7
 80004ba:	fbb1 f0fe 	udiv	r0, r1, lr
 80004be:	fb0e 1110 	mls	r1, lr, r0, r1
 80004c2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004c6:	fb00 f808 	mul.w	r8, r0, r8
 80004ca:	45b8      	cmp	r8, r7
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x24a>
 80004ce:	19e7      	adds	r7, r4, r7
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d22e      	bcs.n	8000534 <__udivmoddi4+0x2a0>
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d92c      	bls.n	8000534 <__udivmoddi4+0x2a0>
 80004da:	3802      	subs	r0, #2
 80004dc:	4427      	add	r7, r4
 80004de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e2:	eba7 0708 	sub.w	r7, r7, r8
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	454f      	cmp	r7, r9
 80004ec:	46c6      	mov	lr, r8
 80004ee:	4649      	mov	r1, r9
 80004f0:	d31a      	bcc.n	8000528 <__udivmoddi4+0x294>
 80004f2:	d017      	beq.n	8000524 <__udivmoddi4+0x290>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x27a>
 80004f6:	ebb3 020e 	subs.w	r2, r3, lr
 80004fa:	eb67 0701 	sbc.w	r7, r7, r1
 80004fe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000502:	40f2      	lsrs	r2, r6
 8000504:	ea4c 0202 	orr.w	r2, ip, r2
 8000508:	40f7      	lsrs	r7, r6
 800050a:	e9c5 2700 	strd	r2, r7, [r5]
 800050e:	2600      	movs	r6, #0
 8000510:	4631      	mov	r1, r6
 8000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000516:	462e      	mov	r6, r5
 8000518:	4628      	mov	r0, r5
 800051a:	e70b      	b.n	8000334 <__udivmoddi4+0xa0>
 800051c:	4606      	mov	r6, r0
 800051e:	e6e9      	b.n	80002f4 <__udivmoddi4+0x60>
 8000520:	4618      	mov	r0, r3
 8000522:	e6fd      	b.n	8000320 <__udivmoddi4+0x8c>
 8000524:	4543      	cmp	r3, r8
 8000526:	d2e5      	bcs.n	80004f4 <__udivmoddi4+0x260>
 8000528:	ebb8 0e02 	subs.w	lr, r8, r2
 800052c:	eb69 0104 	sbc.w	r1, r9, r4
 8000530:	3801      	subs	r0, #1
 8000532:	e7df      	b.n	80004f4 <__udivmoddi4+0x260>
 8000534:	4608      	mov	r0, r1
 8000536:	e7d2      	b.n	80004de <__udivmoddi4+0x24a>
 8000538:	4660      	mov	r0, ip
 800053a:	e78d      	b.n	8000458 <__udivmoddi4+0x1c4>
 800053c:	4681      	mov	r9, r0
 800053e:	e7b9      	b.n	80004b4 <__udivmoddi4+0x220>
 8000540:	4666      	mov	r6, ip
 8000542:	e775      	b.n	8000430 <__udivmoddi4+0x19c>
 8000544:	4630      	mov	r0, r6
 8000546:	e74a      	b.n	80003de <__udivmoddi4+0x14a>
 8000548:	f1ac 0c02 	sub.w	ip, ip, #2
 800054c:	4439      	add	r1, r7
 800054e:	e713      	b.n	8000378 <__udivmoddi4+0xe4>
 8000550:	3802      	subs	r0, #2
 8000552:	443c      	add	r4, r7
 8000554:	e724      	b.n	80003a0 <__udivmoddi4+0x10c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000562:	f000 fb7b 	bl	8000c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000566:	f000 f86d 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056a:	f000 f8d5 	bl	8000718 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //Enable the Cycle counter
  	  DWT_CTRL |= (1<<0);
 800056e:	4b2d      	ldr	r3, [pc, #180]	; (8000624 <main+0xc8>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a2c      	ldr	r2, [pc, #176]	; (8000624 <main+0xc8>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]
  	 SEGGER_UART_init(500000);
 800057a:	482b      	ldr	r0, [pc, #172]	; (8000628 <main+0xcc>)
 800057c:	f004 fbe8 	bl	8004d50 <SEGGER_UART_init>
  	 SEGGER_SYSVIEW_Conf();
 8000580:	f004 fa18 	bl	80049b4 <SEGGER_SYSVIEW_Conf>
  	  //SEGGER_SYSVIEW_Start();

  	  status = xTaskCreate(LED1_function,"GREEN LED",200,NULL,2, &LED1_handle);
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	9301      	str	r3, [sp, #4]
 800058a:	2302      	movs	r3, #2
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2300      	movs	r3, #0
 8000590:	22c8      	movs	r2, #200	; 0xc8
 8000592:	4926      	ldr	r1, [pc, #152]	; (800062c <main+0xd0>)
 8000594:	4826      	ldr	r0, [pc, #152]	; (8000630 <main+0xd4>)
 8000596:	f002 fb99 	bl	8002ccc <xTaskCreate>
 800059a:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 800059c:	69fb      	ldr	r3, [r7, #28]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d00a      	beq.n	80005b8 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a6:	f383 8811 	msr	BASEPRI, r3
 80005aa:	f3bf 8f6f 	isb	sy
 80005ae:	f3bf 8f4f 	dsb	sy
 80005b2:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b4:	bf00      	nop
 80005b6:	e7fe      	b.n	80005b6 <main+0x5a>

  	  status = xTaskCreate(LED2_function,"RED LED",200,NULL,2, &LED2_handle);
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	22c8      	movs	r2, #200	; 0xc8
 80005c6:	491b      	ldr	r1, [pc, #108]	; (8000634 <main+0xd8>)
 80005c8:	481b      	ldr	r0, [pc, #108]	; (8000638 <main+0xdc>)
 80005ca:	f002 fb7f 	bl	8002ccc <xTaskCreate>
 80005ce:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00a      	beq.n	80005ec <main+0x90>
        __asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	617b      	str	r3, [r7, #20]
    }
 80005e8:	bf00      	nop
 80005ea:	e7fe      	b.n	80005ea <main+0x8e>

  	  status = xTaskCreate(LED3_function,"ORANGE LED",200,NULL,2, &LED3_handle);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	2302      	movs	r3, #2
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2300      	movs	r3, #0
 80005f6:	22c8      	movs	r2, #200	; 0xc8
 80005f8:	4910      	ldr	r1, [pc, #64]	; (800063c <main+0xe0>)
 80005fa:	4811      	ldr	r0, [pc, #68]	; (8000640 <main+0xe4>)
 80005fc:	f002 fb66 	bl	8002ccc <xTaskCreate>
 8000600:	61f8      	str	r0, [r7, #28]
  	  configASSERT(status == pdPASS);
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d00a      	beq.n	800061e <main+0xc2>
        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	613b      	str	r3, [r7, #16]
    }
 800061a:	bf00      	nop
 800061c:	e7fe      	b.n	800061c <main+0xc0>



  	  vTaskStartScheduler();
 800061e:	f002 fcab 	bl	8002f78 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000622:	e7fe      	b.n	8000622 <main+0xc6>
 8000624:	e0001000 	.word	0xe0001000
 8000628:	0007a120 	.word	0x0007a120
 800062c:	08006b58 	.word	0x08006b58
 8000630:	080009d5 	.word	0x080009d5
 8000634:	08006b64 	.word	0x08006b64
 8000638:	08000a09 	.word	0x08000a09
 800063c:	08006b6c 	.word	0x08006b6c
 8000640:	08000a3d 	.word	0x08000a3d

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f006 fa6c 	bl	8006b30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a0:	2301      	movs	r3, #1
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006aa:	2302      	movs	r3, #2
 80006ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c2:	2307      	movs	r3, #7
 80006c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 fdde 	bl	800128c <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d6:	f000 f9dd 	bl	8000a94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2105      	movs	r1, #5
 80006f8:	4618      	mov	r0, r3
 80006fa:	f001 f83f 	bl	800177c <HAL_RCC_ClockConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000704:	f000 f9c6 	bl	8000a94 <Error_Handler>
  }
}
 8000708:	bf00      	nop
 800070a:	3750      	adds	r7, #80	; 0x50
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	4ba2      	ldr	r3, [pc, #648]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4aa1      	ldr	r2, [pc, #644]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9f      	ldr	r3, [pc, #636]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	4b9b      	ldr	r3, [pc, #620]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a9a      	ldr	r2, [pc, #616]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b98      	ldr	r3, [pc, #608]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b94      	ldr	r3, [pc, #592]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a93      	ldr	r2, [pc, #588]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b91      	ldr	r3, [pc, #580]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b8d      	ldr	r3, [pc, #564]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a8c      	ldr	r2, [pc, #560]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b8a      	ldr	r3, [pc, #552]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b86      	ldr	r3, [pc, #536]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a85      	ldr	r2, [pc, #532]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b83      	ldr	r3, [pc, #524]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b7f      	ldr	r3, [pc, #508]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a7e      	ldr	r2, [pc, #504]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b7c      	ldr	r3, [pc, #496]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4879      	ldr	r0, [pc, #484]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80007dc:	f000 fd22 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	4877      	ldr	r0, [pc, #476]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80007e6:	f000 fd1d 	bl	8001224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ea:	2200      	movs	r2, #0
 80007ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f0:	4875      	ldr	r0, [pc, #468]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80007f2:	f000 fd17 	bl	8001224 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f6:	2308      	movs	r3, #8
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486c      	ldr	r0, [pc, #432]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800080e:	f000 fb6d 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4866      	ldr	r0, [pc, #408]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800082a:	f000 fb5f 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	2305      	movs	r3, #5
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	485e      	ldr	r0, [pc, #376]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800084a:	f000 fb4f 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000852:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000856:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	485a      	ldr	r0, [pc, #360]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000864:	f000 fb42 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000868:	2310      	movs	r3, #16
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000878:	2306      	movs	r3, #6
 800087a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4852      	ldr	r0, [pc, #328]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000884:	f000 fb32 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000888:	23e0      	movs	r3, #224	; 0xe0
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000898:	2305      	movs	r3, #5
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	484a      	ldr	r0, [pc, #296]	; (80009cc <MX_GPIO_Init+0x2b4>)
 80008a4:	f000 fb22 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008a8:	2304      	movs	r3, #4
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008bc:	f000 fb16 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	483c      	ldr	r0, [pc, #240]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008de:	f000 fb05 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008e6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	4833      	ldr	r0, [pc, #204]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80008fc:	f000 faf6 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000900:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000912:	2306      	movs	r3, #6
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4829      	ldr	r0, [pc, #164]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800091e:	f000 fae5 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000922:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4825      	ldr	r0, [pc, #148]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000938:	f000 fad8 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800093c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094e:	230a      	movs	r3, #10
 8000950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	481c      	ldr	r0, [pc, #112]	; (80009cc <MX_GPIO_Init+0x2b4>)
 800095a:	f000 fac7 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095e:	2320      	movs	r3, #32
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4815      	ldr	r0, [pc, #84]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 8000972:	f000 fabb 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000976:	f44f 7310 	mov.w	r3, #576	; 0x240
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800097c:	2312      	movs	r3, #18
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000980:	2301      	movs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000988:	2304      	movs	r3, #4
 800098a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 8000994:	f000 faaa 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80009ae:	f000 fa9d 	bl	8000eec <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <LED1_function>:

/* USER CODE BEGIN 4 */
static void LED1_function(void* parameters)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	while(1)
		{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling Green LED");
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80009dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e0:	4807      	ldr	r0, [pc, #28]	; (8000a00 <LED1_function+0x2c>)
 80009e2:	f000 fc38 	bl	8001256 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80009e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ea:	f000 f979 	bl	8000ce0 <HAL_Delay>
			taskYIELD();
 80009ee:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <LED1_function+0x30>)
 80009f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	f3bf 8f4f 	dsb	sy
 80009fa:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80009fe:	e7ed      	b.n	80009dc <LED1_function+0x8>
 8000a00:	40020c00 	.word	0x40020c00
 8000a04:	e000ed04 	.word	0xe000ed04

08000a08 <LED2_function>:
		}

}
static void LED2_function(void* parameters)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]

	while(1)
		{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling RED LED");
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000a10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a14:	4807      	ldr	r0, [pc, #28]	; (8000a34 <LED2_function+0x2c>)
 8000a16:	f000 fc1e 	bl	8001256 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000a1a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a1e:	f000 f95f 	bl	8000ce0 <HAL_Delay>
			taskYIELD();
 8000a22:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <LED2_function+0x30>)
 8000a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	f3bf 8f4f 	dsb	sy
 8000a2e:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000a32:	e7ed      	b.n	8000a10 <LED2_function+0x8>
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	e000ed04 	.word	0xe000ed04

08000a3c <LED3_function>:
		}

}
static void LED3_function(void* parameters)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

	while(1)
		{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling ORANGE LED");
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a48:	4807      	ldr	r0, [pc, #28]	; (8000a68 <LED3_function+0x2c>)
 8000a4a:	f000 fc04 	bl	8001256 <HAL_GPIO_TogglePin>
			HAL_Delay(400);
 8000a4e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a52:	f000 f945 	bl	8000ce0 <HAL_Delay>

			taskYIELD();
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <LED3_function+0x30>)
 8000a58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	f3bf 8f6f 	isb	sy
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a66:	e7ed      	b.n	8000a44 <LED3_function+0x8>
 8000a68:	40020c00 	.word	0x40020c00
 8000a6c:	e000ed04 	.word	0xe000ed04

08000a70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d101      	bne.n	8000a86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a82:	f000 f90d 	bl	8000ca0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40001000 	.word	0x40001000

08000a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <Error_Handler+0x8>
	...

08000aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	4a0f      	ldr	r2, [pc, #60]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	4a08      	ldr	r2, [pc, #32]	; (8000aec <HAL_MspInit+0x4c>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_MspInit+0x4c>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
vInitPrioGroupValue();
 8000ade:	f003 fbb3 	bl	8004248 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800

08000af0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08c      	sub	sp, #48	; 0x30
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b00:	2200      	movs	r2, #0
 8000b02:	6879      	ldr	r1, [r7, #4]
 8000b04:	2036      	movs	r0, #54	; 0x36
 8000b06:	f000 f9c7 	bl	8000e98 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b0a:	2036      	movs	r0, #54	; 0x36
 8000b0c:	f000 f9e0 	bl	8000ed0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b18:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b1a:	f043 0310 	orr.w	r3, r3, #16
 8000b1e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b20:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b24:	f003 0310 	and.w	r3, r3, #16
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b2c:	f107 0210 	add.w	r2, r7, #16
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 f808 	bl	8001b4c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b3c:	f000 fff2 	bl	8001b24 <HAL_RCC_GetPCLK1Freq>
 8000b40:	4603      	mov	r3, r0
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b48:	4a13      	ldr	r2, [pc, #76]	; (8000b98 <HAL_InitTick+0xa8>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	0c9b      	lsrs	r3, r3, #18
 8000b50:	3b01      	subs	r3, #1
 8000b52:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <HAL_InitTick+0xac>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <HAL_InitTick+0xb0>)
 8000b58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <HAL_InitTick+0xac>)
 8000b5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b60:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b62:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <HAL_InitTick+0xac>)
 8000b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b66:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <HAL_InitTick+0xac>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <HAL_InitTick+0xac>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b74:	4809      	ldr	r0, [pc, #36]	; (8000b9c <HAL_InitTick+0xac>)
 8000b76:	f001 f81b 	bl	8001bb0 <HAL_TIM_Base_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d104      	bne.n	8000b8a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <HAL_InitTick+0xac>)
 8000b82:	f001 f86f 	bl	8001c64 <HAL_TIM_Base_Start_IT>
 8000b86:	4603      	mov	r3, r0
 8000b88:	e000      	b.n	8000b8c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3730      	adds	r7, #48	; 0x30
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40023800 	.word	0x40023800
 8000b98:	431bde83 	.word	0x431bde83
 8000b9c:	20014378 	.word	0x20014378
 8000ba0:	40001000 	.word	0x40001000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler+0x4>

08000baa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <BusFault_Handler+0x4>

08000bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <UsageFault_Handler+0x4>

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <TIM6_DAC_IRQHandler+0x10>)
 8000bd6:	f001 f8b5 	bl	8001d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20014378 	.word	0x20014378

08000be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <SystemInit+0x20>)
 8000bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bee:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <SystemInit+0x20>)
 8000bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c0e:	490e      	ldr	r1, [pc, #56]	; (8000c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c14:	e002      	b.n	8000c1c <LoopCopyDataInit>

08000c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1a:	3304      	adds	r3, #4

08000c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c20:	d3f9      	bcc.n	8000c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c22:	4a0b      	ldr	r2, [pc, #44]	; (8000c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c24:	4c0b      	ldr	r4, [pc, #44]	; (8000c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c28:	e001      	b.n	8000c2e <LoopFillZerobss>

08000c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c2c:	3204      	adds	r2, #4

08000c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c30:	d3fb      	bcc.n	8000c2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c32:	f7ff ffd7 	bl	8000be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c36:	f005 ff3b 	bl	8006ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3a:	f7ff fc8f 	bl	800055c <main>
  bx  lr    
 8000c3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c4c:	08006c94 	.word	0x08006c94
  ldr r2, =_sbss
 8000c50:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c54:	200144ac 	.word	0x200144ac

08000c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <ADC_IRQHandler>
	...

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <HAL_Init+0x40>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_Init+0x40>)
 8000c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <HAL_Init+0x40>)
 8000c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 f8fc 	bl	8000e82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	200f      	movs	r0, #15
 8000c8c:	f7ff ff30 	bl	8000af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff ff06 	bl	8000aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023c00 	.word	0x40023c00

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	200143c0 	.word	0x200143c0

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	; (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	200143c0 	.word	0x200143c0

08000ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce8:	f7ff ffee 	bl	8000cc8 <HAL_GetTick>
 8000cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf8:	d005      	beq.n	8000d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_Delay+0x44>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4413      	add	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d06:	bf00      	nop
 8000d08:	f7ff ffde 	bl	8000cc8 <HAL_GetTick>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d8f7      	bhi.n	8000d08 <HAL_Delay+0x28>
  {
  }
}
 8000d18:	bf00      	nop
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008

08000d28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f003 0307 	and.w	r3, r3, #7
 8000d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3e:	68ba      	ldr	r2, [r7, #8]
 8000d40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d44:	4013      	ands	r3, r2
 8000d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5a:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <__NVIC_SetPriorityGrouping+0x44>)
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	60d3      	str	r3, [r2, #12]
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <__NVIC_GetPriorityGrouping+0x18>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	f003 0307 	and.w	r3, r3, #7
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	db0b      	blt.n	8000db6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 021f 	and.w	r2, r3, #31
 8000da4:	4907      	ldr	r1, [pc, #28]	; (8000dc4 <__NVIC_EnableIRQ+0x38>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	095b      	lsrs	r3, r3, #5
 8000dac:	2001      	movs	r0, #1
 8000dae:	fa00 f202 	lsl.w	r2, r0, r2
 8000db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ff4c 	bl	8000d28 <__NVIC_SetPriorityGrouping>
}
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eaa:	f7ff ff61 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 8000eae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	68b9      	ldr	r1, [r7, #8]
 8000eb4:	6978      	ldr	r0, [r7, #20]
 8000eb6:	f7ff ffb1 	bl	8000e1c <NVIC_EncodePriority>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff80 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000ec8:	bf00      	nop
 8000eca:	3718      	adds	r7, #24
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff ff54 	bl	8000d8c <__NVIC_EnableIRQ>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	; 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	e16b      	b.n	80011e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	f040 815a 	bne.w	80011da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d005      	beq.n	8000f3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d130      	bne.n	8000fa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	2203      	movs	r2, #3
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4013      	ands	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	091b      	lsrs	r3, r3, #4
 8000f8a:	f003 0201 	and.w	r2, r3, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b03      	cmp	r3, #3
 8000faa:	d017      	beq.n	8000fdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d123      	bne.n	8001030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	08da      	lsrs	r2, r3, #3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3208      	adds	r2, #8
 8000ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	220f      	movs	r2, #15
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	691a      	ldr	r2, [r3, #16]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	69b9      	ldr	r1, [r7, #24]
 800102c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0203 	and.w	r2, r3, #3
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 80b4 	beq.w	80011da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b60      	ldr	r3, [pc, #384]	; (80011f8 <HAL_GPIO_Init+0x30c>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	4a5f      	ldr	r2, [pc, #380]	; (80011f8 <HAL_GPIO_Init+0x30c>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001080:	6453      	str	r3, [r2, #68]	; 0x44
 8001082:	4b5d      	ldr	r3, [pc, #372]	; (80011f8 <HAL_GPIO_Init+0x30c>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108e:	4a5b      	ldr	r2, [pc, #364]	; (80011fc <HAL_GPIO_Init+0x310>)
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a52      	ldr	r2, [pc, #328]	; (8001200 <HAL_GPIO_Init+0x314>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d02b      	beq.n	8001112 <HAL_GPIO_Init+0x226>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a51      	ldr	r2, [pc, #324]	; (8001204 <HAL_GPIO_Init+0x318>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d025      	beq.n	800110e <HAL_GPIO_Init+0x222>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a50      	ldr	r2, [pc, #320]	; (8001208 <HAL_GPIO_Init+0x31c>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d01f      	beq.n	800110a <HAL_GPIO_Init+0x21e>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a4f      	ldr	r2, [pc, #316]	; (800120c <HAL_GPIO_Init+0x320>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d019      	beq.n	8001106 <HAL_GPIO_Init+0x21a>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4e      	ldr	r2, [pc, #312]	; (8001210 <HAL_GPIO_Init+0x324>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d013      	beq.n	8001102 <HAL_GPIO_Init+0x216>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4d      	ldr	r2, [pc, #308]	; (8001214 <HAL_GPIO_Init+0x328>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d00d      	beq.n	80010fe <HAL_GPIO_Init+0x212>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4c      	ldr	r2, [pc, #304]	; (8001218 <HAL_GPIO_Init+0x32c>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d007      	beq.n	80010fa <HAL_GPIO_Init+0x20e>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4b      	ldr	r2, [pc, #300]	; (800121c <HAL_GPIO_Init+0x330>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d101      	bne.n	80010f6 <HAL_GPIO_Init+0x20a>
 80010f2:	2307      	movs	r3, #7
 80010f4:	e00e      	b.n	8001114 <HAL_GPIO_Init+0x228>
 80010f6:	2308      	movs	r3, #8
 80010f8:	e00c      	b.n	8001114 <HAL_GPIO_Init+0x228>
 80010fa:	2306      	movs	r3, #6
 80010fc:	e00a      	b.n	8001114 <HAL_GPIO_Init+0x228>
 80010fe:	2305      	movs	r3, #5
 8001100:	e008      	b.n	8001114 <HAL_GPIO_Init+0x228>
 8001102:	2304      	movs	r3, #4
 8001104:	e006      	b.n	8001114 <HAL_GPIO_Init+0x228>
 8001106:	2303      	movs	r3, #3
 8001108:	e004      	b.n	8001114 <HAL_GPIO_Init+0x228>
 800110a:	2302      	movs	r3, #2
 800110c:	e002      	b.n	8001114 <HAL_GPIO_Init+0x228>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <HAL_GPIO_Init+0x228>
 8001112:	2300      	movs	r3, #0
 8001114:	69fa      	ldr	r2, [r7, #28]
 8001116:	f002 0203 	and.w	r2, r2, #3
 800111a:	0092      	lsls	r2, r2, #2
 800111c:	4093      	lsls	r3, r2
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4313      	orrs	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001124:	4935      	ldr	r1, [pc, #212]	; (80011fc <HAL_GPIO_Init+0x310>)
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	089b      	lsrs	r3, r3, #2
 800112a:	3302      	adds	r3, #2
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001132:	4b3b      	ldr	r3, [pc, #236]	; (8001220 <HAL_GPIO_Init+0x334>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	4313      	orrs	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001156:	4a32      	ldr	r2, [pc, #200]	; (8001220 <HAL_GPIO_Init+0x334>)
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800115c:	4b30      	ldr	r3, [pc, #192]	; (8001220 <HAL_GPIO_Init+0x334>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4313      	orrs	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001180:	4a27      	ldr	r2, [pc, #156]	; (8001220 <HAL_GPIO_Init+0x334>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <HAL_GPIO_Init+0x334>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011aa:	4a1d      	ldr	r2, [pc, #116]	; (8001220 <HAL_GPIO_Init+0x334>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <HAL_GPIO_Init+0x334>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <HAL_GPIO_Init+0x334>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	3301      	adds	r3, #1
 80011de:	61fb      	str	r3, [r7, #28]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	2b0f      	cmp	r3, #15
 80011e4:	f67f ae90 	bls.w	8000f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011e8:	bf00      	nop
 80011ea:	bf00      	nop
 80011ec:	3724      	adds	r7, #36	; 0x24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40013800 	.word	0x40013800
 8001200:	40020000 	.word	0x40020000
 8001204:	40020400 	.word	0x40020400
 8001208:	40020800 	.word	0x40020800
 800120c:	40020c00 	.word	0x40020c00
 8001210:	40021000 	.word	0x40021000
 8001214:	40021400 	.word	0x40021400
 8001218:	40021800 	.word	0x40021800
 800121c:	40021c00 	.word	0x40021c00
 8001220:	40013c00 	.word	0x40013c00

08001224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	807b      	strh	r3, [r7, #2]
 8001230:	4613      	mov	r3, r2
 8001232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001234:	787b      	ldrb	r3, [r7, #1]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d003      	beq.n	8001242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800123a:	887a      	ldrh	r2, [r7, #2]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001240:	e003      	b.n	800124a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	041a      	lsls	r2, r3, #16
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	619a      	str	r2, [r3, #24]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	460b      	mov	r3, r1
 8001260:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001268:	887a      	ldrh	r2, [r7, #2]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4013      	ands	r3, r2
 800126e:	041a      	lsls	r2, r3, #16
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	43d9      	mvns	r1, r3
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	400b      	ands	r3, r1
 8001278:	431a      	orrs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	619a      	str	r2, [r3, #24]
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e264      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d075      	beq.n	8001396 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012aa:	4ba3      	ldr	r3, [pc, #652]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d00c      	beq.n	80012d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b6:	4ba0      	ldr	r3, [pc, #640]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012be:	2b08      	cmp	r3, #8
 80012c0:	d112      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c2:	4b9d      	ldr	r3, [pc, #628]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ce:	d10b      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d0:	4b99      	ldr	r3, [pc, #612]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d05b      	beq.n	8001394 <HAL_RCC_OscConfig+0x108>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d157      	bne.n	8001394 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e23f      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f0:	d106      	bne.n	8001300 <HAL_RCC_OscConfig+0x74>
 80012f2:	4b91      	ldr	r3, [pc, #580]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a90      	ldr	r2, [pc, #576]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e01d      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0x98>
 800130a:	4b8b      	ldr	r3, [pc, #556]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a8a      	ldr	r2, [pc, #552]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b88      	ldr	r3, [pc, #544]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a87      	ldr	r2, [pc, #540]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e00b      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a83      	ldr	r2, [pc, #524]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800132a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b81      	ldr	r3, [pc, #516]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a80      	ldr	r2, [pc, #512]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d013      	beq.n	800136c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fcc0 	bl	8000cc8 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134c:	f7ff fcbc 	bl	8000cc8 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b64      	cmp	r3, #100	; 0x64
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e204      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b76      	ldr	r3, [pc, #472]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0xc0>
 800136a:	e014      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fcac 	bl	8000cc8 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fca8 	bl	8000cc8 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b64      	cmp	r3, #100	; 0x64
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e1f0      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	4b6c      	ldr	r3, [pc, #432]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0xe8>
 8001392:	e000      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d063      	beq.n	800146a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013a2:	4b65      	ldr	r3, [pc, #404]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00b      	beq.n	80013c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ae:	4b62      	ldr	r3, [pc, #392]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d11c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ba:	4b5f      	ldr	r3, [pc, #380]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d116      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c6:	4b5c      	ldr	r3, [pc, #368]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d001      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e1c4      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4952      	ldr	r1, [pc, #328]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f2:	e03a      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d020      	beq.n	800143e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013fc:	4b4f      	ldr	r3, [pc, #316]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001402:	f7ff fc61 	bl	8000cc8 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140a:	f7ff fc5d 	bl	8000cc8 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e1a5      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	4b46      	ldr	r3, [pc, #280]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	4940      	ldr	r1, [pc, #256]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	4313      	orrs	r3, r2
 800143a:	600b      	str	r3, [r1, #0]
 800143c:	e015      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fc40 	bl	8000cc8 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff fc3c 	bl	8000cc8 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e184      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f0      	bne.n	800144c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d030      	beq.n	80014d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d016      	beq.n	80014ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147e:	4b30      	ldr	r3, [pc, #192]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001484:	f7ff fc20 	bl	8000cc8 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff fc1c 	bl	8000cc8 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e164      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0x200>
 80014aa:	e015      	b.n	80014d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b2:	f7ff fc09 	bl	8000cc8 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ba:	f7ff fc05 	bl	8000cc8 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e14d      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a0 	beq.w	8001626 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10f      	bne.n	8001516 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001504:	6413      	str	r3, [r2, #64]	; 0x40
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001512:	2301      	movs	r3, #1
 8001514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800151e:	2b00      	cmp	r3, #0
 8001520:	d121      	bne.n	8001566 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152e:	f7ff fbcb 	bl	8000cc8 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001534:	e011      	b.n	800155a <HAL_RCC_OscConfig+0x2ce>
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	42470000 	.word	0x42470000
 8001540:	42470e80 	.word	0x42470e80
 8001544:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001548:	f7ff fbbe 	bl	8000cc8 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e106      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b85      	ldr	r3, [pc, #532]	; (8001770 <HAL_RCC_OscConfig+0x4e4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d106      	bne.n	800157c <HAL_RCC_OscConfig+0x2f0>
 800156e:	4b81      	ldr	r3, [pc, #516]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	4a80      	ldr	r2, [pc, #512]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6713      	str	r3, [r2, #112]	; 0x70
 800157a:	e01c      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b05      	cmp	r3, #5
 8001582:	d10c      	bne.n	800159e <HAL_RCC_OscConfig+0x312>
 8001584:	4b7b      	ldr	r3, [pc, #492]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001588:	4a7a      	ldr	r2, [pc, #488]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 800158a:	f043 0304 	orr.w	r3, r3, #4
 800158e:	6713      	str	r3, [r2, #112]	; 0x70
 8001590:	4b78      	ldr	r3, [pc, #480]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001594:	4a77      	ldr	r2, [pc, #476]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6713      	str	r3, [r2, #112]	; 0x70
 800159c:	e00b      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800159e:	4b75      	ldr	r3, [pc, #468]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	4a74      	ldr	r2, [pc, #464]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	6713      	str	r3, [r2, #112]	; 0x70
 80015aa:	4b72      	ldr	r3, [pc, #456]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	4a71      	ldr	r2, [pc, #452]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80015b0:	f023 0304 	bic.w	r3, r3, #4
 80015b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d015      	beq.n	80015ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015be:	f7ff fb83 	bl	8000cc8 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c4:	e00a      	b.n	80015dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c6:	f7ff fb7f 	bl	8000cc8 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e0c5      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015dc:	4b65      	ldr	r3, [pc, #404]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0ee      	beq.n	80015c6 <HAL_RCC_OscConfig+0x33a>
 80015e8:	e014      	b.n	8001614 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fb6d 	bl	8000cc8 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f0:	e00a      	b.n	8001608 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f2:	f7ff fb69 	bl	8000cc8 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001600:	4293      	cmp	r3, r2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e0af      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001608:	4b5a      	ldr	r3, [pc, #360]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1ee      	bne.n	80015f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001614:	7dfb      	ldrb	r3, [r7, #23]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d105      	bne.n	8001626 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800161a:	4b56      	ldr	r3, [pc, #344]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a55      	ldr	r2, [pc, #340]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 809b 	beq.w	8001766 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001630:	4b50      	ldr	r3, [pc, #320]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b08      	cmp	r3, #8
 800163a:	d05c      	beq.n	80016f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d141      	bne.n	80016c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001644:	4b4c      	ldr	r3, [pc, #304]	; (8001778 <HAL_RCC_OscConfig+0x4ec>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff fb3d 	bl	8000cc8 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7ff fb39 	bl	8000cc8 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e081      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001664:	4b43      	ldr	r3, [pc, #268]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f0      	bne.n	8001652 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69da      	ldr	r2, [r3, #28]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	019b      	lsls	r3, r3, #6
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001686:	085b      	lsrs	r3, r3, #1
 8001688:	3b01      	subs	r3, #1
 800168a:	041b      	lsls	r3, r3, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001692:	061b      	lsls	r3, r3, #24
 8001694:	4937      	ldr	r1, [pc, #220]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001696:	4313      	orrs	r3, r2
 8001698:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800169a:	4b37      	ldr	r3, [pc, #220]	; (8001778 <HAL_RCC_OscConfig+0x4ec>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fb12 	bl	8000cc8 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a8:	f7ff fb0e 	bl	8000cc8 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e056      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ba:	4b2e      	ldr	r3, [pc, #184]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x41c>
 80016c6:	e04e      	b.n	8001766 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c8:	4b2b      	ldr	r3, [pc, #172]	; (8001778 <HAL_RCC_OscConfig+0x4ec>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ce:	f7ff fafb 	bl	8000cc8 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d6:	f7ff faf7 	bl	8000cc8 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e03f      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e8:	4b22      	ldr	r3, [pc, #136]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x44a>
 80016f4:	e037      	b.n	8001766 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e032      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <HAL_RCC_OscConfig+0x4e8>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d028      	beq.n	8001762 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800171a:	429a      	cmp	r2, r3
 800171c:	d121      	bne.n	8001762 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001728:	429a      	cmp	r2, r3
 800172a:	d11a      	bne.n	8001762 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001732:	4013      	ands	r3, r2
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001738:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800173a:	4293      	cmp	r3, r2
 800173c:	d111      	bne.n	8001762 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001748:	085b      	lsrs	r3, r3, #1
 800174a:	3b01      	subs	r3, #1
 800174c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174e:	429a      	cmp	r2, r3
 8001750:	d107      	bne.n	8001762 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800175e:	429a      	cmp	r2, r3
 8001760:	d001      	beq.n	8001766 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001766:	2300      	movs	r3, #0
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40007000 	.word	0x40007000
 8001774:	40023800 	.word	0x40023800
 8001778:	42470060 	.word	0x42470060

0800177c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0cc      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001790:	4b68      	ldr	r3, [pc, #416]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0307 	and.w	r3, r3, #7
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d90c      	bls.n	80017b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179e:	4b65      	ldr	r3, [pc, #404]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a6:	4b63      	ldr	r3, [pc, #396]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d001      	beq.n	80017b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e0b8      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d020      	beq.n	8001806 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017d0:	4b59      	ldr	r3, [pc, #356]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	4a58      	ldr	r2, [pc, #352]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d005      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e8:	4b53      	ldr	r3, [pc, #332]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	4a52      	ldr	r2, [pc, #328]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017f4:	4b50      	ldr	r3, [pc, #320]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	494d      	ldr	r1, [pc, #308]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 8001802:	4313      	orrs	r3, r2
 8001804:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	2b00      	cmp	r3, #0
 8001810:	d044      	beq.n	800189c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d107      	bne.n	800182a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181a:	4b47      	ldr	r3, [pc, #284]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d119      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e07f      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b02      	cmp	r3, #2
 8001830:	d003      	beq.n	800183a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001836:	2b03      	cmp	r3, #3
 8001838:	d107      	bne.n	800184a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800183a:	4b3f      	ldr	r3, [pc, #252]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d109      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e06f      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184a:	4b3b      	ldr	r3, [pc, #236]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e067      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800185a:	4b37      	ldr	r3, [pc, #220]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f023 0203 	bic.w	r2, r3, #3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4934      	ldr	r1, [pc, #208]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	4313      	orrs	r3, r2
 800186a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800186c:	f7ff fa2c 	bl	8000cc8 <HAL_GetTick>
 8001870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001872:	e00a      	b.n	800188a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001874:	f7ff fa28 	bl	8000cc8 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001882:	4293      	cmp	r3, r2
 8001884:	d901      	bls.n	800188a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e04f      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188a:	4b2b      	ldr	r3, [pc, #172]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 020c 	and.w	r2, r3, #12
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	429a      	cmp	r2, r3
 800189a:	d1eb      	bne.n	8001874 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800189c:	4b25      	ldr	r3, [pc, #148]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d20c      	bcs.n	80018c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018aa:	4b22      	ldr	r3, [pc, #136]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_RCC_ClockConfig+0x1b8>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e032      	b.n	800192a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d008      	beq.n	80018e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	4916      	ldr	r1, [pc, #88]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0308 	and.w	r3, r3, #8
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d009      	beq.n	8001902 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ee:	4b12      	ldr	r3, [pc, #72]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	490e      	ldr	r1, [pc, #56]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001902:	f000 f821 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 8001906:	4602      	mov	r2, r0
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	091b      	lsrs	r3, r3, #4
 800190e:	f003 030f 	and.w	r3, r3, #15
 8001912:	490a      	ldr	r1, [pc, #40]	; (800193c <HAL_RCC_ClockConfig+0x1c0>)
 8001914:	5ccb      	ldrb	r3, [r1, r3]
 8001916:	fa22 f303 	lsr.w	r3, r2, r3
 800191a:	4a09      	ldr	r2, [pc, #36]	; (8001940 <HAL_RCC_ClockConfig+0x1c4>)
 800191c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800191e:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_RCC_ClockConfig+0x1c8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff f8e4 	bl	8000af0 <HAL_InitTick>

  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40023c00 	.word	0x40023c00
 8001938:	40023800 	.word	0x40023800
 800193c:	08006c54 	.word	0x08006c54
 8001940:	20000000 	.word	0x20000000
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001948:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800194c:	b084      	sub	sp, #16
 800194e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	2300      	movs	r3, #0
 800195a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001960:	4b67      	ldr	r3, [pc, #412]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f003 030c 	and.w	r3, r3, #12
 8001968:	2b08      	cmp	r3, #8
 800196a:	d00d      	beq.n	8001988 <HAL_RCC_GetSysClockFreq+0x40>
 800196c:	2b08      	cmp	r3, #8
 800196e:	f200 80bd 	bhi.w	8001aec <HAL_RCC_GetSysClockFreq+0x1a4>
 8001972:	2b00      	cmp	r3, #0
 8001974:	d002      	beq.n	800197c <HAL_RCC_GetSysClockFreq+0x34>
 8001976:	2b04      	cmp	r3, #4
 8001978:	d003      	beq.n	8001982 <HAL_RCC_GetSysClockFreq+0x3a>
 800197a:	e0b7      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800197c:	4b61      	ldr	r3, [pc, #388]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800197e:	60bb      	str	r3, [r7, #8]
       break;
 8001980:	e0b7      	b.n	8001af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001982:	4b61      	ldr	r3, [pc, #388]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001984:	60bb      	str	r3, [r7, #8]
      break;
 8001986:	e0b4      	b.n	8001af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001988:	4b5d      	ldr	r3, [pc, #372]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001990:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001992:	4b5b      	ldr	r3, [pc, #364]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d04d      	beq.n	8001a3a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800199e:	4b58      	ldr	r3, [pc, #352]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	099b      	lsrs	r3, r3, #6
 80019a4:	461a      	mov	r2, r3
 80019a6:	f04f 0300 	mov.w	r3, #0
 80019aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	ea02 0800 	and.w	r8, r2, r0
 80019b6:	ea03 0901 	and.w	r9, r3, r1
 80019ba:	4640      	mov	r0, r8
 80019bc:	4649      	mov	r1, r9
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	f04f 0300 	mov.w	r3, #0
 80019c6:	014b      	lsls	r3, r1, #5
 80019c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019cc:	0142      	lsls	r2, r0, #5
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	ebb0 0008 	subs.w	r0, r0, r8
 80019d6:	eb61 0109 	sbc.w	r1, r1, r9
 80019da:	f04f 0200 	mov.w	r2, #0
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	018b      	lsls	r3, r1, #6
 80019e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019e8:	0182      	lsls	r2, r0, #6
 80019ea:	1a12      	subs	r2, r2, r0
 80019ec:	eb63 0301 	sbc.w	r3, r3, r1
 80019f0:	f04f 0000 	mov.w	r0, #0
 80019f4:	f04f 0100 	mov.w	r1, #0
 80019f8:	00d9      	lsls	r1, r3, #3
 80019fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019fe:	00d0      	lsls	r0, r2, #3
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	eb12 0208 	adds.w	r2, r2, r8
 8001a08:	eb43 0309 	adc.w	r3, r3, r9
 8001a0c:	f04f 0000 	mov.w	r0, #0
 8001a10:	f04f 0100 	mov.w	r1, #0
 8001a14:	0259      	lsls	r1, r3, #9
 8001a16:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a1a:	0250      	lsls	r0, r2, #9
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4610      	mov	r0, r2
 8001a22:	4619      	mov	r1, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	461a      	mov	r2, r3
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	f7fe fc1a 	bl	8000264 <__aeabi_uldivmod>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4613      	mov	r3, r2
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e04a      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a3a:	4b31      	ldr	r3, [pc, #196]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	099b      	lsrs	r3, r3, #6
 8001a40:	461a      	mov	r2, r3
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a4a:	f04f 0100 	mov.w	r1, #0
 8001a4e:	ea02 0400 	and.w	r4, r2, r0
 8001a52:	ea03 0501 	and.w	r5, r3, r1
 8001a56:	4620      	mov	r0, r4
 8001a58:	4629      	mov	r1, r5
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	014b      	lsls	r3, r1, #5
 8001a64:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a68:	0142      	lsls	r2, r0, #5
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	1b00      	subs	r0, r0, r4
 8001a70:	eb61 0105 	sbc.w	r1, r1, r5
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	f04f 0300 	mov.w	r3, #0
 8001a7c:	018b      	lsls	r3, r1, #6
 8001a7e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a82:	0182      	lsls	r2, r0, #6
 8001a84:	1a12      	subs	r2, r2, r0
 8001a86:	eb63 0301 	sbc.w	r3, r3, r1
 8001a8a:	f04f 0000 	mov.w	r0, #0
 8001a8e:	f04f 0100 	mov.w	r1, #0
 8001a92:	00d9      	lsls	r1, r3, #3
 8001a94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a98:	00d0      	lsls	r0, r2, #3
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	1912      	adds	r2, r2, r4
 8001aa0:	eb45 0303 	adc.w	r3, r5, r3
 8001aa4:	f04f 0000 	mov.w	r0, #0
 8001aa8:	f04f 0100 	mov.w	r1, #0
 8001aac:	0299      	lsls	r1, r3, #10
 8001aae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001ab2:	0290      	lsls	r0, r2, #10
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f04f 0300 	mov.w	r3, #0
 8001ac4:	f7fe fbce 	bl	8000264 <__aeabi_uldivmod>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4613      	mov	r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	0c1b      	lsrs	r3, r3, #16
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	3301      	adds	r3, #1
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae8:	60bb      	str	r3, [r7, #8]
      break;
 8001aea:	e002      	b.n	8001af2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001aee:	60bb      	str	r3, [r7, #8]
      break;
 8001af0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001af2:	68bb      	ldr	r3, [r7, #8]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3710      	adds	r7, #16
 8001af8:	46bd      	mov	sp, r7
 8001afa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	00f42400 	.word	0x00f42400
 8001b08:	007a1200 	.word	0x007a1200

08001b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b10:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000000 	.word	0x20000000

08001b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b28:	f7ff fff0 	bl	8001b0c <HAL_RCC_GetHCLKFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	0a9b      	lsrs	r3, r3, #10
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	4903      	ldr	r1, [pc, #12]	; (8001b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	08006c64 	.word	0x08006c64

08001b4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	220f      	movs	r2, #15
 8001b5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b5c:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 0203 	and.w	r2, r3, #3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b80:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	08db      	lsrs	r3, r3, #3
 8001b86:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b8e:	4b07      	ldr	r3, [pc, #28]	; (8001bac <HAL_RCC_GetClockConfig+0x60>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0207 	and.w	r2, r3, #7
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	601a      	str	r2, [r3, #0]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40023c00 	.word	0x40023c00

08001bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e041      	b.n	8001c46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d106      	bne.n	8001bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f839 	bl	8001c4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2202      	movs	r2, #2
 8001be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3304      	adds	r3, #4
 8001bec:	4619      	mov	r1, r3
 8001bee:	4610      	mov	r0, r2
 8001bf0:	f000 f9d8 	bl	8001fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d001      	beq.n	8001c7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e04e      	b.n	8001d1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2202      	movs	r2, #2
 8001c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f042 0201 	orr.w	r2, r2, #1
 8001c92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d022      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ca6:	d01d      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a1f      	ldr	r2, [pc, #124]	; (8001d2c <HAL_TIM_Base_Start_IT+0xc8>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d018      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a1e      	ldr	r2, [pc, #120]	; (8001d30 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d013      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a1c      	ldr	r2, [pc, #112]	; (8001d34 <HAL_TIM_Base_Start_IT+0xd0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d00e      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a1b      	ldr	r2, [pc, #108]	; (8001d38 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d009      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a19      	ldr	r2, [pc, #100]	; (8001d3c <HAL_TIM_Base_Start_IT+0xd8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d004      	beq.n	8001ce4 <HAL_TIM_Base_Start_IT+0x80>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a18      	ldr	r2, [pc, #96]	; (8001d40 <HAL_TIM_Base_Start_IT+0xdc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d111      	bne.n	8001d08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b06      	cmp	r3, #6
 8001cf4:	d010      	beq.n	8001d18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f042 0201 	orr.w	r2, r2, #1
 8001d04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d06:	e007      	b.n	8001d18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f042 0201 	orr.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40010000 	.word	0x40010000
 8001d2c:	40000400 	.word	0x40000400
 8001d30:	40000800 	.word	0x40000800
 8001d34:	40000c00 	.word	0x40000c00
 8001d38:	40010400 	.word	0x40010400
 8001d3c:	40014000 	.word	0x40014000
 8001d40:	40001800 	.word	0x40001800

08001d44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d122      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d11b      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0202 	mvn.w	r2, #2
 8001d70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	f003 0303 	and.w	r3, r3, #3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f8ee 	bl	8001f68 <HAL_TIM_IC_CaptureCallback>
 8001d8c:	e005      	b.n	8001d9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f8e0 	bl	8001f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f8f1 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	f003 0304 	and.w	r3, r3, #4
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d122      	bne.n	8001df4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d11b      	bne.n	8001df4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f06f 0204 	mvn.w	r2, #4
 8001dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2202      	movs	r2, #2
 8001dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f8c4 	bl	8001f68 <HAL_TIM_IC_CaptureCallback>
 8001de0:	e005      	b.n	8001dee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f8b6 	bl	8001f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f8c7 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d122      	bne.n	8001e48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	f003 0308 	and.w	r3, r3, #8
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d11b      	bne.n	8001e48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f06f 0208 	mvn.w	r2, #8
 8001e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f89a 	bl	8001f68 <HAL_TIM_IC_CaptureCallback>
 8001e34:	e005      	b.n	8001e42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f88c 	bl	8001f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f89d 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	f003 0310 	and.w	r3, r3, #16
 8001e52:	2b10      	cmp	r3, #16
 8001e54:	d122      	bne.n	8001e9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	f003 0310 	and.w	r3, r3, #16
 8001e60:	2b10      	cmp	r3, #16
 8001e62:	d11b      	bne.n	8001e9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0210 	mvn.w	r2, #16
 8001e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2208      	movs	r2, #8
 8001e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f870 	bl	8001f68 <HAL_TIM_IC_CaptureCallback>
 8001e88:	e005      	b.n	8001e96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f862 	bl	8001f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f873 	bl	8001f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d10e      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d107      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f06f 0201 	mvn.w	r2, #1
 8001ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7fe fdd4 	bl	8000a70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed2:	2b80      	cmp	r3, #128	; 0x80
 8001ed4:	d10e      	bne.n	8001ef4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee0:	2b80      	cmp	r3, #128	; 0x80
 8001ee2:	d107      	bne.n	8001ef4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f902 	bl	80020f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efe:	2b40      	cmp	r3, #64	; 0x40
 8001f00:	d10e      	bne.n	8001f20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0c:	2b40      	cmp	r3, #64	; 0x40
 8001f0e:	d107      	bne.n	8001f20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f838 	bl	8001f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	f003 0320 	and.w	r3, r3, #32
 8001f2a:	2b20      	cmp	r3, #32
 8001f2c:	d10e      	bne.n	8001f4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f003 0320 	and.w	r3, r3, #32
 8001f38:	2b20      	cmp	r3, #32
 8001f3a:	d107      	bne.n	8001f4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f06f 0220 	mvn.w	r2, #32
 8001f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f8cc 	bl	80020e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a40      	ldr	r2, [pc, #256]	; (80020b8 <TIM_Base_SetConfig+0x114>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d013      	beq.n	8001fe4 <TIM_Base_SetConfig+0x40>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc2:	d00f      	beq.n	8001fe4 <TIM_Base_SetConfig+0x40>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a3d      	ldr	r2, [pc, #244]	; (80020bc <TIM_Base_SetConfig+0x118>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d00b      	beq.n	8001fe4 <TIM_Base_SetConfig+0x40>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a3c      	ldr	r2, [pc, #240]	; (80020c0 <TIM_Base_SetConfig+0x11c>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d007      	beq.n	8001fe4 <TIM_Base_SetConfig+0x40>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3b      	ldr	r2, [pc, #236]	; (80020c4 <TIM_Base_SetConfig+0x120>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d003      	beq.n	8001fe4 <TIM_Base_SetConfig+0x40>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3a      	ldr	r2, [pc, #232]	; (80020c8 <TIM_Base_SetConfig+0x124>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d108      	bne.n	8001ff6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a2f      	ldr	r2, [pc, #188]	; (80020b8 <TIM_Base_SetConfig+0x114>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d02b      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002004:	d027      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a2c      	ldr	r2, [pc, #176]	; (80020bc <TIM_Base_SetConfig+0x118>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d023      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a2b      	ldr	r2, [pc, #172]	; (80020c0 <TIM_Base_SetConfig+0x11c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d01f      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a2a      	ldr	r2, [pc, #168]	; (80020c4 <TIM_Base_SetConfig+0x120>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d01b      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a29      	ldr	r2, [pc, #164]	; (80020c8 <TIM_Base_SetConfig+0x124>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d017      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a28      	ldr	r2, [pc, #160]	; (80020cc <TIM_Base_SetConfig+0x128>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d013      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a27      	ldr	r2, [pc, #156]	; (80020d0 <TIM_Base_SetConfig+0x12c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00f      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a26      	ldr	r2, [pc, #152]	; (80020d4 <TIM_Base_SetConfig+0x130>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00b      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a25      	ldr	r2, [pc, #148]	; (80020d8 <TIM_Base_SetConfig+0x134>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d007      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <TIM_Base_SetConfig+0x138>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d003      	beq.n	8002056 <TIM_Base_SetConfig+0xb2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <TIM_Base_SetConfig+0x13c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d108      	bne.n	8002068 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800205c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	4313      	orrs	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <TIM_Base_SetConfig+0x114>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d003      	beq.n	800209c <TIM_Base_SetConfig+0xf8>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a0c      	ldr	r2, [pc, #48]	; (80020c8 <TIM_Base_SetConfig+0x124>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d103      	bne.n	80020a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	615a      	str	r2, [r3, #20]
}
 80020aa:	bf00      	nop
 80020ac:	3714      	adds	r7, #20
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40010000 	.word	0x40010000
 80020bc:	40000400 	.word	0x40000400
 80020c0:	40000800 	.word	0x40000800
 80020c4:	40000c00 	.word	0x40000c00
 80020c8:	40010400 	.word	0x40010400
 80020cc:	40014000 	.word	0x40014000
 80020d0:	40014400 	.word	0x40014400
 80020d4:	40014800 	.word	0x40014800
 80020d8:	40001800 	.word	0x40001800
 80020dc:	40001c00 	.word	0x40001c00
 80020e0:	40002000 	.word	0x40002000

080020e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f103 0208 	add.w	r2, r3, #8
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f04f 32ff 	mov.w	r2, #4294967295
 8002124:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f103 0208 	add.w	r2, r3, #8
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f103 0208 	add.w	r2, r3, #8
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002166:	b480      	push	{r7}
 8002168:	b085      	sub	sp, #20
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	1c5a      	adds	r2, r3, #1
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	601a      	str	r2, [r3, #0]
}
 80021a2:	bf00      	nop
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80021ae:	b480      	push	{r7}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c4:	d103      	bne.n	80021ce <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	e00c      	b.n	80021e8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3308      	adds	r3, #8
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	e002      	b.n	80021dc <vListInsert+0x2e>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d2f6      	bcs.n	80021d6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685a      	ldr	r2, [r3, #4]
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	601a      	str	r2, [r3, #0]
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6892      	ldr	r2, [r2, #8]
 8002236:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6852      	ldr	r2, [r2, #4]
 8002240:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	429a      	cmp	r2, r3
 800224a:	d103      	bne.n	8002254 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	1e5a      	subs	r2, r3, #1
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10a      	bne.n	800229e <xQueueGenericReset+0x2a>
        __asm volatile
 8002288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800228c:	f383 8811 	msr	BASEPRI, r3
 8002290:	f3bf 8f6f 	isb	sy
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	60bb      	str	r3, [r7, #8]
    }
 800229a:	bf00      	nop
 800229c:	e7fe      	b.n	800229c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800229e:	f002 f851 	bl	8004344 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	68f9      	ldr	r1, [r7, #12]
 80022ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022ae:	fb01 f303 	mul.w	r3, r1, r3
 80022b2:	441a      	add	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ce:	3b01      	subs	r3, #1
 80022d0:	68f9      	ldr	r1, [r7, #12]
 80022d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022d4:	fb01 f303 	mul.w	r3, r1, r3
 80022d8:	441a      	add	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	22ff      	movs	r2, #255	; 0xff
 80022e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	22ff      	movs	r2, #255	; 0xff
 80022ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d109      	bne.n	8002308 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00f      	beq.n	800231c <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	3310      	adds	r3, #16
 8002300:	4618      	mov	r0, r3
 8002302:	f001 f8b3 	bl	800346c <xTaskRemoveFromEventList>
 8002306:	e009      	b.n	800231c <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3310      	adds	r3, #16
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fefd 	bl	800210c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3324      	adds	r3, #36	; 0x24
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fef8 	bl	800210c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800231c:	f002 f842 	bl	80043a4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002320:	2301      	movs	r3, #1
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800232a:	b580      	push	{r7, lr}
 800232c:	b08c      	sub	sp, #48	; 0x30
 800232e:	af02      	add	r7, sp, #8
 8002330:	60f8      	str	r0, [r7, #12]
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	4613      	mov	r3, r2
 8002336:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10a      	bne.n	8002354 <xQueueGenericCreate+0x2a>
        __asm volatile
 800233e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002342:	f383 8811 	msr	BASEPRI, r3
 8002346:	f3bf 8f6f 	isb	sy
 800234a:	f3bf 8f4f 	dsb	sy
 800234e:	61bb      	str	r3, [r7, #24]
    }
 8002350:	bf00      	nop
 8002352:	e7fe      	b.n	8002352 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	fb02 f303 	mul.w	r3, r2, r3
 800235c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d006      	beq.n	8002372 <xQueueGenericCreate+0x48>
 8002364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	fbb2 f3f3 	udiv	r3, r2, r3
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	429a      	cmp	r2, r3
 8002370:	d101      	bne.n	8002376 <xQueueGenericCreate+0x4c>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <xQueueGenericCreate+0x4e>
 8002376:	2300      	movs	r3, #0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10a      	bne.n	8002392 <xQueueGenericCreate+0x68>
        __asm volatile
 800237c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002380:	f383 8811 	msr	BASEPRI, r3
 8002384:	f3bf 8f6f 	isb	sy
 8002388:	f3bf 8f4f 	dsb	sy
 800238c:	617b      	str	r3, [r7, #20]
    }
 800238e:	bf00      	nop
 8002390:	e7fe      	b.n	8002390 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002398:	d90a      	bls.n	80023b0 <xQueueGenericCreate+0x86>
        __asm volatile
 800239a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800239e:	f383 8811 	msr	BASEPRI, r3
 80023a2:	f3bf 8f6f 	isb	sy
 80023a6:	f3bf 8f4f 	dsb	sy
 80023aa:	613b      	str	r3, [r7, #16]
    }
 80023ac:	bf00      	nop
 80023ae:	e7fe      	b.n	80023ae <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	3350      	adds	r3, #80	; 0x50
 80023b4:	4618      	mov	r0, r3
 80023b6:	f002 f8f1 	bl	800459c <pvPortMalloc>
 80023ba:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80023bc:	6a3b      	ldr	r3, [r7, #32]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00d      	beq.n	80023de <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80023c2:	6a3b      	ldr	r3, [r7, #32]
 80023c4:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3350      	adds	r3, #80	; 0x50
 80023ca:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023cc:	79fa      	ldrb	r2, [r7, #7]
 80023ce:	6a3b      	ldr	r3, [r7, #32]
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	4613      	mov	r3, r2
 80023d4:	69fa      	ldr	r2, [r7, #28]
 80023d6:	68b9      	ldr	r1, [r7, #8]
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f805 	bl	80023e8 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80023de:	6a3b      	ldr	r3, [r7, #32]
    }
 80023e0:	4618      	mov	r0, r3
 80023e2:	3728      	adds	r7, #40	; 0x28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
 80023f4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d103      	bne.n	8002404 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	e002      	b.n	800240a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002416:	2101      	movs	r1, #1
 8002418:	69b8      	ldr	r0, [r7, #24]
 800241a:	f7ff ff2b 	bl	8002274 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	78fa      	ldrb	r2, [r7, #3]
 8002422:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002426:	78fb      	ldrb	r3, [r7, #3]
 8002428:	68ba      	ldr	r2, [r7, #8]
 800242a:	68f9      	ldr	r1, [r7, #12]
 800242c:	2073      	movs	r0, #115	; 0x73
 800242e:	f003 fc3b 	bl	8005ca8 <SEGGER_SYSVIEW_RecordU32x3>
}
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b090      	sub	sp, #64	; 0x40
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
 8002448:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800244a:	2300      	movs	r3, #0
 800244c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10a      	bne.n	800246e <xQueueGenericSend+0x32>
        __asm volatile
 8002458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800245c:	f383 8811 	msr	BASEPRI, r3
 8002460:	f3bf 8f6f 	isb	sy
 8002464:	f3bf 8f4f 	dsb	sy
 8002468:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800246a:	bf00      	nop
 800246c:	e7fe      	b.n	800246c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d103      	bne.n	800247c <xQueueGenericSend+0x40>
 8002474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <xQueueGenericSend+0x44>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <xQueueGenericSend+0x46>
 8002480:	2300      	movs	r3, #0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10a      	bne.n	800249c <xQueueGenericSend+0x60>
        __asm volatile
 8002486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800248a:	f383 8811 	msr	BASEPRI, r3
 800248e:	f3bf 8f6f 	isb	sy
 8002492:	f3bf 8f4f 	dsb	sy
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002498:	bf00      	nop
 800249a:	e7fe      	b.n	800249a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d103      	bne.n	80024aa <xQueueGenericSend+0x6e>
 80024a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d101      	bne.n	80024ae <xQueueGenericSend+0x72>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e000      	b.n	80024b0 <xQueueGenericSend+0x74>
 80024ae:	2300      	movs	r3, #0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10a      	bne.n	80024ca <xQueueGenericSend+0x8e>
        __asm volatile
 80024b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b8:	f383 8811 	msr	BASEPRI, r3
 80024bc:	f3bf 8f6f 	isb	sy
 80024c0:	f3bf 8f4f 	dsb	sy
 80024c4:	623b      	str	r3, [r7, #32]
    }
 80024c6:	bf00      	nop
 80024c8:	e7fe      	b.n	80024c8 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024ca:	f001 f969 	bl	80037a0 <xTaskGetSchedulerState>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d102      	bne.n	80024da <xQueueGenericSend+0x9e>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <xQueueGenericSend+0xa2>
 80024da:	2301      	movs	r3, #1
 80024dc:	e000      	b.n	80024e0 <xQueueGenericSend+0xa4>
 80024de:	2300      	movs	r3, #0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <xQueueGenericSend+0xbe>
        __asm volatile
 80024e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e8:	f383 8811 	msr	BASEPRI, r3
 80024ec:	f3bf 8f6f 	isb	sy
 80024f0:	f3bf 8f4f 	dsb	sy
 80024f4:	61fb      	str	r3, [r7, #28]
    }
 80024f6:	bf00      	nop
 80024f8:	e7fe      	b.n	80024f8 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80024fa:	f001 ff23 	bl	8004344 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002506:	429a      	cmp	r2, r3
 8002508:	d302      	bcc.n	8002510 <xQueueGenericSend+0xd4>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b02      	cmp	r3, #2
 800250e:	d11f      	bne.n	8002550 <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 8002510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002512:	4618      	mov	r0, r3
 8002514:	f004 f956 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	460b      	mov	r3, r1
 8002522:	4601      	mov	r1, r0
 8002524:	205a      	movs	r0, #90	; 0x5a
 8002526:	f003 fc35 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	68b9      	ldr	r1, [r7, #8]
 800252e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002530:	f000 fa56 	bl	80029e0 <prvCopyDataToQueue>
 8002534:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	2b00      	cmp	r3, #0
 800253c:	d004      	beq.n	8002548 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800253e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002540:	3324      	adds	r3, #36	; 0x24
 8002542:	4618      	mov	r0, r3
 8002544:	f000 ff92 	bl	800346c <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002548:	f001 ff2c 	bl	80043a4 <vPortExitCritical>
                return pdPASS;
 800254c:	2301      	movs	r3, #1
 800254e:	e07d      	b.n	800264c <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d110      	bne.n	8002578 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002556:	f001 ff25 	bl	80043a4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255c:	4618      	mov	r0, r3
 800255e:	f004 f931 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	460b      	mov	r3, r1
 800256c:	4601      	mov	r1, r0
 800256e:	205a      	movs	r0, #90	; 0x5a
 8002570:	f003 fc10 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002574:	2300      	movs	r3, #0
 8002576:	e069      	b.n	800264c <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800257a:	2b00      	cmp	r3, #0
 800257c:	d106      	bne.n	800258c <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	4618      	mov	r0, r3
 8002584:	f000 ffd8 	bl	8003538 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002588:	2301      	movs	r3, #1
 800258a:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800258c:	f001 ff0a 	bl	80043a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002590:	f000 fd54 	bl	800303c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002594:	f001 fed6 	bl	8004344 <vPortEnterCritical>
 8002598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800259a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800259e:	b25b      	sxtb	r3, r3
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d103      	bne.n	80025ae <xQueueGenericSend+0x172>
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025b4:	b25b      	sxtb	r3, r3
 80025b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ba:	d103      	bne.n	80025c4 <xQueueGenericSend+0x188>
 80025bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025c4:	f001 feee 	bl	80043a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025c8:	1d3a      	adds	r2, r7, #4
 80025ca:	f107 0314 	add.w	r3, r7, #20
 80025ce:	4611      	mov	r1, r2
 80025d0:	4618      	mov	r0, r3
 80025d2:	f000 ffc7 	bl	8003564 <xTaskCheckForTimeOut>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d124      	bne.n	8002626 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025de:	f000 faf7 	bl	8002bd0 <prvIsQueueFull>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d018      	beq.n	800261a <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ea:	3310      	adds	r3, #16
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 fee9 	bl	80033c8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80025f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025f8:	f000 fa82 	bl	8002b00 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80025fc:	f000 fd2c 	bl	8003058 <xTaskResumeAll>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	f47f af79 	bne.w	80024fa <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <xQueueGenericSend+0x218>)
 800260a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	f3bf 8f4f 	dsb	sy
 8002614:	f3bf 8f6f 	isb	sy
 8002618:	e76f      	b.n	80024fa <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800261a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800261c:	f000 fa70 	bl	8002b00 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002620:	f000 fd1a 	bl	8003058 <xTaskResumeAll>
 8002624:	e769      	b.n	80024fa <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002626:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002628:	f000 fa6a 	bl	8002b00 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800262c:	f000 fd14 	bl	8003058 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002632:	4618      	mov	r0, r3
 8002634:	f004 f8c6 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	460b      	mov	r3, r1
 8002642:	4601      	mov	r1, r0
 8002644:	205a      	movs	r0, #90	; 0x5a
 8002646:	f003 fba5 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800264a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800264c:	4618      	mov	r0, r3
 800264e:	3738      	adds	r7, #56	; 0x38
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	e000ed04 	.word	0xe000ed04

08002658 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b090      	sub	sp, #64	; 0x40
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800266a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10a      	bne.n	8002686 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002674:	f383 8811 	msr	BASEPRI, r3
 8002678:	f3bf 8f6f 	isb	sy
 800267c:	f3bf 8f4f 	dsb	sy
 8002680:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002682:	bf00      	nop
 8002684:	e7fe      	b.n	8002684 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d103      	bne.n	8002694 <xQueueGenericSendFromISR+0x3c>
 800268c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <xQueueGenericSendFromISR+0x40>
 8002694:	2301      	movs	r3, #1
 8002696:	e000      	b.n	800269a <xQueueGenericSendFromISR+0x42>
 8002698:	2300      	movs	r3, #0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10a      	bne.n	80026b4 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800269e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80026b0:	bf00      	nop
 80026b2:	e7fe      	b.n	80026b2 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d103      	bne.n	80026c2 <xQueueGenericSendFromISR+0x6a>
 80026ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <xQueueGenericSendFromISR+0x6e>
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <xQueueGenericSendFromISR+0x70>
 80026c6:	2300      	movs	r3, #0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10a      	bne.n	80026e2 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80026cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d0:	f383 8811 	msr	BASEPRI, r3
 80026d4:	f3bf 8f6f 	isb	sy
 80026d8:	f3bf 8f4f 	dsb	sy
 80026dc:	623b      	str	r3, [r7, #32]
    }
 80026de:	bf00      	nop
 80026e0:	e7fe      	b.n	80026e0 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026e2:	f001 ff1b 	bl	800451c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80026e6:	f3ef 8211 	mrs	r2, BASEPRI
 80026ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ee:	f383 8811 	msr	BASEPRI, r3
 80026f2:	f3bf 8f6f 	isb	sy
 80026f6:	f3bf 8f4f 	dsb	sy
 80026fa:	61fa      	str	r2, [r7, #28]
 80026fc:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80026fe:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002700:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002704:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270a:	429a      	cmp	r2, r3
 800270c:	d302      	bcc.n	8002714 <xQueueGenericSendFromISR+0xbc>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d148      	bne.n	80027a6 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002716:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800271a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800271e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002722:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	4618      	mov	r0, r3
 8002728:	f004 f84c 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 800272c:	4601      	mov	r1, r0
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	461a      	mov	r2, r3
 8002732:	2060      	movs	r0, #96	; 0x60
 8002734:	f003 fa5e 	bl	8005bf4 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	68b9      	ldr	r1, [r7, #8]
 800273c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800273e:	f000 f94f 	bl	80029e0 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002742:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274a:	d112      	bne.n	8002772 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800274c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	2b00      	cmp	r3, #0
 8002752:	d025      	beq.n	80027a0 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002756:	3324      	adds	r3, #36	; 0x24
 8002758:	4618      	mov	r0, r3
 800275a:	f000 fe87 	bl	800346c <xTaskRemoveFromEventList>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d01d      	beq.n	80027a0 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d01a      	beq.n	80027a0 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	e016      	b.n	80027a0 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002772:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002776:	2b7f      	cmp	r3, #127	; 0x7f
 8002778:	d10a      	bne.n	8002790 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 800277a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277e:	f383 8811 	msr	BASEPRI, r3
 8002782:	f3bf 8f6f 	isb	sy
 8002786:	f3bf 8f4f 	dsb	sy
 800278a:	617b      	str	r3, [r7, #20]
    }
 800278c:	bf00      	nop
 800278e:	e7fe      	b.n	800278e <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002790:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002794:	3301      	adds	r3, #1
 8002796:	b2db      	uxtb	r3, r3
 8002798:	b25a      	sxtb	r2, r3
 800279a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80027a0:	2301      	movs	r3, #1
 80027a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80027a4:	e00b      	b.n	80027be <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80027a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a8:	4618      	mov	r0, r3
 80027aa:	f004 f80b 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 80027ae:	4601      	mov	r1, r0
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	461a      	mov	r2, r3
 80027b4:	2060      	movs	r0, #96	; 0x60
 80027b6:	f003 fa1d 	bl	8005bf4 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80027c8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80027ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3740      	adds	r7, #64	; 0x40
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80027d4:	b590      	push	{r4, r7, lr}
 80027d6:	b08f      	sub	sp, #60	; 0x3c
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80027e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10a      	bne.n	8002804 <xQueueReceive+0x30>
        __asm volatile
 80027ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f2:	f383 8811 	msr	BASEPRI, r3
 80027f6:	f3bf 8f6f 	isb	sy
 80027fa:	f3bf 8f4f 	dsb	sy
 80027fe:	623b      	str	r3, [r7, #32]
    }
 8002800:	bf00      	nop
 8002802:	e7fe      	b.n	8002802 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <xQueueReceive+0x3e>
 800280a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <xQueueReceive+0x42>
 8002812:	2301      	movs	r3, #1
 8002814:	e000      	b.n	8002818 <xQueueReceive+0x44>
 8002816:	2300      	movs	r3, #0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d10a      	bne.n	8002832 <xQueueReceive+0x5e>
        __asm volatile
 800281c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002820:	f383 8811 	msr	BASEPRI, r3
 8002824:	f3bf 8f6f 	isb	sy
 8002828:	f3bf 8f4f 	dsb	sy
 800282c:	61fb      	str	r3, [r7, #28]
    }
 800282e:	bf00      	nop
 8002830:	e7fe      	b.n	8002830 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002832:	f000 ffb5 	bl	80037a0 <xTaskGetSchedulerState>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d102      	bne.n	8002842 <xQueueReceive+0x6e>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <xQueueReceive+0x72>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <xQueueReceive+0x74>
 8002846:	2300      	movs	r3, #0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10a      	bne.n	8002862 <xQueueReceive+0x8e>
        __asm volatile
 800284c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002850:	f383 8811 	msr	BASEPRI, r3
 8002854:	f3bf 8f6f 	isb	sy
 8002858:	f3bf 8f4f 	dsb	sy
 800285c:	61bb      	str	r3, [r7, #24]
    }
 800285e:	bf00      	nop
 8002860:	e7fe      	b.n	8002860 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002862:	f001 fd6f 	bl	8004344 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	2b00      	cmp	r3, #0
 8002870:	d024      	beq.n	80028bc <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002872:	68b9      	ldr	r1, [r7, #8]
 8002874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002876:	f000 f91d 	bl	8002ab4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800287a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287c:	4618      	mov	r0, r3
 800287e:	f003 ffa1 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 8002882:	4604      	mov	r4, r0
 8002884:	2000      	movs	r0, #0
 8002886:	f003 ff9d 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 800288a:	4602      	mov	r2, r0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2101      	movs	r1, #1
 8002890:	9100      	str	r1, [sp, #0]
 8002892:	4621      	mov	r1, r4
 8002894:	205c      	movs	r0, #92	; 0x5c
 8002896:	f003 fa7d 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289c:	1e5a      	subs	r2, r3, #1
 800289e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028a0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ac:	3310      	adds	r3, #16
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 fddc 	bl	800346c <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80028b4:	f001 fd76 	bl	80043a4 <vPortExitCritical>
                return pdPASS;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e08a      	b.n	80029d2 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d113      	bne.n	80028ea <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80028c2:	f001 fd6f 	bl	80043a4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80028c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c8:	4618      	mov	r0, r3
 80028ca:	f003 ff7b 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 80028ce:	4604      	mov	r4, r0
 80028d0:	2000      	movs	r0, #0
 80028d2:	f003 ff77 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 80028d6:	4602      	mov	r2, r0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2101      	movs	r1, #1
 80028dc:	9100      	str	r1, [sp, #0]
 80028de:	4621      	mov	r1, r4
 80028e0:	205c      	movs	r0, #92	; 0x5c
 80028e2:	f003 fa57 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80028e6:	2300      	movs	r3, #0
 80028e8:	e073      	b.n	80029d2 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 80028ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d106      	bne.n	80028fe <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80028f0:	f107 0310 	add.w	r3, r7, #16
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fe1f 	bl	8003538 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80028fa:	2301      	movs	r3, #1
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80028fe:	f001 fd51 	bl	80043a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002902:	f000 fb9b 	bl	800303c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002906:	f001 fd1d 	bl	8004344 <vPortEnterCritical>
 800290a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800290c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002910:	b25b      	sxtb	r3, r3
 8002912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002916:	d103      	bne.n	8002920 <xQueueReceive+0x14c>
 8002918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002926:	b25b      	sxtb	r3, r3
 8002928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292c:	d103      	bne.n	8002936 <xQueueReceive+0x162>
 800292e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002936:	f001 fd35 	bl	80043a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800293a:	1d3a      	adds	r2, r7, #4
 800293c:	f107 0310 	add.w	r3, r7, #16
 8002940:	4611      	mov	r1, r2
 8002942:	4618      	mov	r0, r3
 8002944:	f000 fe0e 	bl	8003564 <xTaskCheckForTimeOut>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d124      	bne.n	8002998 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800294e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002950:	f000 f928 	bl	8002ba4 <prvIsQueueEmpty>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d018      	beq.n	800298c <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800295a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800295c:	3324      	adds	r3, #36	; 0x24
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fd30 	bl	80033c8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002968:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800296a:	f000 f8c9 	bl	8002b00 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800296e:	f000 fb73 	bl	8003058 <xTaskResumeAll>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	f47f af74 	bne.w	8002862 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800297a:	4b18      	ldr	r3, [pc, #96]	; (80029dc <xQueueReceive+0x208>)
 800297c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	f3bf 8f4f 	dsb	sy
 8002986:	f3bf 8f6f 	isb	sy
 800298a:	e76a      	b.n	8002862 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800298c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800298e:	f000 f8b7 	bl	8002b00 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002992:	f000 fb61 	bl	8003058 <xTaskResumeAll>
 8002996:	e764      	b.n	8002862 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002998:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800299a:	f000 f8b1 	bl	8002b00 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800299e:	f000 fb5b 	bl	8003058 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029a4:	f000 f8fe 	bl	8002ba4 <prvIsQueueEmpty>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f43f af59 	beq.w	8002862 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80029b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b2:	4618      	mov	r0, r3
 80029b4:	f003 ff06 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 80029b8:	4604      	mov	r4, r0
 80029ba:	2000      	movs	r0, #0
 80029bc:	f003 ff02 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 80029c0:	4602      	mov	r2, r0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2101      	movs	r1, #1
 80029c6:	9100      	str	r1, [sp, #0]
 80029c8:	4621      	mov	r1, r4
 80029ca:	205c      	movs	r0, #92	; 0x5c
 80029cc:	f003 f9e2 	bl	8005d94 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80029d0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3734      	adds	r7, #52	; 0x34
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd90      	pop	{r4, r7, pc}
 80029da:	bf00      	nop
 80029dc:	e000ed04 	.word	0xe000ed04

080029e0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10d      	bne.n	8002a1a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d14d      	bne.n	8002aa2 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f000 fee6 	bl	80037dc <xTaskPriorityDisinherit>
 8002a10:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	e043      	b.n	8002aa2 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d119      	bne.n	8002a54 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6858      	ldr	r0, [r3, #4]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	461a      	mov	r2, r3
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	f004 f872 	bl	8006b14 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a38:	441a      	add	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d32b      	bcc.n	8002aa2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	605a      	str	r2, [r3, #4]
 8002a52:	e026      	b.n	8002aa2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	68d8      	ldr	r0, [r3, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	68b9      	ldr	r1, [r7, #8]
 8002a60:	f004 f858 	bl	8006b14 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	68da      	ldr	r2, [r3, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	441a      	add	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d207      	bcs.n	8002a90 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	425b      	negs	r3, r3
 8002a8a:	441a      	add	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d105      	bne.n	8002aa2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d002      	beq.n	8002aa2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002aaa:	697b      	ldr	r3, [r7, #20]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d018      	beq.n	8002af8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68da      	ldr	r2, [r3, #12]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	441a      	add	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68da      	ldr	r2, [r3, #12]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d303      	bcc.n	8002ae8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68d9      	ldr	r1, [r3, #12]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	461a      	mov	r2, r3
 8002af2:	6838      	ldr	r0, [r7, #0]
 8002af4:	f004 f80e 	bl	8006b14 <memcpy>
    }
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002b08:	f001 fc1c 	bl	8004344 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b12:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b14:	e011      	b.n	8002b3a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d012      	beq.n	8002b44 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3324      	adds	r3, #36	; 0x24
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 fca2 	bl	800346c <xTaskRemoveFromEventList>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002b2e:	f000 fd7f 	bl	8003630 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	dce9      	bgt.n	8002b16 <prvUnlockQueue+0x16>
 8002b42:	e000      	b.n	8002b46 <prvUnlockQueue+0x46>
                        break;
 8002b44:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	22ff      	movs	r2, #255	; 0xff
 8002b4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002b4e:	f001 fc29 	bl	80043a4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002b52:	f001 fbf7 	bl	8004344 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b5c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b5e:	e011      	b.n	8002b84 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d012      	beq.n	8002b8e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3310      	adds	r3, #16
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 fc7d 	bl	800346c <xTaskRemoveFromEventList>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002b78:	f000 fd5a 	bl	8003630 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002b7c:	7bbb      	ldrb	r3, [r7, #14]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002b84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	dce9      	bgt.n	8002b60 <prvUnlockQueue+0x60>
 8002b8c:	e000      	b.n	8002b90 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002b8e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	22ff      	movs	r2, #255	; 0xff
 8002b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002b98:	f001 fc04 	bl	80043a4 <vPortExitCritical>
}
 8002b9c:	bf00      	nop
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002bac:	f001 fbca 	bl	8004344 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d102      	bne.n	8002bbe <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	e001      	b.n	8002bc2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002bc2:	f001 fbef 	bl	80043a4 <vPortExitCritical>

    return xReturn;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002bd8:	f001 fbb4 	bl	8004344 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d102      	bne.n	8002bee <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002be8:	2301      	movs	r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	e001      	b.n	8002bf2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002bf2:	f001 fbd7 	bl	80043a4 <vPortExitCritical>

    return xReturn;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	e01e      	b.n	8002c4e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002c10:	4a13      	ldr	r2, [pc, #76]	; (8002c60 <vQueueAddToRegistry+0x60>)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d115      	bne.n	8002c48 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002c1c:	4910      	ldr	r1, [pc, #64]	; (8002c60 <vQueueAddToRegistry+0x60>)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002c26:	4a0e      	ldr	r2, [pc, #56]	; (8002c60 <vQueueAddToRegistry+0x60>)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f003 fdc5 	bl	80067c4 <SEGGER_SYSVIEW_ShrinkId>
 8002c3a:	4601      	mov	r1, r0
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	2071      	movs	r0, #113	; 0x71
 8002c42:	f002 ffd7 	bl	8005bf4 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002c46:	e006      	b.n	8002c56 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b07      	cmp	r3, #7
 8002c52:	d9dd      	bls.n	8002c10 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200143c4 	.word	0x200143c4

08002c64 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002c74:	f001 fb66 	bl	8004344 <vPortEnterCritical>
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c7e:	b25b      	sxtb	r3, r3
 8002c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c84:	d103      	bne.n	8002c8e <vQueueWaitForMessageRestricted+0x2a>
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c94:	b25b      	sxtb	r3, r3
 8002c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9a:	d103      	bne.n	8002ca4 <vQueueWaitForMessageRestricted+0x40>
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ca4:	f001 fb7e 	bl	80043a4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d106      	bne.n	8002cbe <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	3324      	adds	r3, #36	; 0x24
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	68b9      	ldr	r1, [r7, #8]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 fba9 	bl	8003410 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002cbe:	6978      	ldr	r0, [r7, #20]
 8002cc0:	f7ff ff1e 	bl	8002b00 <prvUnlockQueue>
    }
 8002cc4:	bf00      	nop
 8002cc6:	3718      	adds	r7, #24
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08c      	sub	sp, #48	; 0x30
 8002cd0:	af04      	add	r7, sp, #16
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f001 fc5b 	bl	800459c <pvPortMalloc>
 8002ce6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00e      	beq.n	8002d0c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002cee:	2058      	movs	r0, #88	; 0x58
 8002cf0:	f001 fc54 	bl	800459c <pvPortMalloc>
 8002cf4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
 8002d02:	e005      	b.n	8002d10 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002d04:	6978      	ldr	r0, [r7, #20]
 8002d06:	f001 fd29 	bl	800475c <vPortFree>
 8002d0a:	e001      	b.n	8002d10 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d013      	beq.n	8002d3e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	2300      	movs	r3, #0
 8002d1a:	9303      	str	r3, [sp, #12]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	9302      	str	r3, [sp, #8]
 8002d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d22:	9301      	str	r3, [sp, #4]
 8002d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 f80e 	bl	8002d4e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002d32:	69f8      	ldr	r0, [r7, #28]
 8002d34:	f000 f8a2 	bl	8002e7c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	e002      	b.n	8002d44 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d42:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002d44:	69bb      	ldr	r3, [r7, #24]
    }
 8002d46:	4618      	mov	r0, r3
 8002d48:	3720      	adds	r7, #32
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b088      	sub	sp, #32
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	60f8      	str	r0, [r7, #12]
 8002d56:	60b9      	str	r1, [r7, #8]
 8002d58:	607a      	str	r2, [r7, #4]
 8002d5a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	461a      	mov	r2, r3
 8002d66:	21a5      	movs	r1, #165	; 0xa5
 8002d68:	f003 fee2 	bl	8006b30 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d76:	3b01      	subs	r3, #1
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f023 0307 	bic.w	r3, r3, #7
 8002d84:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00a      	beq.n	8002da6 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	617b      	str	r3, [r7, #20]
    }
 8002da2:	bf00      	nop
 8002da4:	e7fe      	b.n	8002da4 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01f      	beq.n	8002dec <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dac:	2300      	movs	r3, #0
 8002dae:	61fb      	str	r3, [r7, #28]
 8002db0:	e012      	b.n	8002dd8 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	4413      	add	r3, r2
 8002db8:	7819      	ldrb	r1, [r3, #0]
 8002dba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3334      	adds	r3, #52	; 0x34
 8002dc2:	460a      	mov	r2, r1
 8002dc4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	4413      	add	r3, r2
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d006      	beq.n	8002de0 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	61fb      	str	r3, [r7, #28]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	2b09      	cmp	r3, #9
 8002ddc:	d9e9      	bls.n	8002db2 <prvInitialiseNewTask+0x64>
 8002dde:	e000      	b.n	8002de2 <prvInitialiseNewTask+0x94>
            {
                break;
 8002de0:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002dea:	e003      	b.n	8002df4 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d901      	bls.n	8002dfe <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002dfa:	2304      	movs	r3, #4
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e02:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e08:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e12:	3304      	adds	r3, #4
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff f999 	bl	800214c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1c:	3318      	adds	r3, #24
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f994 	bl	800214c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e28:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2c:	f1c3 0205 	rsb	r2, r3, #5
 8002e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e32:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e38:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3c:	3350      	adds	r3, #80	; 0x50
 8002e3e:	2204      	movs	r2, #4
 8002e40:	2100      	movs	r1, #0
 8002e42:	4618      	mov	r0, r3
 8002e44:	f003 fe74 	bl	8006b30 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4a:	3354      	adds	r3, #84	; 0x54
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	2100      	movs	r1, #0
 8002e50:	4618      	mov	r0, r3
 8002e52:	f003 fe6d 	bl	8006b30 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	68f9      	ldr	r1, [r7, #12]
 8002e5a:	69b8      	ldr	r0, [r7, #24]
 8002e5c:	f001 f8c8 	bl	8003ff0 <pxPortInitialiseStack>
 8002e60:	4602      	mov	r2, r0
 8002e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e64:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e70:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002e72:	bf00      	nop
 8002e74:	3720      	adds	r7, #32
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
	...

08002e7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002e7c:	b5b0      	push	{r4, r5, r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002e84:	f001 fa5e 	bl	8004344 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002e88:	4b35      	ldr	r3, [pc, #212]	; (8002f60 <prvAddNewTaskToReadyList+0xe4>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	4a34      	ldr	r2, [pc, #208]	; (8002f60 <prvAddNewTaskToReadyList+0xe4>)
 8002e90:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002e92:	4b34      	ldr	r3, [pc, #208]	; (8002f64 <prvAddNewTaskToReadyList+0xe8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d109      	bne.n	8002eae <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002e9a:	4a32      	ldr	r2, [pc, #200]	; (8002f64 <prvAddNewTaskToReadyList+0xe8>)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ea0:	4b2f      	ldr	r3, [pc, #188]	; (8002f60 <prvAddNewTaskToReadyList+0xe4>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d110      	bne.n	8002eca <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ea8:	f000 fbe0 	bl	800366c <prvInitialiseTaskLists>
 8002eac:	e00d      	b.n	8002eca <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002eae:	4b2e      	ldr	r3, [pc, #184]	; (8002f68 <prvAddNewTaskToReadyList+0xec>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d109      	bne.n	8002eca <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002eb6:	4b2b      	ldr	r3, [pc, #172]	; (8002f64 <prvAddNewTaskToReadyList+0xe8>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d802      	bhi.n	8002eca <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002ec4:	4a27      	ldr	r2, [pc, #156]	; (8002f64 <prvAddNewTaskToReadyList+0xe8>)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002eca:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <prvAddNewTaskToReadyList+0xf0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	4a26      	ldr	r2, [pc, #152]	; (8002f6c <prvAddNewTaskToReadyList+0xf0>)
 8002ed2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002ed4:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <prvAddNewTaskToReadyList+0xf0>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d016      	beq.n	8002f10 <prvAddNewTaskToReadyList+0x94>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f003 fb47 	bl	8006578 <SEGGER_SYSVIEW_OnTaskCreate>
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	461d      	mov	r5, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	461c      	mov	r4, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	1ae3      	subs	r3, r4, r3
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	462b      	mov	r3, r5
 8002f0c:	f001 fdec 	bl	8004ae8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f003 fbb4 	bl	8006680 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	409a      	lsls	r2, r3
 8002f20:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <prvAddNewTaskToReadyList+0xf4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	4a12      	ldr	r2, [pc, #72]	; (8002f70 <prvAddNewTaskToReadyList+0xf4>)
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f2e:	4613      	mov	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4413      	add	r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	4a0f      	ldr	r2, [pc, #60]	; (8002f74 <prvAddNewTaskToReadyList+0xf8>)
 8002f38:	441a      	add	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4610      	mov	r0, r2
 8002f42:	f7ff f910 	bl	8002166 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002f46:	f001 fa2d 	bl	80043a4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002f4a:	4b07      	ldr	r3, [pc, #28]	; (8002f68 <prvAddNewTaskToReadyList+0xec>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f52:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <prvAddNewTaskToReadyList+0xe8>)
 8002f54:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f56:	bf00      	nop
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20000110 	.word	0x20000110
 8002f64:	20000038 	.word	0x20000038
 8002f68:	2000011c 	.word	0x2000011c
 8002f6c:	2000012c 	.word	0x2000012c
 8002f70:	20000118 	.word	0x20000118
 8002f74:	2000003c 	.word	0x2000003c

08002f78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002f7e:	4b27      	ldr	r3, [pc, #156]	; (800301c <vTaskStartScheduler+0xa4>)
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	2300      	movs	r3, #0
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	2300      	movs	r3, #0
 8002f88:	2282      	movs	r2, #130	; 0x82
 8002f8a:	4925      	ldr	r1, [pc, #148]	; (8003020 <vTaskStartScheduler+0xa8>)
 8002f8c:	4825      	ldr	r0, [pc, #148]	; (8003024 <vTaskStartScheduler+0xac>)
 8002f8e:	f7ff fe9d 	bl	8002ccc <xTaskCreate>
 8002f92:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d102      	bne.n	8002fa0 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002f9a:	f000 fd17 	bl	80039cc <xTimerCreateTimerTask>
 8002f9e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d124      	bne.n	8002ff0 <vTaskStartScheduler+0x78>
        __asm volatile
 8002fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	60bb      	str	r3, [r7, #8]
    }
 8002fb8:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002fba:	4b1b      	ldr	r3, [pc, #108]	; (8003028 <vTaskStartScheduler+0xb0>)
 8002fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002fc2:	4b1a      	ldr	r3, [pc, #104]	; (800302c <vTaskStartScheduler+0xb4>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002fc8:	4b19      	ldr	r3, [pc, #100]	; (8003030 <vTaskStartScheduler+0xb8>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002fce:	4b19      	ldr	r3, [pc, #100]	; (8003034 <vTaskStartScheduler+0xbc>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	4b12      	ldr	r3, [pc, #72]	; (800301c <vTaskStartScheduler+0xa4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d102      	bne.n	8002fe0 <vTaskStartScheduler+0x68>
 8002fda:	f003 fab1 	bl	8006540 <SEGGER_SYSVIEW_OnIdle>
 8002fde:	e004      	b.n	8002fea <vTaskStartScheduler+0x72>
 8002fe0:	4b14      	ldr	r3, [pc, #80]	; (8003034 <vTaskStartScheduler+0xbc>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f003 fb09 	bl	80065fc <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002fea:	f001 f88b 	bl	8004104 <xPortStartScheduler>
 8002fee:	e00e      	b.n	800300e <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff6:	d10a      	bne.n	800300e <vTaskStartScheduler+0x96>
        __asm volatile
 8002ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ffc:	f383 8811 	msr	BASEPRI, r3
 8003000:	f3bf 8f6f 	isb	sy
 8003004:	f3bf 8f4f 	dsb	sy
 8003008:	607b      	str	r3, [r7, #4]
    }
 800300a:	bf00      	nop
 800300c:	e7fe      	b.n	800300c <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <vTaskStartScheduler+0xc0>)
 8003010:	681b      	ldr	r3, [r3, #0]
}
 8003012:	bf00      	nop
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20000134 	.word	0x20000134
 8003020:	08006b78 	.word	0x08006b78
 8003024:	08003649 	.word	0x08003649
 8003028:	20000130 	.word	0x20000130
 800302c:	2000011c 	.word	0x2000011c
 8003030:	20000114 	.word	0x20000114
 8003034:	20000038 	.word	0x20000038
 8003038:	2000000c 	.word	0x2000000c

0800303c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <vTaskSuspendAll+0x18>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	4a03      	ldr	r2, [pc, #12]	; (8003054 <vTaskSuspendAll+0x18>)
 8003048:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800304a:	bf00      	nop
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	20000138 	.word	0x20000138

08003058 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003062:	2300      	movs	r3, #0
 8003064:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003066:	4b3d      	ldr	r3, [pc, #244]	; (800315c <xTaskResumeAll+0x104>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10a      	bne.n	8003084 <xTaskResumeAll+0x2c>
        __asm volatile
 800306e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003072:	f383 8811 	msr	BASEPRI, r3
 8003076:	f3bf 8f6f 	isb	sy
 800307a:	f3bf 8f4f 	dsb	sy
 800307e:	603b      	str	r3, [r7, #0]
    }
 8003080:	bf00      	nop
 8003082:	e7fe      	b.n	8003082 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003084:	f001 f95e 	bl	8004344 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003088:	4b34      	ldr	r3, [pc, #208]	; (800315c <xTaskResumeAll+0x104>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	3b01      	subs	r3, #1
 800308e:	4a33      	ldr	r2, [pc, #204]	; (800315c <xTaskResumeAll+0x104>)
 8003090:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003092:	4b32      	ldr	r3, [pc, #200]	; (800315c <xTaskResumeAll+0x104>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d159      	bne.n	800314e <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800309a:	4b31      	ldr	r3, [pc, #196]	; (8003160 <xTaskResumeAll+0x108>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d055      	beq.n	800314e <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030a2:	e032      	b.n	800310a <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030a4:	4b2f      	ldr	r3, [pc, #188]	; (8003164 <xTaskResumeAll+0x10c>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	3318      	adds	r3, #24
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff f8b5 	bl	8002220 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	3304      	adds	r3, #4
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff f8b0 	bl	8002220 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f003 fadc 	bl	8006680 <SEGGER_SYSVIEW_OnTaskStartReady>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	2201      	movs	r2, #1
 80030ce:	409a      	lsls	r2, r3
 80030d0:	4b25      	ldr	r3, [pc, #148]	; (8003168 <xTaskResumeAll+0x110>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	4a24      	ldr	r2, [pc, #144]	; (8003168 <xTaskResumeAll+0x110>)
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4a21      	ldr	r2, [pc, #132]	; (800316c <xTaskResumeAll+0x114>)
 80030e8:	441a      	add	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	3304      	adds	r3, #4
 80030ee:	4619      	mov	r1, r3
 80030f0:	4610      	mov	r0, r2
 80030f2:	f7ff f838 	bl	8002166 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030fa:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <xTaskResumeAll+0x118>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	429a      	cmp	r2, r3
 8003102:	d302      	bcc.n	800310a <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003104:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <xTaskResumeAll+0x11c>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800310a:	4b16      	ldr	r3, [pc, #88]	; (8003164 <xTaskResumeAll+0x10c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1c8      	bne.n	80030a4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003118:	f000 fb26 	bl	8003768 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800311c:	4b16      	ldr	r3, [pc, #88]	; (8003178 <xTaskResumeAll+0x120>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d010      	beq.n	800314a <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003128:	f000 f84a 	bl	80031c0 <xTaskIncrementTick>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8003132:	4b10      	ldr	r3, [pc, #64]	; (8003174 <xTaskResumeAll+0x11c>)
 8003134:	2201      	movs	r2, #1
 8003136:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	3b01      	subs	r3, #1
 800313c:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f1      	bne.n	8003128 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <xTaskResumeAll+0x120>)
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <xTaskResumeAll+0x11c>)
 800314c:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800314e:	f001 f929 	bl	80043a4 <vPortExitCritical>

    return xAlreadyYielded;
 8003152:	687b      	ldr	r3, [r7, #4]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20000138 	.word	0x20000138
 8003160:	20000110 	.word	0x20000110
 8003164:	200000d0 	.word	0x200000d0
 8003168:	20000118 	.word	0x20000118
 800316c:	2000003c 	.word	0x2000003c
 8003170:	20000038 	.word	0x20000038
 8003174:	20000124 	.word	0x20000124
 8003178:	20000120 	.word	0x20000120

0800317c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003182:	4b05      	ldr	r3, [pc, #20]	; (8003198 <xTaskGetTickCount+0x1c>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003188:	687b      	ldr	r3, [r7, #4]
}
 800318a:	4618      	mov	r0, r3
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	20000114 	.word	0x20000114

0800319c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031a2:	f001 f9bb 	bl	800451c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80031aa:	4b04      	ldr	r3, [pc, #16]	; (80031bc <xTaskGetTickCountFromISR+0x20>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80031b0:	683b      	ldr	r3, [r7, #0]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000114 	.word	0x20000114

080031c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031ca:	4b41      	ldr	r3, [pc, #260]	; (80032d0 <xTaskIncrementTick+0x110>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d173      	bne.n	80032ba <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031d2:	4b40      	ldr	r3, [pc, #256]	; (80032d4 <xTaskIncrementTick+0x114>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	3301      	adds	r3, #1
 80031d8:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80031da:	4a3e      	ldr	r2, [pc, #248]	; (80032d4 <xTaskIncrementTick+0x114>)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d120      	bne.n	8003228 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80031e6:	4b3c      	ldr	r3, [pc, #240]	; (80032d8 <xTaskIncrementTick+0x118>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <xTaskIncrementTick+0x46>
        __asm volatile
 80031f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f4:	f383 8811 	msr	BASEPRI, r3
 80031f8:	f3bf 8f6f 	isb	sy
 80031fc:	f3bf 8f4f 	dsb	sy
 8003200:	603b      	str	r3, [r7, #0]
    }
 8003202:	bf00      	nop
 8003204:	e7fe      	b.n	8003204 <xTaskIncrementTick+0x44>
 8003206:	4b34      	ldr	r3, [pc, #208]	; (80032d8 <xTaskIncrementTick+0x118>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	4b33      	ldr	r3, [pc, #204]	; (80032dc <xTaskIncrementTick+0x11c>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a31      	ldr	r2, [pc, #196]	; (80032d8 <xTaskIncrementTick+0x118>)
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	4a31      	ldr	r2, [pc, #196]	; (80032dc <xTaskIncrementTick+0x11c>)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <xTaskIncrementTick+0x120>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	3301      	adds	r3, #1
 8003220:	4a2f      	ldr	r2, [pc, #188]	; (80032e0 <xTaskIncrementTick+0x120>)
 8003222:	6013      	str	r3, [r2, #0]
 8003224:	f000 faa0 	bl	8003768 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003228:	4b2e      	ldr	r3, [pc, #184]	; (80032e4 <xTaskIncrementTick+0x124>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	429a      	cmp	r2, r3
 8003230:	d348      	bcc.n	80032c4 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003232:	4b29      	ldr	r3, [pc, #164]	; (80032d8 <xTaskIncrementTick+0x118>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d104      	bne.n	8003246 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800323c:	4b29      	ldr	r3, [pc, #164]	; (80032e4 <xTaskIncrementTick+0x124>)
 800323e:	f04f 32ff 	mov.w	r2, #4294967295
 8003242:	601a      	str	r2, [r3, #0]
                    break;
 8003244:	e03e      	b.n	80032c4 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <xTaskIncrementTick+0x118>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	d203      	bcs.n	8003266 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800325e:	4a21      	ldr	r2, [pc, #132]	; (80032e4 <xTaskIncrementTick+0x124>)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003264:	e02e      	b.n	80032c4 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	3304      	adds	r3, #4
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe ffd8 	bl	8002220 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003274:	2b00      	cmp	r3, #0
 8003276:	d004      	beq.n	8003282 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	3318      	adds	r3, #24
 800327c:	4618      	mov	r0, r3
 800327e:	f7fe ffcf 	bl	8002220 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	4618      	mov	r0, r3
 8003286:	f003 f9fb 	bl	8006680 <SEGGER_SYSVIEW_OnTaskStartReady>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	2201      	movs	r2, #1
 8003290:	409a      	lsls	r2, r3
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <xTaskIncrementTick+0x128>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4313      	orrs	r3, r2
 8003298:	4a13      	ldr	r2, [pc, #76]	; (80032e8 <xTaskIncrementTick+0x128>)
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4a10      	ldr	r2, [pc, #64]	; (80032ec <xTaskIncrementTick+0x12c>)
 80032aa:	441a      	add	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	3304      	adds	r3, #4
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f7fe ff57 	bl	8002166 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032b8:	e7bb      	b.n	8003232 <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80032ba:	4b0d      	ldr	r3, [pc, #52]	; (80032f0 <xTaskIncrementTick+0x130>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3301      	adds	r3, #1
 80032c0:	4a0b      	ldr	r2, [pc, #44]	; (80032f0 <xTaskIncrementTick+0x130>)
 80032c2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80032c4:	697b      	ldr	r3, [r7, #20]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3718      	adds	r7, #24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20000138 	.word	0x20000138
 80032d4:	20000114 	.word	0x20000114
 80032d8:	200000c8 	.word	0x200000c8
 80032dc:	200000cc 	.word	0x200000cc
 80032e0:	20000128 	.word	0x20000128
 80032e4:	20000130 	.word	0x20000130
 80032e8:	20000118 	.word	0x20000118
 80032ec:	2000003c 	.word	0x2000003c
 80032f0:	20000120 	.word	0x20000120

080032f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80032fa:	4b2d      	ldr	r3, [pc, #180]	; (80033b0 <vTaskSwitchContext+0xbc>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003302:	4b2c      	ldr	r3, [pc, #176]	; (80033b4 <vTaskSwitchContext+0xc0>)
 8003304:	2201      	movs	r2, #1
 8003306:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003308:	e04d      	b.n	80033a6 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800330a:	4b2a      	ldr	r3, [pc, #168]	; (80033b4 <vTaskSwitchContext+0xc0>)
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003310:	4b29      	ldr	r3, [pc, #164]	; (80033b8 <vTaskSwitchContext+0xc4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	fab3 f383 	clz	r3, r3
 800331c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800331e:	7afb      	ldrb	r3, [r7, #11]
 8003320:	f1c3 031f 	rsb	r3, r3, #31
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	4925      	ldr	r1, [pc, #148]	; (80033bc <vTaskSwitchContext+0xc8>)
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <vTaskSwitchContext+0x5c>
        __asm volatile
 800333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333e:	f383 8811 	msr	BASEPRI, r3
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	607b      	str	r3, [r7, #4]
    }
 800334c:	bf00      	nop
 800334e:	e7fe      	b.n	800334e <vTaskSwitchContext+0x5a>
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	4613      	mov	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4a18      	ldr	r2, [pc, #96]	; (80033bc <vTaskSwitchContext+0xc8>)
 800335c:	4413      	add	r3, r2
 800335e:	613b      	str	r3, [r7, #16]
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	3308      	adds	r3, #8
 8003372:	429a      	cmp	r2, r3
 8003374:	d104      	bne.n	8003380 <vTaskSwitchContext+0x8c>
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	605a      	str	r2, [r3, #4]
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	4a0e      	ldr	r2, [pc, #56]	; (80033c0 <vTaskSwitchContext+0xcc>)
 8003388:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800338a:	4b0d      	ldr	r3, [pc, #52]	; (80033c0 <vTaskSwitchContext+0xcc>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4b0d      	ldr	r3, [pc, #52]	; (80033c4 <vTaskSwitchContext+0xd0>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d102      	bne.n	800339c <vTaskSwitchContext+0xa8>
 8003396:	f003 f8d3 	bl	8006540 <SEGGER_SYSVIEW_OnIdle>
}
 800339a:	e004      	b.n	80033a6 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 800339c:	4b08      	ldr	r3, [pc, #32]	; (80033c0 <vTaskSwitchContext+0xcc>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f003 f92b 	bl	80065fc <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80033a6:	bf00      	nop
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20000138 	.word	0x20000138
 80033b4:	20000124 	.word	0x20000124
 80033b8:	20000118 	.word	0x20000118
 80033bc:	2000003c 	.word	0x2000003c
 80033c0:	20000038 	.word	0x20000038
 80033c4:	20000134 	.word	0x20000134

080033c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	60fb      	str	r3, [r7, #12]
    }
 80033ea:	bf00      	nop
 80033ec:	e7fe      	b.n	80033ec <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <vTaskPlaceOnEventList+0x44>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3318      	adds	r3, #24
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fe fed9 	bl	80021ae <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80033fc:	2101      	movs	r1, #1
 80033fe:	6838      	ldr	r0, [r7, #0]
 8003400:	f000 fa6c 	bl	80038dc <prvAddCurrentTaskToDelayedList>
}
 8003404:	bf00      	nop
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20000038 	.word	0x20000038

08003410 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10a      	bne.n	8003438 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003426:	f383 8811 	msr	BASEPRI, r3
 800342a:	f3bf 8f6f 	isb	sy
 800342e:	f3bf 8f4f 	dsb	sy
 8003432:	617b      	str	r3, [r7, #20]
    }
 8003434:	bf00      	nop
 8003436:	e7fe      	b.n	8003436 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003438:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <vTaskPlaceOnEventListRestricted+0x58>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3318      	adds	r3, #24
 800343e:	4619      	mov	r1, r3
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	f7fe fe90 	bl	8002166 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 800344c:	f04f 33ff 	mov.w	r3, #4294967295
 8003450:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003452:	2024      	movs	r0, #36	; 0x24
 8003454:	f002 fb74 	bl	8005b40 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	68b8      	ldr	r0, [r7, #8]
 800345c:	f000 fa3e 	bl	80038dc <prvAddCurrentTaskToDelayedList>
    }
 8003460:	bf00      	nop
 8003462:	3718      	adds	r7, #24
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	20000038 	.word	0x20000038

0800346c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10a      	bne.n	8003498 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003486:	f383 8811 	msr	BASEPRI, r3
 800348a:	f3bf 8f6f 	isb	sy
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	60fb      	str	r3, [r7, #12]
    }
 8003494:	bf00      	nop
 8003496:	e7fe      	b.n	8003496 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	3318      	adds	r3, #24
 800349c:	4618      	mov	r0, r3
 800349e:	f7fe febf 	bl	8002220 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034a2:	4b1f      	ldr	r3, [pc, #124]	; (8003520 <xTaskRemoveFromEventList+0xb4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d120      	bne.n	80034ec <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	3304      	adds	r3, #4
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe feb6 	bl	8002220 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f003 f8e2 	bl	8006680 <SEGGER_SYSVIEW_OnTaskStartReady>
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	2201      	movs	r2, #1
 80034c2:	409a      	lsls	r2, r3
 80034c4:	4b17      	ldr	r3, [pc, #92]	; (8003524 <xTaskRemoveFromEventList+0xb8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	4a16      	ldr	r2, [pc, #88]	; (8003524 <xTaskRemoveFromEventList+0xb8>)
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4a13      	ldr	r2, [pc, #76]	; (8003528 <xTaskRemoveFromEventList+0xbc>)
 80034dc:	441a      	add	r2, r3
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	3304      	adds	r3, #4
 80034e2:	4619      	mov	r1, r3
 80034e4:	4610      	mov	r0, r2
 80034e6:	f7fe fe3e 	bl	8002166 <vListInsertEnd>
 80034ea:	e005      	b.n	80034f8 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	3318      	adds	r3, #24
 80034f0:	4619      	mov	r1, r3
 80034f2:	480e      	ldr	r0, [pc, #56]	; (800352c <xTaskRemoveFromEventList+0xc0>)
 80034f4:	f7fe fe37 	bl	8002166 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034fc:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <xTaskRemoveFromEventList+0xc4>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003502:	429a      	cmp	r2, r3
 8003504:	d905      	bls.n	8003512 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003506:	2301      	movs	r3, #1
 8003508:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800350a:	4b0a      	ldr	r3, [pc, #40]	; (8003534 <xTaskRemoveFromEventList+0xc8>)
 800350c:	2201      	movs	r2, #1
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e001      	b.n	8003516 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8003512:	2300      	movs	r3, #0
 8003514:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003516:	697b      	ldr	r3, [r7, #20]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	20000138 	.word	0x20000138
 8003524:	20000118 	.word	0x20000118
 8003528:	2000003c 	.word	0x2000003c
 800352c:	200000d0 	.word	0x200000d0
 8003530:	20000038 	.word	0x20000038
 8003534:	20000124 	.word	0x20000124

08003538 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003540:	4b06      	ldr	r3, [pc, #24]	; (800355c <vTaskInternalSetTimeOutState+0x24>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003548:	4b05      	ldr	r3, [pc, #20]	; (8003560 <vTaskInternalSetTimeOutState+0x28>)
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	605a      	str	r2, [r3, #4]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	20000128 	.word	0x20000128
 8003560:	20000114 	.word	0x20000114

08003564 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10a      	bne.n	800358a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003578:	f383 8811 	msr	BASEPRI, r3
 800357c:	f3bf 8f6f 	isb	sy
 8003580:	f3bf 8f4f 	dsb	sy
 8003584:	613b      	str	r3, [r7, #16]
    }
 8003586:	bf00      	nop
 8003588:	e7fe      	b.n	8003588 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10a      	bne.n	80035a6 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003594:	f383 8811 	msr	BASEPRI, r3
 8003598:	f3bf 8f6f 	isb	sy
 800359c:	f3bf 8f4f 	dsb	sy
 80035a0:	60fb      	str	r3, [r7, #12]
    }
 80035a2:	bf00      	nop
 80035a4:	e7fe      	b.n	80035a4 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80035a6:	f000 fecd 	bl	8004344 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80035aa:	4b1f      	ldr	r3, [pc, #124]	; (8003628 <xTaskCheckForTimeOut+0xc4>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c2:	d102      	bne.n	80035ca <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80035c4:	2300      	movs	r3, #0
 80035c6:	61fb      	str	r3, [r7, #28]
 80035c8:	e026      	b.n	8003618 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	4b17      	ldr	r3, [pc, #92]	; (800362c <xTaskCheckForTimeOut+0xc8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d00a      	beq.n	80035ec <xTaskCheckForTimeOut+0x88>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d305      	bcc.n	80035ec <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80035e0:	2301      	movs	r3, #1
 80035e2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	e015      	b.n	8003618 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d20b      	bcs.n	800360e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	1ad2      	subs	r2, r2, r3
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff ff98 	bl	8003538 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003608:	2300      	movs	r3, #0
 800360a:	61fb      	str	r3, [r7, #28]
 800360c:	e004      	b.n	8003618 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003614:	2301      	movs	r3, #1
 8003616:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003618:	f000 fec4 	bl	80043a4 <vPortExitCritical>

    return xReturn;
 800361c:	69fb      	ldr	r3, [r7, #28]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3720      	adds	r7, #32
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20000114 	.word	0x20000114
 800362c:	20000128 	.word	0x20000128

08003630 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003634:	4b03      	ldr	r3, [pc, #12]	; (8003644 <vTaskMissedYield+0x14>)
 8003636:	2201      	movs	r2, #1
 8003638:	601a      	str	r2, [r3, #0]
}
 800363a:	bf00      	nop
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	20000124 	.word	0x20000124

08003648 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003650:	f000 f84c 	bl	80036ec <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <prvIdleTask+0x20>)
 8003656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	f3bf 8f4f 	dsb	sy
 8003660:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003664:	e7f4      	b.n	8003650 <prvIdleTask+0x8>
 8003666:	bf00      	nop
 8003668:	e000ed04 	.word	0xe000ed04

0800366c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003672:	2300      	movs	r3, #0
 8003674:	607b      	str	r3, [r7, #4]
 8003676:	e00c      	b.n	8003692 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4a12      	ldr	r2, [pc, #72]	; (80036cc <prvInitialiseTaskLists+0x60>)
 8003684:	4413      	add	r3, r2
 8003686:	4618      	mov	r0, r3
 8003688:	f7fe fd40 	bl	800210c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3301      	adds	r3, #1
 8003690:	607b      	str	r3, [r7, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b04      	cmp	r3, #4
 8003696:	d9ef      	bls.n	8003678 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003698:	480d      	ldr	r0, [pc, #52]	; (80036d0 <prvInitialiseTaskLists+0x64>)
 800369a:	f7fe fd37 	bl	800210c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800369e:	480d      	ldr	r0, [pc, #52]	; (80036d4 <prvInitialiseTaskLists+0x68>)
 80036a0:	f7fe fd34 	bl	800210c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80036a4:	480c      	ldr	r0, [pc, #48]	; (80036d8 <prvInitialiseTaskLists+0x6c>)
 80036a6:	f7fe fd31 	bl	800210c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80036aa:	480c      	ldr	r0, [pc, #48]	; (80036dc <prvInitialiseTaskLists+0x70>)
 80036ac:	f7fe fd2e 	bl	800210c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80036b0:	480b      	ldr	r0, [pc, #44]	; (80036e0 <prvInitialiseTaskLists+0x74>)
 80036b2:	f7fe fd2b 	bl	800210c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80036b6:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <prvInitialiseTaskLists+0x78>)
 80036b8:	4a05      	ldr	r2, [pc, #20]	; (80036d0 <prvInitialiseTaskLists+0x64>)
 80036ba:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80036bc:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <prvInitialiseTaskLists+0x7c>)
 80036be:	4a05      	ldr	r2, [pc, #20]	; (80036d4 <prvInitialiseTaskLists+0x68>)
 80036c0:	601a      	str	r2, [r3, #0]
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	2000003c 	.word	0x2000003c
 80036d0:	200000a0 	.word	0x200000a0
 80036d4:	200000b4 	.word	0x200000b4
 80036d8:	200000d0 	.word	0x200000d0
 80036dc:	200000e4 	.word	0x200000e4
 80036e0:	200000fc 	.word	0x200000fc
 80036e4:	200000c8 	.word	0x200000c8
 80036e8:	200000cc 	.word	0x200000cc

080036ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036f2:	e019      	b.n	8003728 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80036f4:	f000 fe26 	bl	8004344 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036f8:	4b10      	ldr	r3, [pc, #64]	; (800373c <prvCheckTasksWaitingTermination+0x50>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3304      	adds	r3, #4
 8003704:	4618      	mov	r0, r3
 8003706:	f7fe fd8b 	bl	8002220 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800370a:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <prvCheckTasksWaitingTermination+0x54>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3b01      	subs	r3, #1
 8003710:	4a0b      	ldr	r2, [pc, #44]	; (8003740 <prvCheckTasksWaitingTermination+0x54>)
 8003712:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003714:	4b0b      	ldr	r3, [pc, #44]	; (8003744 <prvCheckTasksWaitingTermination+0x58>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3b01      	subs	r3, #1
 800371a:	4a0a      	ldr	r2, [pc, #40]	; (8003744 <prvCheckTasksWaitingTermination+0x58>)
 800371c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800371e:	f000 fe41 	bl	80043a4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f810 	bl	8003748 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003728:	4b06      	ldr	r3, [pc, #24]	; (8003744 <prvCheckTasksWaitingTermination+0x58>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1e1      	bne.n	80036f4 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003730:	bf00      	nop
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	200000e4 	.word	0x200000e4
 8003740:	20000110 	.word	0x20000110
 8003744:	200000f8 	.word	0x200000f8

08003748 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003754:	4618      	mov	r0, r3
 8003756:	f001 f801 	bl	800475c <vPortFree>
                vPortFree( pxTCB );
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 fffe 	bl	800475c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003760:	bf00      	nop
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800376c:	4b0a      	ldr	r3, [pc, #40]	; (8003798 <prvResetNextTaskUnblockTime+0x30>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d104      	bne.n	8003780 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003776:	4b09      	ldr	r3, [pc, #36]	; (800379c <prvResetNextTaskUnblockTime+0x34>)
 8003778:	f04f 32ff 	mov.w	r2, #4294967295
 800377c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800377e:	e005      	b.n	800378c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003780:	4b05      	ldr	r3, [pc, #20]	; (8003798 <prvResetNextTaskUnblockTime+0x30>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a04      	ldr	r2, [pc, #16]	; (800379c <prvResetNextTaskUnblockTime+0x34>)
 800378a:	6013      	str	r3, [r2, #0]
}
 800378c:	bf00      	nop
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	200000c8 	.word	0x200000c8
 800379c:	20000130 	.word	0x20000130

080037a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80037a6:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <xTaskGetSchedulerState+0x34>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d102      	bne.n	80037b4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80037ae:	2301      	movs	r3, #1
 80037b0:	607b      	str	r3, [r7, #4]
 80037b2:	e008      	b.n	80037c6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <xTaskGetSchedulerState+0x38>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d102      	bne.n	80037c2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80037bc:	2302      	movs	r3, #2
 80037be:	607b      	str	r3, [r7, #4]
 80037c0:	e001      	b.n	80037c6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80037c2:	2300      	movs	r3, #0
 80037c4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80037c6:	687b      	ldr	r3, [r7, #4]
    }
 80037c8:	4618      	mov	r0, r3
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	2000011c 	.word	0x2000011c
 80037d8:	20000138 	.word	0x20000138

080037dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80037e8:	2300      	movs	r3, #0
 80037ea:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d068      	beq.n	80038c4 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80037f2:	4b37      	ldr	r3, [pc, #220]	; (80038d0 <xTaskPriorityDisinherit+0xf4>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d00a      	beq.n	8003812 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80037fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003800:	f383 8811 	msr	BASEPRI, r3
 8003804:	f3bf 8f6f 	isb	sy
 8003808:	f3bf 8f4f 	dsb	sy
 800380c:	60fb      	str	r3, [r7, #12]
    }
 800380e:	bf00      	nop
 8003810:	e7fe      	b.n	8003810 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10a      	bne.n	8003830 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800381a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	60bb      	str	r3, [r7, #8]
    }
 800382c:	bf00      	nop
 800382e:	e7fe      	b.n	800382e <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003834:	1e5a      	subs	r2, r3, #1
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003842:	429a      	cmp	r2, r3
 8003844:	d03e      	beq.n	80038c4 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	2b00      	cmp	r3, #0
 800384c:	d13a      	bne.n	80038c4 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	3304      	adds	r3, #4
 8003852:	4618      	mov	r0, r3
 8003854:	f7fe fce4 	bl	8002220 <uxListRemove>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10a      	bne.n	8003874 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003862:	2201      	movs	r2, #1
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43da      	mvns	r2, r3
 800386a:	4b1a      	ldr	r3, [pc, #104]	; (80038d4 <xTaskPriorityDisinherit+0xf8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4013      	ands	r3, r2
 8003870:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <xTaskPriorityDisinherit+0xf8>)
 8003872:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4619      	mov	r1, r3
 8003878:	204a      	movs	r0, #74	; 0x4a
 800387a:	f002 f97f 	bl	8005b7c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388a:	f1c3 0205 	rsb	r2, r3, #5
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003896:	2201      	movs	r2, #1
 8003898:	409a      	lsls	r2, r3
 800389a:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <xTaskPriorityDisinherit+0xf8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4313      	orrs	r3, r2
 80038a0:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <xTaskPriorityDisinherit+0xf8>)
 80038a2:	6013      	str	r3, [r2, #0]
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a8:	4613      	mov	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	4a09      	ldr	r2, [pc, #36]	; (80038d8 <xTaskPriorityDisinherit+0xfc>)
 80038b2:	441a      	add	r2, r3
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	3304      	adds	r3, #4
 80038b8:	4619      	mov	r1, r3
 80038ba:	4610      	mov	r0, r2
 80038bc:	f7fe fc53 	bl	8002166 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80038c0:	2301      	movs	r3, #1
 80038c2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80038c4:	697b      	ldr	r3, [r7, #20]
    }
 80038c6:	4618      	mov	r0, r3
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000038 	.word	0x20000038
 80038d4:	20000118 	.word	0x20000118
 80038d8:	2000003c 	.word	0x2000003c

080038dc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80038e6:	4b32      	ldr	r3, [pc, #200]	; (80039b0 <prvAddCurrentTaskToDelayedList+0xd4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038ec:	4b31      	ldr	r3, [pc, #196]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	3304      	adds	r3, #4
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe fc94 	bl	8002220 <uxListRemove>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10b      	bne.n	8003916 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80038fe:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	2201      	movs	r2, #1
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43da      	mvns	r2, r3
 800390c:	4b2a      	ldr	r3, [pc, #168]	; (80039b8 <prvAddCurrentTaskToDelayedList+0xdc>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4013      	ands	r3, r2
 8003912:	4a29      	ldr	r2, [pc, #164]	; (80039b8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003914:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391c:	d110      	bne.n	8003940 <prvAddCurrentTaskToDelayedList+0x64>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00d      	beq.n	8003940 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003924:	4b23      	ldr	r3, [pc, #140]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	211b      	movs	r1, #27
 800392a:	4618      	mov	r0, r3
 800392c:	f002 feea 	bl	8006704 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003930:	4b20      	ldr	r3, [pc, #128]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3304      	adds	r3, #4
 8003936:	4619      	mov	r1, r3
 8003938:	4820      	ldr	r0, [pc, #128]	; (80039bc <prvAddCurrentTaskToDelayedList+0xe0>)
 800393a:	f7fe fc14 	bl	8002166 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800393e:	e032      	b.n	80039a6 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4413      	add	r3, r2
 8003946:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003948:	4b1a      	ldr	r3, [pc, #104]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	429a      	cmp	r2, r3
 8003956:	d20f      	bcs.n	8003978 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003958:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2104      	movs	r1, #4
 800395e:	4618      	mov	r0, r3
 8003960:	f002 fed0 	bl	8006704 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003964:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	4b12      	ldr	r3, [pc, #72]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3304      	adds	r3, #4
 800396e:	4619      	mov	r1, r3
 8003970:	4610      	mov	r0, r2
 8003972:	f7fe fc1c 	bl	80021ae <vListInsert>
}
 8003976:	e016      	b.n	80039a6 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003978:	4b0e      	ldr	r3, [pc, #56]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2104      	movs	r1, #4
 800397e:	4618      	mov	r0, r3
 8003980:	f002 fec0 	bl	8006704 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003984:	4b0f      	ldr	r3, [pc, #60]	; (80039c4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4b0a      	ldr	r3, [pc, #40]	; (80039b4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	3304      	adds	r3, #4
 800398e:	4619      	mov	r1, r3
 8003990:	4610      	mov	r0, r2
 8003992:	f7fe fc0c 	bl	80021ae <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003996:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <prvAddCurrentTaskToDelayedList+0xec>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	429a      	cmp	r2, r3
 800399e:	d202      	bcs.n	80039a6 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 80039a0:	4a09      	ldr	r2, [pc, #36]	; (80039c8 <prvAddCurrentTaskToDelayedList+0xec>)
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	6013      	str	r3, [r2, #0]
}
 80039a6:	bf00      	nop
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20000114 	.word	0x20000114
 80039b4:	20000038 	.word	0x20000038
 80039b8:	20000118 	.word	0x20000118
 80039bc:	200000fc 	.word	0x200000fc
 80039c0:	200000cc 	.word	0x200000cc
 80039c4:	200000c8 	.word	0x200000c8
 80039c8:	20000130 	.word	0x20000130

080039cc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80039d6:	f000 fad5 	bl	8003f84 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80039da:	4b11      	ldr	r3, [pc, #68]	; (8003a20 <xTimerCreateTimerTask+0x54>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00b      	beq.n	80039fa <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80039e2:	4b10      	ldr	r3, [pc, #64]	; (8003a24 <xTimerCreateTimerTask+0x58>)
 80039e4:	9301      	str	r3, [sp, #4]
 80039e6:	2302      	movs	r3, #2
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	2300      	movs	r3, #0
 80039ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039f0:	490d      	ldr	r1, [pc, #52]	; (8003a28 <xTimerCreateTimerTask+0x5c>)
 80039f2:	480e      	ldr	r0, [pc, #56]	; (8003a2c <xTimerCreateTimerTask+0x60>)
 80039f4:	f7ff f96a 	bl	8002ccc <xTaskCreate>
 80039f8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10a      	bne.n	8003a16 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	603b      	str	r3, [r7, #0]
    }
 8003a12:	bf00      	nop
 8003a14:	e7fe      	b.n	8003a14 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003a16:	687b      	ldr	r3, [r7, #4]
    }
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	2000016c 	.word	0x2000016c
 8003a24:	20000170 	.word	0x20000170
 8003a28:	08006b80 	.word	0x08006b80
 8003a2c:	08003b65 	.word	0x08003b65

08003a30 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	; 0x28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
 8003a3c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10a      	bne.n	8003a5e <xTimerGenericCommand+0x2e>
        __asm volatile
 8003a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4c:	f383 8811 	msr	BASEPRI, r3
 8003a50:	f3bf 8f6f 	isb	sy
 8003a54:	f3bf 8f4f 	dsb	sy
 8003a58:	623b      	str	r3, [r7, #32]
    }
 8003a5a:	bf00      	nop
 8003a5c:	e7fe      	b.n	8003a5c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003a5e:	4b1a      	ldr	r3, [pc, #104]	; (8003ac8 <xTimerGenericCommand+0x98>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d02a      	beq.n	8003abc <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b05      	cmp	r3, #5
 8003a76:	dc18      	bgt.n	8003aaa <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003a78:	f7ff fe92 	bl	80037a0 <xTaskGetSchedulerState>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d109      	bne.n	8003a96 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003a82:	4b11      	ldr	r3, [pc, #68]	; (8003ac8 <xTimerGenericCommand+0x98>)
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	f107 0114 	add.w	r1, r7, #20
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a8e:	f7fe fcd5 	bl	800243c <xQueueGenericSend>
 8003a92:	6278      	str	r0, [r7, #36]	; 0x24
 8003a94:	e012      	b.n	8003abc <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003a96:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <xTimerGenericCommand+0x98>)
 8003a98:	6818      	ldr	r0, [r3, #0]
 8003a9a:	f107 0114 	add.w	r1, r7, #20
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f7fe fccb 	bl	800243c <xQueueGenericSend>
 8003aa6:	6278      	str	r0, [r7, #36]	; 0x24
 8003aa8:	e008      	b.n	8003abc <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003aaa:	4b07      	ldr	r3, [pc, #28]	; (8003ac8 <xTimerGenericCommand+0x98>)
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	f107 0114 	add.w	r1, r7, #20
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	f7fe fdcf 	bl	8002658 <xQueueGenericSendFromISR>
 8003aba:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3728      	adds	r7, #40	; 0x28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	2000016c 	.word	0x2000016c

08003acc <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ad6:	4b22      	ldr	r3, [pc, #136]	; (8003b60 <prvProcessExpiredTimer+0x94>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fe fb9b 	bl	8002220 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d022      	beq.n	8003b3e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	699a      	ldr	r2, [r3, #24]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	18d1      	adds	r1, r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	6978      	ldr	r0, [r7, #20]
 8003b06:	f000 f8d1 	bl	8003cac <prvInsertTimerInActiveList>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d01f      	beq.n	8003b50 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b10:	2300      	movs	r3, #0
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	2300      	movs	r3, #0
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	2100      	movs	r1, #0
 8003b1a:	6978      	ldr	r0, [r7, #20]
 8003b1c:	f7ff ff88 	bl	8003a30 <xTimerGenericCommand>
 8003b20:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d113      	bne.n	8003b50 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2c:	f383 8811 	msr	BASEPRI, r3
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	f3bf 8f4f 	dsb	sy
 8003b38:	60fb      	str	r3, [r7, #12]
    }
 8003b3a:	bf00      	nop
 8003b3c:	e7fe      	b.n	8003b3c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b44:	f023 0301 	bic.w	r3, r3, #1
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	6978      	ldr	r0, [r7, #20]
 8003b56:	4798      	blx	r3
    }
 8003b58:	bf00      	nop
 8003b5a:	3718      	adds	r7, #24
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	20000164 	.word	0x20000164

08003b64 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b6c:	f107 0308 	add.w	r3, r7, #8
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 f857 	bl	8003c24 <prvGetNextExpireTime>
 8003b76:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f803 	bl	8003b88 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003b82:	f000 f8d5 	bl	8003d30 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b86:	e7f1      	b.n	8003b6c <prvTimerTask+0x8>

08003b88 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003b92:	f7ff fa53 	bl	800303c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b96:	f107 0308 	add.w	r3, r7, #8
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 f866 	bl	8003c6c <prvSampleTimeNow>
 8003ba0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d130      	bne.n	8003c0a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10a      	bne.n	8003bc4 <prvProcessTimerOrBlockTask+0x3c>
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d806      	bhi.n	8003bc4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003bb6:	f7ff fa4f 	bl	8003058 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003bba:	68f9      	ldr	r1, [r7, #12]
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7ff ff85 	bl	8003acc <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003bc2:	e024      	b.n	8003c0e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d008      	beq.n	8003bdc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003bca:	4b13      	ldr	r3, [pc, #76]	; (8003c18 <prvProcessTimerOrBlockTask+0x90>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <prvProcessTimerOrBlockTask+0x50>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e000      	b.n	8003bda <prvProcessTimerOrBlockTask+0x52>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <prvProcessTimerOrBlockTask+0x94>)
 8003bde:	6818      	ldr	r0, [r3, #0]
 8003be0:	687a      	ldr	r2, [r7, #4]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	4619      	mov	r1, r3
 8003bea:	f7ff f83b 	bl	8002c64 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003bee:	f7ff fa33 	bl	8003058 <xTaskResumeAll>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10a      	bne.n	8003c0e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003bf8:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <prvProcessTimerOrBlockTask+0x98>)
 8003bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	f3bf 8f6f 	isb	sy
    }
 8003c08:	e001      	b.n	8003c0e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003c0a:	f7ff fa25 	bl	8003058 <xTaskResumeAll>
    }
 8003c0e:	bf00      	nop
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000168 	.word	0x20000168
 8003c1c:	2000016c 	.word	0x2000016c
 8003c20:	e000ed04 	.word	0xe000ed04

08003c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c2c:	4b0e      	ldr	r3, [pc, #56]	; (8003c68 <prvGetNextExpireTime+0x44>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <prvGetNextExpireTime+0x16>
 8003c36:	2201      	movs	r2, #1
 8003c38:	e000      	b.n	8003c3c <prvGetNextExpireTime+0x18>
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d105      	bne.n	8003c54 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c48:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <prvGetNextExpireTime+0x44>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	e001      	b.n	8003c58 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003c58:	68fb      	ldr	r3, [r7, #12]
    }
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	20000164 	.word	0x20000164

08003c6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003c74:	f7ff fa82 	bl	800317c <xTaskGetTickCount>
 8003c78:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003c7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <prvSampleTimeNow+0x3c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d205      	bcs.n	8003c90 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003c84:	f000 f91a 	bl	8003ebc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	e002      	b.n	8003c96 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003c96:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <prvSampleTimeNow+0x3c>)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
    }
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20000174 	.word	0x20000174

08003cac <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d812      	bhi.n	8003cf8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	1ad2      	subs	r2, r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d302      	bcc.n	8003ce6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	e01b      	b.n	8003d1e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003ce6:	4b10      	ldr	r3, [pc, #64]	; (8003d28 <prvInsertTimerInActiveList+0x7c>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	3304      	adds	r3, #4
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	f7fe fa5c 	bl	80021ae <vListInsert>
 8003cf6:	e012      	b.n	8003d1e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d206      	bcs.n	8003d0e <prvInsertTimerInActiveList+0x62>
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d302      	bcc.n	8003d0e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	e007      	b.n	8003d1e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d0e:	4b07      	ldr	r3, [pc, #28]	; (8003d2c <prvInsertTimerInActiveList+0x80>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3304      	adds	r3, #4
 8003d16:	4619      	mov	r1, r3
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f7fe fa48 	bl	80021ae <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003d1e:	697b      	ldr	r3, [r7, #20]
    }
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	20000168 	.word	0x20000168
 8003d2c:	20000164 	.word	0x20000164

08003d30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b08c      	sub	sp, #48	; 0x30
 8003d34:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d36:	e0ae      	b.n	8003e96 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f2c0 80aa 	blt.w	8003e94 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	3304      	adds	r3, #4
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe fa65 	bl	8002220 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d56:	1d3b      	adds	r3, r7, #4
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff ff87 	bl	8003c6c <prvSampleTimeNow>
 8003d5e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	2b09      	cmp	r3, #9
 8003d64:	f200 8097 	bhi.w	8003e96 <prvProcessReceivedCommands+0x166>
 8003d68:	a201      	add	r2, pc, #4	; (adr r2, 8003d70 <prvProcessReceivedCommands+0x40>)
 8003d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6e:	bf00      	nop
 8003d70:	08003d99 	.word	0x08003d99
 8003d74:	08003d99 	.word	0x08003d99
 8003d78:	08003d99 	.word	0x08003d99
 8003d7c:	08003e0d 	.word	0x08003e0d
 8003d80:	08003e21 	.word	0x08003e21
 8003d84:	08003e6b 	.word	0x08003e6b
 8003d88:	08003d99 	.word	0x08003d99
 8003d8c:	08003d99 	.word	0x08003d99
 8003d90:	08003e0d 	.word	0x08003e0d
 8003d94:	08003e21 	.word	0x08003e21
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d9e:	f043 0301 	orr.w	r3, r3, #1
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	18d1      	adds	r1, r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6a3a      	ldr	r2, [r7, #32]
 8003db6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003db8:	f7ff ff78 	bl	8003cac <prvInsertTimerInActiveList>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d069      	beq.n	8003e96 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dc8:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d05e      	beq.n	8003e96 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	441a      	add	r2, r3
 8003de0:	2300      	movs	r3, #0
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	2300      	movs	r3, #0
 8003de6:	2100      	movs	r1, #0
 8003de8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dea:	f7ff fe21 	bl	8003a30 <xTimerGenericCommand>
 8003dee:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d14f      	bne.n	8003e96 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfa:	f383 8811 	msr	BASEPRI, r3
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	61bb      	str	r3, [r7, #24]
    }
 8003e08:	bf00      	nop
 8003e0a:	e7fe      	b.n	8003e0a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e12:	f023 0301 	bic.w	r3, r3, #1
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003e1e:	e03a      	b.n	8003e96 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	617b      	str	r3, [r7, #20]
    }
 8003e52:	bf00      	nop
 8003e54:	e7fe      	b.n	8003e54 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	699a      	ldr	r2, [r3, #24]
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	18d1      	adds	r1, r2, r3
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	6a3a      	ldr	r2, [r7, #32]
 8003e62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e64:	f7ff ff22 	bl	8003cac <prvInsertTimerInActiveList>
                        break;
 8003e68:	e015      	b.n	8003e96 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d103      	bne.n	8003e80 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003e78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e7a:	f000 fc6f 	bl	800475c <vPortFree>
 8003e7e:	e00a      	b.n	8003e96 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e86:	f023 0301 	bic.w	r3, r3, #1
 8003e8a:	b2da      	uxtb	r2, r3
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003e92:	e000      	b.n	8003e96 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003e94:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e96:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <prvProcessReceivedCommands+0x188>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f107 0108 	add.w	r1, r7, #8
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fe fc97 	bl	80027d4 <xQueueReceive>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f47f af45 	bne.w	8003d38 <prvProcessReceivedCommands+0x8>
        }
    }
 8003eae:	bf00      	nop
 8003eb0:	bf00      	nop
 8003eb2:	3728      	adds	r7, #40	; 0x28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	2000016c 	.word	0x2000016c

08003ebc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003ec2:	e048      	b.n	8003f56 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ec4:	4b2d      	ldr	r3, [pc, #180]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ece:	4b2b      	ldr	r3, [pc, #172]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	3304      	adds	r3, #4
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fe f99f 	bl	8002220 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d02e      	beq.n	8003f56 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d90e      	bls.n	8003f28 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f16:	4b19      	ldr	r3, [pc, #100]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4610      	mov	r0, r2
 8003f22:	f7fe f944 	bl	80021ae <vListInsert>
 8003f26:	e016      	b.n	8003f56 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f28:	2300      	movs	r3, #0
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	2100      	movs	r1, #0
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f7ff fd7c 	bl	8003a30 <xTimerGenericCommand>
 8003f38:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	603b      	str	r3, [r7, #0]
    }
 8003f52:	bf00      	nop
 8003f54:	e7fe      	b.n	8003f54 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f56:	4b09      	ldr	r3, [pc, #36]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1b1      	bne.n	8003ec4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003f60:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003f66:	4b06      	ldr	r3, [pc, #24]	; (8003f80 <prvSwitchTimerLists+0xc4>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a04      	ldr	r2, [pc, #16]	; (8003f7c <prvSwitchTimerLists+0xc0>)
 8003f6c:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003f6e:	4a04      	ldr	r2, [pc, #16]	; (8003f80 <prvSwitchTimerLists+0xc4>)
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	6013      	str	r3, [r2, #0]
    }
 8003f74:	bf00      	nop
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	20000164 	.word	0x20000164
 8003f80:	20000168 	.word	0x20000168

08003f84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003f88:	f000 f9dc 	bl	8004344 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003f8c:	4b12      	ldr	r3, [pc, #72]	; (8003fd8 <prvCheckForValidListAndQueue+0x54>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d11d      	bne.n	8003fd0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003f94:	4811      	ldr	r0, [pc, #68]	; (8003fdc <prvCheckForValidListAndQueue+0x58>)
 8003f96:	f7fe f8b9 	bl	800210c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003f9a:	4811      	ldr	r0, [pc, #68]	; (8003fe0 <prvCheckForValidListAndQueue+0x5c>)
 8003f9c:	f7fe f8b6 	bl	800210c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003fa0:	4b10      	ldr	r3, [pc, #64]	; (8003fe4 <prvCheckForValidListAndQueue+0x60>)
 8003fa2:	4a0e      	ldr	r2, [pc, #56]	; (8003fdc <prvCheckForValidListAndQueue+0x58>)
 8003fa4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003fa6:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <prvCheckForValidListAndQueue+0x64>)
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	; (8003fe0 <prvCheckForValidListAndQueue+0x5c>)
 8003faa:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003fac:	2200      	movs	r2, #0
 8003fae:	210c      	movs	r1, #12
 8003fb0:	200a      	movs	r0, #10
 8003fb2:	f7fe f9ba 	bl	800232a <xQueueGenericCreate>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	4a07      	ldr	r2, [pc, #28]	; (8003fd8 <prvCheckForValidListAndQueue+0x54>)
 8003fba:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003fbc:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <prvCheckForValidListAndQueue+0x54>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003fc4:	4b04      	ldr	r3, [pc, #16]	; (8003fd8 <prvCheckForValidListAndQueue+0x54>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4908      	ldr	r1, [pc, #32]	; (8003fec <prvCheckForValidListAndQueue+0x68>)
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fe fe18 	bl	8002c00 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003fd0:	f000 f9e8 	bl	80043a4 <vPortExitCritical>
    }
 8003fd4:	bf00      	nop
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	2000016c 	.word	0x2000016c
 8003fdc:	2000013c 	.word	0x2000013c
 8003fe0:	20000150 	.word	0x20000150
 8003fe4:	20000164 	.word	0x20000164
 8003fe8:	20000168 	.word	0x20000168
 8003fec:	08006b88 	.word	0x08006b88

08003ff0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	3b04      	subs	r3, #4
 8004000:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004008:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	3b04      	subs	r3, #4
 800400e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f023 0201 	bic.w	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	3b04      	subs	r3, #4
 800401e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004020:	4a0c      	ldr	r2, [pc, #48]	; (8004054 <pxPortInitialiseStack+0x64>)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	3b14      	subs	r3, #20
 800402a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	3b04      	subs	r3, #4
 8004036:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f06f 0202 	mvn.w	r2, #2
 800403e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	3b20      	subs	r3, #32
 8004044:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004046:	68fb      	ldr	r3, [r7, #12]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3714      	adds	r7, #20
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr
 8004054:	08004059 	.word	0x08004059

08004058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004062:	4b12      	ldr	r3, [pc, #72]	; (80040ac <prvTaskExitError+0x54>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406a:	d00a      	beq.n	8004082 <prvTaskExitError+0x2a>
        __asm volatile
 800406c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004070:	f383 8811 	msr	BASEPRI, r3
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	60fb      	str	r3, [r7, #12]
    }
 800407e:	bf00      	nop
 8004080:	e7fe      	b.n	8004080 <prvTaskExitError+0x28>
        __asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	60bb      	str	r3, [r7, #8]
    }
 8004094:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004096:	bf00      	nop
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0fc      	beq.n	8004098 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800409e:	bf00      	nop
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	20000010 	.word	0x20000010

080040b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80040b0:	4b07      	ldr	r3, [pc, #28]	; (80040d0 <pxCurrentTCBConst2>)
 80040b2:	6819      	ldr	r1, [r3, #0]
 80040b4:	6808      	ldr	r0, [r1, #0]
 80040b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ba:	f380 8809 	msr	PSP, r0
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f04f 0000 	mov.w	r0, #0
 80040c6:	f380 8811 	msr	BASEPRI, r0
 80040ca:	4770      	bx	lr
 80040cc:	f3af 8000 	nop.w

080040d0 <pxCurrentTCBConst2>:
 80040d0:	20000038 	.word	0x20000038
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop

080040d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80040d8:	4808      	ldr	r0, [pc, #32]	; (80040fc <prvPortStartFirstTask+0x24>)
 80040da:	6800      	ldr	r0, [r0, #0]
 80040dc:	6800      	ldr	r0, [r0, #0]
 80040de:	f380 8808 	msr	MSP, r0
 80040e2:	f04f 0000 	mov.w	r0, #0
 80040e6:	f380 8814 	msr	CONTROL, r0
 80040ea:	b662      	cpsie	i
 80040ec:	b661      	cpsie	f
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	f3bf 8f6f 	isb	sy
 80040f6:	df00      	svc	0
 80040f8:	bf00      	nop
 80040fa:	0000      	.short	0x0000
 80040fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004100:	bf00      	nop
 8004102:	bf00      	nop

08004104 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800410a:	4b46      	ldr	r3, [pc, #280]	; (8004224 <xPortStartScheduler+0x120>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a46      	ldr	r2, [pc, #280]	; (8004228 <xPortStartScheduler+0x124>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d10a      	bne.n	800412a <xPortStartScheduler+0x26>
        __asm volatile
 8004114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004118:	f383 8811 	msr	BASEPRI, r3
 800411c:	f3bf 8f6f 	isb	sy
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	613b      	str	r3, [r7, #16]
    }
 8004126:	bf00      	nop
 8004128:	e7fe      	b.n	8004128 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800412a:	4b3e      	ldr	r3, [pc, #248]	; (8004224 <xPortStartScheduler+0x120>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a3f      	ldr	r2, [pc, #252]	; (800422c <xPortStartScheduler+0x128>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d10a      	bne.n	800414a <xPortStartScheduler+0x46>
        __asm volatile
 8004134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	60fb      	str	r3, [r7, #12]
    }
 8004146:	bf00      	nop
 8004148:	e7fe      	b.n	8004148 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800414a:	4b39      	ldr	r3, [pc, #228]	; (8004230 <xPortStartScheduler+0x12c>)
 800414c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	b2db      	uxtb	r3, r3
 8004154:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	22ff      	movs	r2, #255	; 0xff
 800415a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004164:	78fb      	ldrb	r3, [r7, #3]
 8004166:	b2db      	uxtb	r3, r3
 8004168:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800416c:	b2da      	uxtb	r2, r3
 800416e:	4b31      	ldr	r3, [pc, #196]	; (8004234 <xPortStartScheduler+0x130>)
 8004170:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004172:	4b31      	ldr	r3, [pc, #196]	; (8004238 <xPortStartScheduler+0x134>)
 8004174:	2207      	movs	r2, #7
 8004176:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004178:	e009      	b.n	800418e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800417a:	4b2f      	ldr	r3, [pc, #188]	; (8004238 <xPortStartScheduler+0x134>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	3b01      	subs	r3, #1
 8004180:	4a2d      	ldr	r2, [pc, #180]	; (8004238 <xPortStartScheduler+0x134>)
 8004182:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004184:	78fb      	ldrb	r3, [r7, #3]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	b2db      	uxtb	r3, r3
 800418c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800418e:	78fb      	ldrb	r3, [r7, #3]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004196:	2b80      	cmp	r3, #128	; 0x80
 8004198:	d0ef      	beq.n	800417a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800419a:	4b27      	ldr	r3, [pc, #156]	; (8004238 <xPortStartScheduler+0x134>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f1c3 0307 	rsb	r3, r3, #7
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d00a      	beq.n	80041bc <xPortStartScheduler+0xb8>
        __asm volatile
 80041a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041aa:	f383 8811 	msr	BASEPRI, r3
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	60bb      	str	r3, [r7, #8]
    }
 80041b8:	bf00      	nop
 80041ba:	e7fe      	b.n	80041ba <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80041bc:	4b1e      	ldr	r3, [pc, #120]	; (8004238 <xPortStartScheduler+0x134>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	021b      	lsls	r3, r3, #8
 80041c2:	4a1d      	ldr	r2, [pc, #116]	; (8004238 <xPortStartScheduler+0x134>)
 80041c4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80041c6:	4b1c      	ldr	r3, [pc, #112]	; (8004238 <xPortStartScheduler+0x134>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041ce:	4a1a      	ldr	r2, [pc, #104]	; (8004238 <xPortStartScheduler+0x134>)
 80041d0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	b2da      	uxtb	r2, r3
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80041da:	4b18      	ldr	r3, [pc, #96]	; (800423c <xPortStartScheduler+0x138>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a17      	ldr	r2, [pc, #92]	; (800423c <xPortStartScheduler+0x138>)
 80041e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80041e6:	4b15      	ldr	r3, [pc, #84]	; (800423c <xPortStartScheduler+0x138>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a14      	ldr	r2, [pc, #80]	; (800423c <xPortStartScheduler+0x138>)
 80041ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80041f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80041f2:	f000 f963 	bl	80044bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80041f6:	4b12      	ldr	r3, [pc, #72]	; (8004240 <xPortStartScheduler+0x13c>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80041fc:	f000 f982 	bl	8004504 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004200:	4b10      	ldr	r3, [pc, #64]	; (8004244 <xPortStartScheduler+0x140>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a0f      	ldr	r2, [pc, #60]	; (8004244 <xPortStartScheduler+0x140>)
 8004206:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800420a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800420c:	f7ff ff64 	bl	80040d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004210:	f7ff f870 	bl	80032f4 <vTaskSwitchContext>
    prvTaskExitError();
 8004214:	f7ff ff20 	bl	8004058 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	e000ed00 	.word	0xe000ed00
 8004228:	410fc271 	.word	0x410fc271
 800422c:	410fc270 	.word	0x410fc270
 8004230:	e000e400 	.word	0xe000e400
 8004234:	20000178 	.word	0x20000178
 8004238:	2000017c 	.word	0x2000017c
 800423c:	e000ed20 	.word	0xe000ed20
 8004240:	20000010 	.word	0x20000010
 8004244:	e000ef34 	.word	0xe000ef34

08004248 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800424e:	4b37      	ldr	r3, [pc, #220]	; (800432c <vInitPrioGroupValue+0xe4>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a37      	ldr	r2, [pc, #220]	; (8004330 <vInitPrioGroupValue+0xe8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d10a      	bne.n	800426e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425c:	f383 8811 	msr	BASEPRI, r3
 8004260:	f3bf 8f6f 	isb	sy
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	613b      	str	r3, [r7, #16]
    }
 800426a:	bf00      	nop
 800426c:	e7fe      	b.n	800426c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800426e:	4b2f      	ldr	r3, [pc, #188]	; (800432c <vInitPrioGroupValue+0xe4>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a30      	ldr	r2, [pc, #192]	; (8004334 <vInitPrioGroupValue+0xec>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d10a      	bne.n	800428e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427c:	f383 8811 	msr	BASEPRI, r3
 8004280:	f3bf 8f6f 	isb	sy
 8004284:	f3bf 8f4f 	dsb	sy
 8004288:	60fb      	str	r3, [r7, #12]
    }
 800428a:	bf00      	nop
 800428c:	e7fe      	b.n	800428c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800428e:	4b2a      	ldr	r3, [pc, #168]	; (8004338 <vInitPrioGroupValue+0xf0>)
 8004290:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	b2db      	uxtb	r3, r3
 8004298:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	22ff      	movs	r2, #255	; 0xff
 800429e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042a8:	78fb      	ldrb	r3, [r7, #3]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	4b22      	ldr	r3, [pc, #136]	; (800433c <vInitPrioGroupValue+0xf4>)
 80042b4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042b6:	4b22      	ldr	r3, [pc, #136]	; (8004340 <vInitPrioGroupValue+0xf8>)
 80042b8:	2207      	movs	r2, #7
 80042ba:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042bc:	e009      	b.n	80042d2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <vInitPrioGroupValue+0xf8>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3b01      	subs	r3, #1
 80042c4:	4a1e      	ldr	r2, [pc, #120]	; (8004340 <vInitPrioGroupValue+0xf8>)
 80042c6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042c8:	78fb      	ldrb	r3, [r7, #3]
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042d2:	78fb      	ldrb	r3, [r7, #3]
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042da:	2b80      	cmp	r3, #128	; 0x80
 80042dc:	d0ef      	beq.n	80042be <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042de:	4b18      	ldr	r3, [pc, #96]	; (8004340 <vInitPrioGroupValue+0xf8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f1c3 0307 	rsb	r3, r3, #7
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d00a      	beq.n	8004300 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80042ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ee:	f383 8811 	msr	BASEPRI, r3
 80042f2:	f3bf 8f6f 	isb	sy
 80042f6:	f3bf 8f4f 	dsb	sy
 80042fa:	60bb      	str	r3, [r7, #8]
    }
 80042fc:	bf00      	nop
 80042fe:	e7fe      	b.n	80042fe <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004300:	4b0f      	ldr	r3, [pc, #60]	; (8004340 <vInitPrioGroupValue+0xf8>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	021b      	lsls	r3, r3, #8
 8004306:	4a0e      	ldr	r2, [pc, #56]	; (8004340 <vInitPrioGroupValue+0xf8>)
 8004308:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800430a:	4b0d      	ldr	r3, [pc, #52]	; (8004340 <vInitPrioGroupValue+0xf8>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004312:	4a0b      	ldr	r2, [pc, #44]	; (8004340 <vInitPrioGroupValue+0xf8>)
 8004314:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	b2da      	uxtb	r2, r3
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800431e:	bf00      	nop
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	e000ed00 	.word	0xe000ed00
 8004330:	410fc271 	.word	0x410fc271
 8004334:	410fc270 	.word	0x410fc270
 8004338:	e000e400 	.word	0xe000e400
 800433c:	20000178 	.word	0x20000178
 8004340:	2000017c 	.word	0x2000017c

08004344 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
        __asm volatile
 800434a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434e:	f383 8811 	msr	BASEPRI, r3
 8004352:	f3bf 8f6f 	isb	sy
 8004356:	f3bf 8f4f 	dsb	sy
 800435a:	607b      	str	r3, [r7, #4]
    }
 800435c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800435e:	4b0f      	ldr	r3, [pc, #60]	; (800439c <vPortEnterCritical+0x58>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	3301      	adds	r3, #1
 8004364:	4a0d      	ldr	r2, [pc, #52]	; (800439c <vPortEnterCritical+0x58>)
 8004366:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004368:	4b0c      	ldr	r3, [pc, #48]	; (800439c <vPortEnterCritical+0x58>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d10f      	bne.n	8004390 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004370:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <vPortEnterCritical+0x5c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <vPortEnterCritical+0x4c>
        __asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	603b      	str	r3, [r7, #0]
    }
 800438c:	bf00      	nop
 800438e:	e7fe      	b.n	800438e <vPortEnterCritical+0x4a>
    }
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	20000010 	.word	0x20000010
 80043a0:	e000ed04 	.word	0xe000ed04

080043a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80043aa:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <vPortExitCritical+0x50>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10a      	bne.n	80043c8 <vPortExitCritical+0x24>
        __asm volatile
 80043b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b6:	f383 8811 	msr	BASEPRI, r3
 80043ba:	f3bf 8f6f 	isb	sy
 80043be:	f3bf 8f4f 	dsb	sy
 80043c2:	607b      	str	r3, [r7, #4]
    }
 80043c4:	bf00      	nop
 80043c6:	e7fe      	b.n	80043c6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80043c8:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <vPortExitCritical+0x50>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	3b01      	subs	r3, #1
 80043ce:	4a09      	ldr	r2, [pc, #36]	; (80043f4 <vPortExitCritical+0x50>)
 80043d0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80043d2:	4b08      	ldr	r3, [pc, #32]	; (80043f4 <vPortExitCritical+0x50>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d105      	bne.n	80043e6 <vPortExitCritical+0x42>
 80043da:	2300      	movs	r3, #0
 80043dc:	603b      	str	r3, [r7, #0]
        __asm volatile
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f383 8811 	msr	BASEPRI, r3
    }
 80043e4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	20000010 	.word	0x20000010
	...

08004400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004400:	f3ef 8009 	mrs	r0, PSP
 8004404:	f3bf 8f6f 	isb	sy
 8004408:	4b15      	ldr	r3, [pc, #84]	; (8004460 <pxCurrentTCBConst>)
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	f01e 0f10 	tst.w	lr, #16
 8004410:	bf08      	it	eq
 8004412:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004416:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441a:	6010      	str	r0, [r2, #0]
 800441c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004420:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004424:	f380 8811 	msr	BASEPRI, r0
 8004428:	f3bf 8f4f 	dsb	sy
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f7fe ff60 	bl	80032f4 <vTaskSwitchContext>
 8004434:	f04f 0000 	mov.w	r0, #0
 8004438:	f380 8811 	msr	BASEPRI, r0
 800443c:	bc09      	pop	{r0, r3}
 800443e:	6819      	ldr	r1, [r3, #0]
 8004440:	6808      	ldr	r0, [r1, #0]
 8004442:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004446:	f01e 0f10 	tst.w	lr, #16
 800444a:	bf08      	it	eq
 800444c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004450:	f380 8809 	msr	PSP, r0
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	f3af 8000 	nop.w

08004460 <pxCurrentTCBConst>:
 8004460:	20000038 	.word	0x20000038
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004464:	bf00      	nop
 8004466:	bf00      	nop

08004468 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
        __asm volatile
 800446e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004472:	f383 8811 	msr	BASEPRI, r3
 8004476:	f3bf 8f6f 	isb	sy
 800447a:	f3bf 8f4f 	dsb	sy
 800447e:	607b      	str	r3, [r7, #4]
    }
 8004480:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004482:	f001 ffe3 	bl	800644c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004486:	f7fe fe9b 	bl	80031c0 <xTaskIncrementTick>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d006      	beq.n	800449e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004490:	f002 f83a 	bl	8006508 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004494:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <SysTick_Handler+0x50>)
 8004496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	e001      	b.n	80044a2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800449e:	f002 f817 	bl	80064d0 <SEGGER_SYSVIEW_RecordExitISR>
 80044a2:	2300      	movs	r3, #0
 80044a4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	f383 8811 	msr	BASEPRI, r3
    }
 80044ac:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80044ae:	bf00      	nop
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	e000ed04 	.word	0xe000ed04

080044bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <vPortSetupTimerInterrupt+0x34>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80044c6:	4b0b      	ldr	r3, [pc, #44]	; (80044f4 <vPortSetupTimerInterrupt+0x38>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80044cc:	4b0a      	ldr	r3, [pc, #40]	; (80044f8 <vPortSetupTimerInterrupt+0x3c>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a0a      	ldr	r2, [pc, #40]	; (80044fc <vPortSetupTimerInterrupt+0x40>)
 80044d2:	fba2 2303 	umull	r2, r3, r2, r3
 80044d6:	099b      	lsrs	r3, r3, #6
 80044d8:	4a09      	ldr	r2, [pc, #36]	; (8004500 <vPortSetupTimerInterrupt+0x44>)
 80044da:	3b01      	subs	r3, #1
 80044dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80044de:	4b04      	ldr	r3, [pc, #16]	; (80044f0 <vPortSetupTimerInterrupt+0x34>)
 80044e0:	2207      	movs	r2, #7
 80044e2:	601a      	str	r2, [r3, #0]
}
 80044e4:	bf00      	nop
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	e000e010 	.word	0xe000e010
 80044f4:	e000e018 	.word	0xe000e018
 80044f8:	20000000 	.word	0x20000000
 80044fc:	10624dd3 	.word	0x10624dd3
 8004500:	e000e014 	.word	0xe000e014

08004504 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004504:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004514 <vPortEnableVFP+0x10>
 8004508:	6801      	ldr	r1, [r0, #0]
 800450a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800450e:	6001      	str	r1, [r0, #0]
 8004510:	4770      	bx	lr
 8004512:	0000      	.short	0x0000
 8004514:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004518:	bf00      	nop
 800451a:	bf00      	nop

0800451c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004522:	f3ef 8305 	mrs	r3, IPSR
 8004526:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2b0f      	cmp	r3, #15
 800452c:	d914      	bls.n	8004558 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800452e:	4a17      	ldr	r2, [pc, #92]	; (800458c <vPortValidateInterruptPriority+0x70>)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4413      	add	r3, r2
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004538:	4b15      	ldr	r3, [pc, #84]	; (8004590 <vPortValidateInterruptPriority+0x74>)
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	7afa      	ldrb	r2, [r7, #11]
 800453e:	429a      	cmp	r2, r3
 8004540:	d20a      	bcs.n	8004558 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004546:	f383 8811 	msr	BASEPRI, r3
 800454a:	f3bf 8f6f 	isb	sy
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	607b      	str	r3, [r7, #4]
    }
 8004554:	bf00      	nop
 8004556:	e7fe      	b.n	8004556 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004558:	4b0e      	ldr	r3, [pc, #56]	; (8004594 <vPortValidateInterruptPriority+0x78>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004560:	4b0d      	ldr	r3, [pc, #52]	; (8004598 <vPortValidateInterruptPriority+0x7c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d90a      	bls.n	800457e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	603b      	str	r3, [r7, #0]
    }
 800457a:	bf00      	nop
 800457c:	e7fe      	b.n	800457c <vPortValidateInterruptPriority+0x60>
    }
 800457e:	bf00      	nop
 8004580:	3714      	adds	r7, #20
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	e000e3f0 	.word	0xe000e3f0
 8004590:	20000178 	.word	0x20000178
 8004594:	e000ed0c 	.word	0xe000ed0c
 8004598:	2000017c 	.word	0x2000017c

0800459c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08a      	sub	sp, #40	; 0x28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80045a8:	f7fe fd48 	bl	800303c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80045ac:	4b65      	ldr	r3, [pc, #404]	; (8004744 <pvPortMalloc+0x1a8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80045b4:	f000 f934 	bl	8004820 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045b8:	4b63      	ldr	r3, [pc, #396]	; (8004748 <pvPortMalloc+0x1ac>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f040 80a7 	bne.w	8004714 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d02d      	beq.n	8004628 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80045cc:	2208      	movs	r2, #8
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d227      	bcs.n	8004628 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80045d8:	2208      	movs	r2, #8
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4413      	add	r3, r2
 80045de:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d021      	beq.n	800462e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f023 0307 	bic.w	r3, r3, #7
 80045f0:	3308      	adds	r3, #8
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d214      	bcs.n	8004622 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f023 0307 	bic.w	r3, r3, #7
 80045fe:	3308      	adds	r3, #8
 8004600:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	2b00      	cmp	r3, #0
 800460a:	d010      	beq.n	800462e <pvPortMalloc+0x92>
        __asm volatile
 800460c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004610:	f383 8811 	msr	BASEPRI, r3
 8004614:	f3bf 8f6f 	isb	sy
 8004618:	f3bf 8f4f 	dsb	sy
 800461c:	617b      	str	r3, [r7, #20]
    }
 800461e:	bf00      	nop
 8004620:	e7fe      	b.n	8004620 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004622:	2300      	movs	r3, #0
 8004624:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004626:	e002      	b.n	800462e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	607b      	str	r3, [r7, #4]
 800462c:	e000      	b.n	8004630 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800462e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d06e      	beq.n	8004714 <pvPortMalloc+0x178>
 8004636:	4b45      	ldr	r3, [pc, #276]	; (800474c <pvPortMalloc+0x1b0>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	429a      	cmp	r2, r3
 800463e:	d869      	bhi.n	8004714 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004640:	4b43      	ldr	r3, [pc, #268]	; (8004750 <pvPortMalloc+0x1b4>)
 8004642:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004644:	4b42      	ldr	r3, [pc, #264]	; (8004750 <pvPortMalloc+0x1b4>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800464a:	e004      	b.n	8004656 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800464c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	429a      	cmp	r2, r3
 800465e:	d903      	bls.n	8004668 <pvPortMalloc+0xcc>
 8004660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f1      	bne.n	800464c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004668:	4b36      	ldr	r3, [pc, #216]	; (8004744 <pvPortMalloc+0x1a8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800466e:	429a      	cmp	r2, r3
 8004670:	d050      	beq.n	8004714 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2208      	movs	r2, #8
 8004678:	4413      	add	r3, r2
 800467a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004686:	685a      	ldr	r2, [r3, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	1ad2      	subs	r2, r2, r3
 800468c:	2308      	movs	r3, #8
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	429a      	cmp	r2, r3
 8004692:	d91f      	bls.n	80046d4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4413      	add	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <pvPortMalloc+0x120>
        __asm volatile
 80046a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046aa:	f383 8811 	msr	BASEPRI, r3
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f3bf 8f4f 	dsb	sy
 80046b6:	613b      	str	r3, [r7, #16]
    }
 80046b8:	bf00      	nop
 80046ba:	e7fe      	b.n	80046ba <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	1ad2      	subs	r2, r2, r3
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046ce:	69b8      	ldr	r0, [r7, #24]
 80046d0:	f000 f908 	bl	80048e4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046d4:	4b1d      	ldr	r3, [pc, #116]	; (800474c <pvPortMalloc+0x1b0>)
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	4a1b      	ldr	r2, [pc, #108]	; (800474c <pvPortMalloc+0x1b0>)
 80046e0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046e2:	4b1a      	ldr	r3, [pc, #104]	; (800474c <pvPortMalloc+0x1b0>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	4b1b      	ldr	r3, [pc, #108]	; (8004754 <pvPortMalloc+0x1b8>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d203      	bcs.n	80046f6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80046ee:	4b17      	ldr	r3, [pc, #92]	; (800474c <pvPortMalloc+0x1b0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a18      	ldr	r2, [pc, #96]	; (8004754 <pvPortMalloc+0x1b8>)
 80046f4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80046f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	4b13      	ldr	r3, [pc, #76]	; (8004748 <pvPortMalloc+0x1ac>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	431a      	orrs	r2, r3
 8004700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004702:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800470a:	4b13      	ldr	r3, [pc, #76]	; (8004758 <pvPortMalloc+0x1bc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	3301      	adds	r3, #1
 8004710:	4a11      	ldr	r2, [pc, #68]	; (8004758 <pvPortMalloc+0x1bc>)
 8004712:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004714:	f7fe fca0 	bl	8003058 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00a      	beq.n	8004738 <pvPortMalloc+0x19c>
        __asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	60fb      	str	r3, [r7, #12]
    }
 8004734:	bf00      	nop
 8004736:	e7fe      	b.n	8004736 <pvPortMalloc+0x19a>
    return pvReturn;
 8004738:	69fb      	ldr	r3, [r7, #28]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3728      	adds	r7, #40	; 0x28
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20012d88 	.word	0x20012d88
 8004748:	20012d9c 	.word	0x20012d9c
 800474c:	20012d8c 	.word	0x20012d8c
 8004750:	20012d80 	.word	0x20012d80
 8004754:	20012d90 	.word	0x20012d90
 8004758:	20012d94 	.word	0x20012d94

0800475c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d04d      	beq.n	800480a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800476e:	2308      	movs	r3, #8
 8004770:	425b      	negs	r3, r3
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	4413      	add	r3, r2
 8004776:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	4b24      	ldr	r3, [pc, #144]	; (8004814 <vPortFree+0xb8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4013      	ands	r3, r2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10a      	bne.n	80047a0 <vPortFree+0x44>
        __asm volatile
 800478a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478e:	f383 8811 	msr	BASEPRI, r3
 8004792:	f3bf 8f6f 	isb	sy
 8004796:	f3bf 8f4f 	dsb	sy
 800479a:	60fb      	str	r3, [r7, #12]
    }
 800479c:	bf00      	nop
 800479e:	e7fe      	b.n	800479e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d00a      	beq.n	80047be <vPortFree+0x62>
        __asm volatile
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	60bb      	str	r3, [r7, #8]
    }
 80047ba:	bf00      	nop
 80047bc:	e7fe      	b.n	80047bc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	4b14      	ldr	r3, [pc, #80]	; (8004814 <vPortFree+0xb8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01e      	beq.n	800480a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d11a      	bne.n	800480a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	4b0e      	ldr	r3, [pc, #56]	; (8004814 <vPortFree+0xb8>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	43db      	mvns	r3, r3
 80047de:	401a      	ands	r2, r3
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80047e4:	f7fe fc2a 	bl	800303c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	4b0a      	ldr	r3, [pc, #40]	; (8004818 <vPortFree+0xbc>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4413      	add	r3, r2
 80047f2:	4a09      	ldr	r2, [pc, #36]	; (8004818 <vPortFree+0xbc>)
 80047f4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80047f6:	6938      	ldr	r0, [r7, #16]
 80047f8:	f000 f874 	bl	80048e4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80047fc:	4b07      	ldr	r3, [pc, #28]	; (800481c <vPortFree+0xc0>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	3301      	adds	r3, #1
 8004802:	4a06      	ldr	r2, [pc, #24]	; (800481c <vPortFree+0xc0>)
 8004804:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004806:	f7fe fc27 	bl	8003058 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	20012d9c 	.word	0x20012d9c
 8004818:	20012d8c 	.word	0x20012d8c
 800481c:	20012d98 	.word	0x20012d98

08004820 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004826:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800482a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800482c:	4b27      	ldr	r3, [pc, #156]	; (80048cc <prvHeapInit+0xac>)
 800482e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	3307      	adds	r3, #7
 800483e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 0307 	bic.w	r3, r3, #7
 8004846:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	4a1f      	ldr	r2, [pc, #124]	; (80048cc <prvHeapInit+0xac>)
 8004850:	4413      	add	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004858:	4a1d      	ldr	r2, [pc, #116]	; (80048d0 <prvHeapInit+0xb0>)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800485e:	4b1c      	ldr	r3, [pc, #112]	; (80048d0 <prvHeapInit+0xb0>)
 8004860:	2200      	movs	r2, #0
 8004862:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	4413      	add	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800486c:	2208      	movs	r2, #8
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	1a9b      	subs	r3, r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0307 	bic.w	r3, r3, #7
 800487a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4a15      	ldr	r2, [pc, #84]	; (80048d4 <prvHeapInit+0xb4>)
 8004880:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004882:	4b14      	ldr	r3, [pc, #80]	; (80048d4 <prvHeapInit+0xb4>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2200      	movs	r2, #0
 8004888:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800488a:	4b12      	ldr	r3, [pc, #72]	; (80048d4 <prvHeapInit+0xb4>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2200      	movs	r2, #0
 8004890:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	1ad2      	subs	r2, r2, r3
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048a0:	4b0c      	ldr	r3, [pc, #48]	; (80048d4 <prvHeapInit+0xb4>)
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	4a0a      	ldr	r2, [pc, #40]	; (80048d8 <prvHeapInit+0xb8>)
 80048ae:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	4a09      	ldr	r2, [pc, #36]	; (80048dc <prvHeapInit+0xbc>)
 80048b6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048b8:	4b09      	ldr	r3, [pc, #36]	; (80048e0 <prvHeapInit+0xc0>)
 80048ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048be:	601a      	str	r2, [r3, #0]
}
 80048c0:	bf00      	nop
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	20000180 	.word	0x20000180
 80048d0:	20012d80 	.word	0x20012d80
 80048d4:	20012d88 	.word	0x20012d88
 80048d8:	20012d90 	.word	0x20012d90
 80048dc:	20012d8c 	.word	0x20012d8c
 80048e0:	20012d9c 	.word	0x20012d9c

080048e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80048ec:	4b28      	ldr	r3, [pc, #160]	; (8004990 <prvInsertBlockIntoFreeList+0xac>)
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	e002      	b.n	80048f8 <prvInsertBlockIntoFreeList+0x14>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d8f7      	bhi.n	80048f2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	4413      	add	r3, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	429a      	cmp	r2, r3
 8004912:	d108      	bne.n	8004926 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	441a      	add	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	441a      	add	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	429a      	cmp	r2, r3
 8004938:	d118      	bne.n	800496c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	4b15      	ldr	r3, [pc, #84]	; (8004994 <prvInsertBlockIntoFreeList+0xb0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	429a      	cmp	r2, r3
 8004944:	d00d      	beq.n	8004962 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	441a      	add	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	e008      	b.n	8004974 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004962:	4b0c      	ldr	r3, [pc, #48]	; (8004994 <prvInsertBlockIntoFreeList+0xb0>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	e003      	b.n	8004974 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	429a      	cmp	r2, r3
 800497a:	d002      	beq.n	8004982 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004982:	bf00      	nop
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20012d80 	.word	0x20012d80
 8004994:	20012d88 	.word	0x20012d88

08004998 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800499c:	4803      	ldr	r0, [pc, #12]	; (80049ac <_cbSendSystemDesc+0x14>)
 800499e:	f001 fcff 	bl	80063a0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80049a2:	4803      	ldr	r0, [pc, #12]	; (80049b0 <_cbSendSystemDesc+0x18>)
 80049a4:	f001 fcfc 	bl	80063a0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80049a8:	bf00      	nop
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	08006b90 	.word	0x08006b90
 80049b0:	08006bcc 	.word	0x08006bcc

080049b4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80049b8:	4b06      	ldr	r3, [pc, #24]	; (80049d4 <SEGGER_SYSVIEW_Conf+0x20>)
 80049ba:	6818      	ldr	r0, [r3, #0]
 80049bc:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <SEGGER_SYSVIEW_Conf+0x20>)
 80049be:	6819      	ldr	r1, [r3, #0]
 80049c0:	4b05      	ldr	r3, [pc, #20]	; (80049d8 <SEGGER_SYSVIEW_Conf+0x24>)
 80049c2:	4a06      	ldr	r2, [pc, #24]	; (80049dc <SEGGER_SYSVIEW_Conf+0x28>)
 80049c4:	f001 f868 	bl	8005a98 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80049c8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80049cc:	f001 f8a8 	bl	8005b20 <SEGGER_SYSVIEW_SetRAMBase>
}
 80049d0:	bf00      	nop
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	20000000 	.word	0x20000000
 80049d8:	08004999 	.word	0x08004999
 80049dc:	08006c6c 	.word	0x08006c6c

080049e0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80049e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80049e6:	2300      	movs	r3, #0
 80049e8:	607b      	str	r3, [r7, #4]
 80049ea:	e033      	b.n	8004a54 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80049ec:	491e      	ldr	r1, [pc, #120]	; (8004a68 <_cbSendTaskList+0x88>)
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	4613      	mov	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	440b      	add	r3, r1
 80049fa:	6818      	ldr	r0, [r3, #0]
 80049fc:	491a      	ldr	r1, [pc, #104]	; (8004a68 <_cbSendTaskList+0x88>)
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	4613      	mov	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4413      	add	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	440b      	add	r3, r1
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	6819      	ldr	r1, [r3, #0]
 8004a0e:	4c16      	ldr	r4, [pc, #88]	; (8004a68 <_cbSendTaskList+0x88>)
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	4613      	mov	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	4423      	add	r3, r4
 8004a1c:	3308      	adds	r3, #8
 8004a1e:	681c      	ldr	r4, [r3, #0]
 8004a20:	4d11      	ldr	r5, [pc, #68]	; (8004a68 <_cbSendTaskList+0x88>)
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	4613      	mov	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	442b      	add	r3, r5
 8004a2e:	330c      	adds	r3, #12
 8004a30:	681d      	ldr	r5, [r3, #0]
 8004a32:	4e0d      	ldr	r6, [pc, #52]	; (8004a68 <_cbSendTaskList+0x88>)
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	4413      	add	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	4433      	add	r3, r6
 8004a40:	3310      	adds	r3, #16
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	462b      	mov	r3, r5
 8004a48:	4622      	mov	r2, r4
 8004a4a:	f000 f8b5 	bl	8004bb8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	3301      	adds	r3, #1
 8004a52:	607b      	str	r3, [r7, #4]
 8004a54:	4b05      	ldr	r3, [pc, #20]	; (8004a6c <_cbSendTaskList+0x8c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d3c6      	bcc.n	80049ec <_cbSendTaskList+0xc>
  }
}
 8004a5e:	bf00      	nop
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a68:	20012da0 	.word	0x20012da0
 8004a6c:	20012e40 	.word	0x20012e40

08004a70 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004a70:	b5b0      	push	{r4, r5, r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004a76:	f7fe fb91 	bl	800319c <xTaskGetTickCountFromISR>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	f04f 0300 	mov.w	r3, #0
 8004a82:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004a86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	f04f 0400 	mov.w	r4, #0
 8004a92:	f04f 0500 	mov.w	r5, #0
 8004a96:	015d      	lsls	r5, r3, #5
 8004a98:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8004a9c:	0154      	lsls	r4, r2, #5
 8004a9e:	4622      	mov	r2, r4
 8004aa0:	462b      	mov	r3, r5
 8004aa2:	1a12      	subs	r2, r2, r0
 8004aa4:	eb63 0301 	sbc.w	r3, r3, r1
 8004aa8:	f04f 0400 	mov.w	r4, #0
 8004aac:	f04f 0500 	mov.w	r5, #0
 8004ab0:	009d      	lsls	r5, r3, #2
 8004ab2:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8004ab6:	0094      	lsls	r4, r2, #2
 8004ab8:	4622      	mov	r2, r4
 8004aba:	462b      	mov	r3, r5
 8004abc:	1812      	adds	r2, r2, r0
 8004abe:	eb41 0303 	adc.w	r3, r1, r3
 8004ac2:	f04f 0000 	mov.w	r0, #0
 8004ac6:	f04f 0100 	mov.w	r1, #0
 8004aca:	00d9      	lsls	r1, r3, #3
 8004acc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ad0:	00d0      	lsls	r0, r2, #3
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 8004ada:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004ade:	4610      	mov	r0, r2
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bdb0      	pop	{r4, r5, r7, pc}

08004ae8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
 8004af4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004af6:	2205      	movs	r2, #5
 8004af8:	492b      	ldr	r1, [pc, #172]	; (8004ba8 <SYSVIEW_AddTask+0xc0>)
 8004afa:	68b8      	ldr	r0, [r7, #8]
 8004afc:	f001 fffc 	bl	8006af8 <memcmp>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d04b      	beq.n	8004b9e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004b06:	4b29      	ldr	r3, [pc, #164]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b07      	cmp	r3, #7
 8004b0c:	d903      	bls.n	8004b16 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004b0e:	4828      	ldr	r0, [pc, #160]	; (8004bb0 <SYSVIEW_AddTask+0xc8>)
 8004b10:	f001 ff44 	bl	800699c <SEGGER_SYSVIEW_Warn>
    return;
 8004b14:	e044      	b.n	8004ba0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004b16:	4b25      	ldr	r3, [pc, #148]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	4926      	ldr	r1, [pc, #152]	; (8004bb4 <SYSVIEW_AddTask+0xcc>)
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	4413      	add	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004b2a:	4b20      	ldr	r3, [pc, #128]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	4921      	ldr	r1, [pc, #132]	; (8004bb4 <SYSVIEW_AddTask+0xcc>)
 8004b30:	4613      	mov	r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	4413      	add	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004b40:	4b1a      	ldr	r3, [pc, #104]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	491b      	ldr	r1, [pc, #108]	; (8004bb4 <SYSVIEW_AddTask+0xcc>)
 8004b46:	4613      	mov	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	4413      	add	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	440b      	add	r3, r1
 8004b50:	3308      	adds	r3, #8
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004b56:	4b15      	ldr	r3, [pc, #84]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	4916      	ldr	r1, [pc, #88]	; (8004bb4 <SYSVIEW_AddTask+0xcc>)
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	330c      	adds	r3, #12
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004b6c:	4b0f      	ldr	r3, [pc, #60]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	4910      	ldr	r1, [pc, #64]	; (8004bb4 <SYSVIEW_AddTask+0xcc>)
 8004b72:	4613      	mov	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	440b      	add	r3, r1
 8004b7c:	3310      	adds	r3, #16
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	4a08      	ldr	r2, [pc, #32]	; (8004bac <SYSVIEW_AddTask+0xc4>)
 8004b8a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	68b9      	ldr	r1, [r7, #8]
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 f80e 	bl	8004bb8 <SYSVIEW_SendTaskInfo>
 8004b9c:	e000      	b.n	8004ba0 <SYSVIEW_AddTask+0xb8>
    return;
 8004b9e:	bf00      	nop

}
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	08006bdc 	.word	0x08006bdc
 8004bac:	20012e40 	.word	0x20012e40
 8004bb0:	08006be4 	.word	0x08006be4
 8004bb4:	20012da0 	.word	0x20012da0

08004bb8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08a      	sub	sp, #40	; 0x28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004bc6:	f107 0314 	add.w	r3, r7, #20
 8004bca:	2214      	movs	r2, #20
 8004bcc:	2100      	movs	r1, #0
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f001 ffae 	bl	8006b30 <memset>
  TaskInfo.TaskID     = TaskID;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004be8:	f107 0314 	add.w	r3, r7, #20
 8004bec:	4618      	mov	r0, r3
 8004bee:	f001 fadf 	bl	80061b0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004bf2:	bf00      	nop
 8004bf4:	3728      	adds	r7, #40	; 0x28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
	...

08004bfc <__NVIC_EnableIRQ>:
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	db0b      	blt.n	8004c26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c0e:	79fb      	ldrb	r3, [r7, #7]
 8004c10:	f003 021f 	and.w	r2, r3, #31
 8004c14:	4907      	ldr	r1, [pc, #28]	; (8004c34 <__NVIC_EnableIRQ+0x38>)
 8004c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	2001      	movs	r0, #1
 8004c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8004c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	e000e100 	.word	0xe000e100

08004c38 <__NVIC_SetPriority>:
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	4603      	mov	r3, r0
 8004c40:	6039      	str	r1, [r7, #0]
 8004c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	db0a      	blt.n	8004c62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	490c      	ldr	r1, [pc, #48]	; (8004c84 <__NVIC_SetPriority+0x4c>)
 8004c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c56:	0112      	lsls	r2, r2, #4
 8004c58:	b2d2      	uxtb	r2, r2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004c60:	e00a      	b.n	8004c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	4908      	ldr	r1, [pc, #32]	; (8004c88 <__NVIC_SetPriority+0x50>)
 8004c68:	79fb      	ldrb	r3, [r7, #7]
 8004c6a:	f003 030f 	and.w	r3, r3, #15
 8004c6e:	3b04      	subs	r3, #4
 8004c70:	0112      	lsls	r2, r2, #4
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	440b      	add	r3, r1
 8004c76:	761a      	strb	r2, [r3, #24]
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	e000e100 	.word	0xe000e100
 8004c88:	e000ed00 	.word	0xe000ed00

08004c8c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004c92:	f001 fedf 	bl	8006a54 <SEGGER_SYSVIEW_IsStarted>
 8004c96:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004c9e:	f001 f90b 	bl	8005eb8 <SEGGER_SYSVIEW_Start>
  }
}
 8004ca2:	bf00      	nop
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
	...

08004cac <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004cb6:	4b0c      	ldr	r3, [pc, #48]	; (8004ce8 <_cbOnUARTRx+0x3c>)
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b03      	cmp	r3, #3
 8004cbc:	d806      	bhi.n	8004ccc <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <_cbOnUARTRx+0x3c>)
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	4b08      	ldr	r3, [pc, #32]	; (8004ce8 <_cbOnUARTRx+0x3c>)
 8004cc8:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004cca:	e009      	b.n	8004ce0 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004ccc:	f7ff ffde 	bl	8004c8c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004cd0:	4b05      	ldr	r3, [pc, #20]	; (8004ce8 <_cbOnUARTRx+0x3c>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	1dfb      	adds	r3, r7, #7
 8004cd8:	2201      	movs	r2, #1
 8004cda:	4619      	mov	r1, r3
 8004cdc:	f000 fb9a 	bl	8005414 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004ce0:	bf00      	nop
}
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	20000014 	.word	0x20000014

08004cec <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004cf4:	4b14      	ldr	r3, [pc, #80]	; (8004d48 <_cbOnUARTTx+0x5c>)
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	2b03      	cmp	r3, #3
 8004cfa:	d80f      	bhi.n	8004d1c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004cfc:	4b12      	ldr	r3, [pc, #72]	; (8004d48 <_cbOnUARTTx+0x5c>)
 8004cfe:	785b      	ldrb	r3, [r3, #1]
 8004d00:	461a      	mov	r2, r3
 8004d02:	4b12      	ldr	r3, [pc, #72]	; (8004d4c <_cbOnUARTTx+0x60>)
 8004d04:	5c9a      	ldrb	r2, [r3, r2]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004d0a:	4b0f      	ldr	r3, [pc, #60]	; (8004d48 <_cbOnUARTTx+0x5c>)
 8004d0c:	785b      	ldrb	r3, [r3, #1]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <_cbOnUARTTx+0x5c>)
 8004d14:	705a      	strb	r2, [r3, #1]
    r = 1;
 8004d16:	2301      	movs	r3, #1
 8004d18:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004d1a:	e00f      	b.n	8004d3c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	; (8004d48 <_cbOnUARTTx+0x5c>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f000 fa19 	bl	800515c <SEGGER_RTT_ReadUpBufferNoLock>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	da02      	bge.n	8004d3a <_cbOnUARTTx+0x4e>
    r = 0;
 8004d34:	2300      	movs	r3, #0
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	e000      	b.n	8004d3c <_cbOnUARTTx+0x50>
  }
Done:
 8004d3a:	bf00      	nop
  return r;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000014 	.word	0x20000014
 8004d4c:	08006c74 	.word	0x08006c74

08004d50 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004d58:	4a04      	ldr	r2, [pc, #16]	; (8004d6c <SEGGER_UART_init+0x1c>)
 8004d5a:	4905      	ldr	r1, [pc, #20]	; (8004d70 <SEGGER_UART_init+0x20>)
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f863 	bl	8004e28 <HIF_UART_Init>
}
 8004d62:	bf00      	nop
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	08004cad 	.word	0x08004cad
 8004d70:	08004ced 	.word	0x08004ced

08004d74 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004d7a:	4b1e      	ldr	r3, [pc, #120]	; (8004df4 <USART2_IRQHandler+0x80>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0320 	and.w	r3, r3, #32
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d011      	beq.n	8004dae <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004d8a:	4b1b      	ldr	r3, [pc, #108]	; (8004df8 <USART2_IRQHandler+0x84>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f003 030b 	and.w	r3, r3, #11
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d108      	bne.n	8004dae <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004d9c:	4b17      	ldr	r3, [pc, #92]	; (8004dfc <USART2_IRQHandler+0x88>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d004      	beq.n	8004dae <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004da4:	4b15      	ldr	r3, [pc, #84]	; (8004dfc <USART2_IRQHandler+0x88>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	79fa      	ldrb	r2, [r7, #7]
 8004daa:	4610      	mov	r0, r2
 8004dac:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01a      	beq.n	8004dee <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004db8:	4b11      	ldr	r3, [pc, #68]	; (8004e00 <USART2_IRQHandler+0x8c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d015      	beq.n	8004dec <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004dc0:	4b0f      	ldr	r3, [pc, #60]	; (8004e00 <USART2_IRQHandler+0x8c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	1dfa      	adds	r2, r7, #7
 8004dc6:	4610      	mov	r0, r2
 8004dc8:	4798      	blx	r3
 8004dca:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d106      	bne.n	8004de0 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004dd2:	4b0c      	ldr	r3, [pc, #48]	; (8004e04 <USART2_IRQHandler+0x90>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a0b      	ldr	r2, [pc, #44]	; (8004e04 <USART2_IRQHandler+0x90>)
 8004dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	e006      	b.n	8004dee <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004de0:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <USART2_IRQHandler+0x80>)
 8004de2:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004de4:	79fa      	ldrb	r2, [r7, #7]
 8004de6:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <USART2_IRQHandler+0x84>)
 8004de8:	601a      	str	r2, [r3, #0]
 8004dea:	e000      	b.n	8004dee <USART2_IRQHandler+0x7a>
      return;
 8004dec:	bf00      	nop
    }
  }
}
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40004400 	.word	0x40004400
 8004df8:	40004404 	.word	0x40004404
 8004dfc:	20012e44 	.word	0x20012e44
 8004e00:	20012e48 	.word	0x20012e48
 8004e04:	4000440c 	.word	0x4000440c

08004e08 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004e08:	b480      	push	{r7}
 8004e0a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004e0c:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a04      	ldr	r2, [pc, #16]	; (8004e24 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004e12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e16:	6013      	str	r3, [r2, #0]
}
 8004e18:	bf00      	nop
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	4000440c 	.word	0x4000440c

08004e28 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004e34:	4b2e      	ldr	r3, [pc, #184]	; (8004ef0 <HIF_UART_Init+0xc8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a2d      	ldr	r2, [pc, #180]	; (8004ef0 <HIF_UART_Init+0xc8>)
 8004e3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e3e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004e40:	4b2c      	ldr	r3, [pc, #176]	; (8004ef4 <HIF_UART_Init+0xcc>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a2b      	ldr	r2, [pc, #172]	; (8004ef4 <HIF_UART_Init+0xcc>)
 8004e46:	f043 0301 	orr.w	r3, r3, #1
 8004e4a:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004e4c:	4b2a      	ldr	r3, [pc, #168]	; (8004ef8 <HIF_UART_Init+0xd0>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e58:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8004e60:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004e62:	4a25      	ldr	r2, [pc, #148]	; (8004ef8 <HIF_UART_Init+0xd0>)
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004e68:	4b24      	ldr	r3, [pc, #144]	; (8004efc <HIF_UART_Init+0xd4>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e74:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004e7c:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004e7e:	4a1f      	ldr	r2, [pc, #124]	; (8004efc <HIF_UART_Init+0xd4>)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004e84:	4b1e      	ldr	r3, [pc, #120]	; (8004f00 <HIF_UART_Init+0xd8>)
 8004e86:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8004e8a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004e8c:	4b1d      	ldr	r3, [pc, #116]	; (8004f04 <HIF_UART_Init+0xdc>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004e92:	4b1d      	ldr	r3, [pc, #116]	; (8004f08 <HIF_UART_Init+0xe0>)
 8004e94:	2280      	movs	r2, #128	; 0x80
 8004e96:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004e9e:	4a1b      	ldr	r2, [pc, #108]	; (8004f0c <HIF_UART_Init+0xe4>)
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	085b      	lsrs	r3, r3, #1
 8004eae:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb6:	d302      	bcc.n	8004ebe <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8004eb8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004ebc:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d004      	beq.n	8004ece <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	4a11      	ldr	r2, [pc, #68]	; (8004f10 <HIF_UART_Init+0xe8>)
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8004ece:	4a11      	ldr	r2, [pc, #68]	; (8004f14 <HIF_UART_Init+0xec>)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8004ed4:	4a10      	ldr	r2, [pc, #64]	; (8004f18 <HIF_UART_Init+0xf0>)
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8004eda:	2106      	movs	r1, #6
 8004edc:	2026      	movs	r0, #38	; 0x26
 8004ede:	f7ff feab 	bl	8004c38 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8004ee2:	2026      	movs	r0, #38	; 0x26
 8004ee4:	f7ff fe8a 	bl	8004bfc <__NVIC_EnableIRQ>
}
 8004ee8:	bf00      	nop
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40023840 	.word	0x40023840
 8004ef4:	40023830 	.word	0x40023830
 8004ef8:	40020020 	.word	0x40020020
 8004efc:	40020000 	.word	0x40020000
 8004f00:	4000440c 	.word	0x4000440c
 8004f04:	40004410 	.word	0x40004410
 8004f08:	40004414 	.word	0x40004414
 8004f0c:	0501bd00 	.word	0x0501bd00
 8004f10:	40004408 	.word	0x40004408
 8004f14:	20012e44 	.word	0x20012e44
 8004f18:	20012e48 	.word	0x20012e48

08004f1c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004f22:	4b24      	ldr	r3, [pc, #144]	; (8004fb4 <_DoInit+0x98>)
 8004f24:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2203      	movs	r2, #3
 8004f2a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2203      	movs	r2, #3
 8004f30:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a20      	ldr	r2, [pc, #128]	; (8004fb8 <_DoInit+0x9c>)
 8004f36:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a20      	ldr	r2, [pc, #128]	; (8004fbc <_DoInit+0xa0>)
 8004f3c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f44:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a17      	ldr	r2, [pc, #92]	; (8004fb8 <_DoInit+0x9c>)
 8004f5c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a17      	ldr	r2, [pc, #92]	; (8004fc0 <_DoInit+0xa4>)
 8004f62:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2210      	movs	r2, #16
 8004f68:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	3307      	adds	r3, #7
 8004f80:	4a10      	ldr	r2, [pc, #64]	; (8004fc4 <_DoInit+0xa8>)
 8004f82:	6810      	ldr	r0, [r2, #0]
 8004f84:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f86:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a0e      	ldr	r2, [pc, #56]	; (8004fc8 <_DoInit+0xac>)
 8004f8e:	6810      	ldr	r0, [r2, #0]
 8004f90:	6018      	str	r0, [r3, #0]
 8004f92:	8891      	ldrh	r1, [r2, #4]
 8004f94:	7992      	ldrb	r2, [r2, #6]
 8004f96:	8099      	strh	r1, [r3, #4]
 8004f98:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f9a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004fa4:	f3bf 8f5f 	dmb	sy
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	20014404 	.word	0x20014404
 8004fb8:	08006c34 	.word	0x08006c34
 8004fbc:	20012e4c 	.word	0x20012e4c
 8004fc0:	2001324c 	.word	0x2001324c
 8004fc4:	08006c40 	.word	0x08006c40
 8004fc8:	08006c44 	.word	0x08006c44

08004fcc <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08a      	sub	sp, #40	; 0x28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004fe8:	69ba      	ldr	r2, [r7, #24]
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d905      	bls.n	8004ffc <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	627b      	str	r3, [r7, #36]	; 0x24
 8004ffa:	e007      	b.n	800500c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	69b9      	ldr	r1, [r7, #24]
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	1acb      	subs	r3, r1, r3
 8005006:	4413      	add	r3, r2
 8005008:	3b01      	subs	r3, #1
 800500a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005016:	4293      	cmp	r3, r2
 8005018:	bf28      	it	cs
 800501a:	4613      	movcs	r3, r2
 800501c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800501e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4293      	cmp	r3, r2
 8005024:	bf28      	it	cs
 8005026:	4613      	movcs	r3, r2
 8005028:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	4413      	add	r3, r2
 8005032:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	6978      	ldr	r0, [r7, #20]
 800503a:	f001 fd6b 	bl	8006b14 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800503e:	6a3a      	ldr	r2, [r7, #32]
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	4413      	add	r3, r2
 8005044:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8005046:	68ba      	ldr	r2, [r7, #8]
 8005048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504a:	4413      	add	r3, r2
 800504c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8005056:	69fa      	ldr	r2, [r7, #28]
 8005058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505a:	4413      	add	r3, r2
 800505c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	69fa      	ldr	r2, [r7, #28]
 8005064:	429a      	cmp	r2, r3
 8005066:	d101      	bne.n	800506c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005068:	2300      	movs	r3, #0
 800506a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800506c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	69fa      	ldr	r2, [r7, #28]
 8005074:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1b2      	bne.n	8004fe2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800507c:	6a3b      	ldr	r3, [r7, #32]
}
 800507e:	4618      	mov	r0, r3
 8005080:	3728      	adds	r7, #40	; 0x28
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8005086:	b580      	push	{r7, lr}
 8005088:	b088      	sub	sp, #32
 800508a:	af00      	add	r7, sp, #0
 800508c:	60f8      	str	r0, [r7, #12]
 800508e:	60b9      	str	r1, [r7, #8]
 8005090:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80050a2:	69ba      	ldr	r2, [r7, #24]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d911      	bls.n	80050ce <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	4413      	add	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	68b9      	ldr	r1, [r7, #8]
 80050b8:	6938      	ldr	r0, [r7, #16]
 80050ba:	f001 fd2b 	bl	8006b14 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80050be:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	441a      	add	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80050cc:	e01f      	b.n	800510e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	4413      	add	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	68b9      	ldr	r1, [r7, #8]
 80050e0:	6938      	ldr	r0, [r7, #16]
 80050e2:	f001 fd17 	bl	8006b14 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	4413      	add	r3, r2
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4619      	mov	r1, r3
 80050fe:	6938      	ldr	r0, [r7, #16]
 8005100:	f001 fd08 	bl	8006b14 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005104:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	60da      	str	r2, [r3, #12]
}
 800510e:	bf00      	nop
 8005110:	3720      	adds	r7, #32
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8005116:	b480      	push	{r7}
 8005118:	b087      	sub	sp, #28
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	429a      	cmp	r2, r3
 8005130:	d808      	bhi.n	8005144 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	1ad2      	subs	r2, r2, r3
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	4413      	add	r3, r2
 800513e:	3b01      	subs	r3, #1
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	e004      	b.n	800514e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	3b01      	subs	r3, #1
 800514c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800514e:	697b      	ldr	r3, [r7, #20]
}
 8005150:	4618      	mov	r0, r3
 8005152:	371c      	adds	r7, #28
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800515c:	b580      	push	{r7, lr}
 800515e:	b08c      	sub	sp, #48	; 0x30
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005168:	4b3e      	ldr	r3, [pc, #248]	; (8005264 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 800516a:	623b      	str	r3, [r7, #32]
 800516c:	6a3b      	ldr	r3, [r7, #32]
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8005176:	f7ff fed1 	bl	8004f1c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	4613      	mov	r3, r2
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	4413      	add	r3, r2
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	4a37      	ldr	r2, [pc, #220]	; (8005264 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005188:	4413      	add	r3, r2
 800518a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005190:	69fb      	ldr	r3, [r7, #28]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800519c:	2300      	movs	r3, #0
 800519e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80051a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d92b      	bls.n	8005200 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4293      	cmp	r3, r2
 80051b8:	bf28      	it	cs
 80051ba:	4613      	movcs	r3, r2
 80051bc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	4413      	add	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	6939      	ldr	r1, [r7, #16]
 80051cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051ce:	f001 fca1 	bl	8006b14 <memcpy>
    NumBytesRead += NumBytesRem;
 80051d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	4413      	add	r3, r2
 80051d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80051da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	4413      	add	r3, r2
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80051ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	4413      	add	r3, r2
 80051f0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d101      	bne.n	8005200 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80051fc:	2300      	movs	r3, #0
 80051fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4293      	cmp	r3, r2
 800520e:	bf28      	it	cs
 8005210:	4613      	movcs	r3, r2
 8005212:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d019      	beq.n	800524e <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005220:	4413      	add	r3, r2
 8005222:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	6939      	ldr	r1, [r7, #16]
 8005228:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800522a:	f001 fc73 	bl	8006b14 <memcpy>
    NumBytesRead += NumBytesRem;
 800522e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	4413      	add	r3, r2
 8005234:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005236:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	4413      	add	r3, r2
 800523c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005246:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	4413      	add	r3, r2
 800524c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005258:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800525a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800525c:	4618      	mov	r0, r3
 800525e:	3730      	adds	r7, #48	; 0x30
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	20014404 	.word	0x20014404

08005268 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005268:	b580      	push	{r7, lr}
 800526a:	b08c      	sub	sp, #48	; 0x30
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005274:	4b3e      	ldr	r3, [pc, #248]	; (8005370 <SEGGER_RTT_ReadNoLock+0x108>)
 8005276:	623b      	str	r3, [r7, #32]
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d101      	bne.n	8005286 <SEGGER_RTT_ReadNoLock+0x1e>
 8005282:	f7ff fe4b 	bl	8004f1c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	4613      	mov	r3, r2
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	4413      	add	r3, r2
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	3360      	adds	r3, #96	; 0x60
 8005292:	4a37      	ldr	r2, [pc, #220]	; (8005370 <SEGGER_RTT_ReadNoLock+0x108>)
 8005294:	4413      	add	r3, r2
 8005296:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80052a8:	2300      	movs	r3, #0
 80052aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80052ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d92b      	bls.n	800530c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4293      	cmp	r3, r2
 80052c4:	bf28      	it	cs
 80052c6:	4613      	movcs	r3, r2
 80052c8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d0:	4413      	add	r3, r2
 80052d2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	6939      	ldr	r1, [r7, #16]
 80052d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80052da:	f001 fc1b 	bl	8006b14 <memcpy>
    NumBytesRead += NumBytesRem;
 80052de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	4413      	add	r3, r2
 80052e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80052e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	4413      	add	r3, r2
 80052ec:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80052f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	4413      	add	r3, r2
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005304:	429a      	cmp	r2, r3
 8005306:	d101      	bne.n	800530c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005308:	2300      	movs	r3, #0
 800530a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4293      	cmp	r3, r2
 800531a:	bf28      	it	cs
 800531c:	4613      	movcs	r3, r2
 800531e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d019      	beq.n	800535a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532c:	4413      	add	r3, r2
 800532e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	6939      	ldr	r1, [r7, #16]
 8005334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005336:	f001 fbed 	bl	8006b14 <memcpy>
    NumBytesRead += NumBytesRem;
 800533a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	4413      	add	r3, r2
 8005340:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	4413      	add	r3, r2
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005352:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	4413      	add	r3, r2
 8005358:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800535a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800535c:	2b00      	cmp	r3, #0
 800535e:	d002      	beq.n	8005366 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005364:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005368:	4618      	mov	r0, r3
 800536a:	3730      	adds	r7, #48	; 0x30
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	20014404 	.word	0x20014404

08005374 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	4613      	mov	r3, r2
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	4413      	add	r3, r2
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	3360      	adds	r3, #96	; 0x60
 8005390:	4a1f      	ldr	r2, [pc, #124]	; (8005410 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8005392:	4413      	add	r3, r2
 8005394:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d029      	beq.n	80053f2 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d82e      	bhi.n	8005400 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d013      	beq.n	80053d2 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 80053aa:	e029      	b.n	8005400 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80053ac:	6978      	ldr	r0, [r7, #20]
 80053ae:	f7ff feb2 	bl	8005116 <_GetAvailWriteSpace>
 80053b2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d202      	bcs.n	80053c2 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80053c0:	e021      	b.n	8005406 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	69b9      	ldr	r1, [r7, #24]
 80053ca:	6978      	ldr	r0, [r7, #20]
 80053cc:	f7ff fe5b 	bl	8005086 <_WriteNoCheck>
    break;
 80053d0:	e019      	b.n	8005406 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80053d2:	6978      	ldr	r0, [r7, #20]
 80053d4:	f7ff fe9f 	bl	8005116 <_GetAvailWriteSpace>
 80053d8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	4293      	cmp	r3, r2
 80053e0:	bf28      	it	cs
 80053e2:	4613      	movcs	r3, r2
 80053e4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	69b9      	ldr	r1, [r7, #24]
 80053ea:	6978      	ldr	r0, [r7, #20]
 80053ec:	f7ff fe4b 	bl	8005086 <_WriteNoCheck>
    break;
 80053f0:	e009      	b.n	8005406 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	69b9      	ldr	r1, [r7, #24]
 80053f6:	6978      	ldr	r0, [r7, #20]
 80053f8:	f7ff fde8 	bl	8004fcc <_WriteBlocking>
 80053fc:	61f8      	str	r0, [r7, #28]
    break;
 80053fe:	e002      	b.n	8005406 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005400:	2300      	movs	r3, #0
 8005402:	61fb      	str	r3, [r7, #28]
    break;
 8005404:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005406:	69fb      	ldr	r3, [r7, #28]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3720      	adds	r7, #32
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	20014404 	.word	0x20014404

08005414 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005414:	b580      	push	{r7, lr}
 8005416:	b088      	sub	sp, #32
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005420:	4b0e      	ldr	r3, [pc, #56]	; (800545c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005422:	61fb      	str	r3, [r7, #28]
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800542e:	f7ff fd75 	bl	8004f1c <_DoInit>
  SEGGER_RTT_LOCK();
 8005432:	f3ef 8311 	mrs	r3, BASEPRI
 8005436:	f04f 0120 	mov.w	r1, #32
 800543a:	f381 8811 	msr	BASEPRI, r1
 800543e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f7ff ff95 	bl	8005374 <SEGGER_RTT_WriteDownBufferNoLock>
 800544a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005452:	697b      	ldr	r3, [r7, #20]
}
 8005454:	4618      	mov	r0, r3
 8005456:	3720      	adds	r7, #32
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20014404 	.word	0x20014404

08005460 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
 800546c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800546e:	4b3d      	ldr	r3, [pc, #244]	; (8005564 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005470:	61bb      	str	r3, [r7, #24]
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <SEGGER_RTT_AllocUpBuffer+0x20>
 800547c:	f7ff fd4e 	bl	8004f1c <_DoInit>
  SEGGER_RTT_LOCK();
 8005480:	f3ef 8311 	mrs	r3, BASEPRI
 8005484:	f04f 0120 	mov.w	r1, #32
 8005488:	f381 8811 	msr	BASEPRI, r1
 800548c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800548e:	4b35      	ldr	r3, [pc, #212]	; (8005564 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005490:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005492:	2300      	movs	r3, #0
 8005494:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005496:	6939      	ldr	r1, [r7, #16]
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	4613      	mov	r3, r2
 800549e:	005b      	lsls	r3, r3, #1
 80054a0:	4413      	add	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	440b      	add	r3, r1
 80054a6:	3304      	adds	r3, #4
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d008      	beq.n	80054c0 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	3301      	adds	r3, #1
 80054b2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	69fa      	ldr	r2, [r7, #28]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	dbeb      	blt.n	8005496 <SEGGER_RTT_AllocUpBuffer+0x36>
 80054be:	e000      	b.n	80054c2 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80054c0:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	69fa      	ldr	r2, [r7, #28]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	da3f      	bge.n	800554c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80054cc:	6939      	ldr	r1, [r7, #16]
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	4613      	mov	r3, r2
 80054d4:	005b      	lsls	r3, r3, #1
 80054d6:	4413      	add	r3, r2
 80054d8:	00db      	lsls	r3, r3, #3
 80054da:	440b      	add	r3, r1
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80054e0:	6939      	ldr	r1, [r7, #16]
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	1c5a      	adds	r2, r3, #1
 80054e6:	4613      	mov	r3, r2
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	4413      	add	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	440b      	add	r3, r1
 80054f0:	3304      	adds	r3, #4
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80054f6:	6939      	ldr	r1, [r7, #16]
 80054f8:	69fa      	ldr	r2, [r7, #28]
 80054fa:	4613      	mov	r3, r2
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	4413      	add	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	440b      	add	r3, r1
 8005504:	3320      	adds	r3, #32
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800550a:	6939      	ldr	r1, [r7, #16]
 800550c:	69fa      	ldr	r2, [r7, #28]
 800550e:	4613      	mov	r3, r2
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	4413      	add	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	440b      	add	r3, r1
 8005518:	3328      	adds	r3, #40	; 0x28
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800551e:	6939      	ldr	r1, [r7, #16]
 8005520:	69fa      	ldr	r2, [r7, #28]
 8005522:	4613      	mov	r3, r2
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	4413      	add	r3, r2
 8005528:	00db      	lsls	r3, r3, #3
 800552a:	440b      	add	r3, r1
 800552c:	3324      	adds	r3, #36	; 0x24
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005532:	6939      	ldr	r1, [r7, #16]
 8005534:	69fa      	ldr	r2, [r7, #28]
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	440b      	add	r3, r1
 8005540:	332c      	adds	r3, #44	; 0x2c
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005546:	f3bf 8f5f 	dmb	sy
 800554a:	e002      	b.n	8005552 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800554c:	f04f 33ff 	mov.w	r3, #4294967295
 8005550:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005558:	69fb      	ldr	r3, [r7, #28]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3720      	adds	r7, #32
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	20014404 	.word	0x20014404

08005568 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005568:	b580      	push	{r7, lr}
 800556a:	b088      	sub	sp, #32
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005576:	4b33      	ldr	r3, [pc, #204]	; (8005644 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005578:	61bb      	str	r3, [r7, #24]
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	d101      	bne.n	8005588 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005584:	f7ff fcca 	bl	8004f1c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005588:	4b2e      	ldr	r3, [pc, #184]	; (8005644 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800558a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	695b      	ldr	r3, [r3, #20]
 8005590:	461a      	mov	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4293      	cmp	r3, r2
 8005596:	d24d      	bcs.n	8005634 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005598:	f3ef 8311 	mrs	r3, BASEPRI
 800559c:	f04f 0120 	mov.w	r1, #32
 80055a0:	f381 8811 	msr	BASEPRI, r1
 80055a4:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d031      	beq.n	8005610 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80055ac:	6979      	ldr	r1, [r7, #20]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4613      	mov	r3, r2
 80055b2:	005b      	lsls	r3, r3, #1
 80055b4:	4413      	add	r3, r2
 80055b6:	00db      	lsls	r3, r3, #3
 80055b8:	440b      	add	r3, r1
 80055ba:	3360      	adds	r3, #96	; 0x60
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80055c0:	6979      	ldr	r1, [r7, #20]
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	4613      	mov	r3, r2
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	4413      	add	r3, r2
 80055ca:	00db      	lsls	r3, r3, #3
 80055cc:	440b      	add	r3, r1
 80055ce:	3364      	adds	r3, #100	; 0x64
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80055d4:	6979      	ldr	r1, [r7, #20]
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4613      	mov	r3, r2
 80055da:	005b      	lsls	r3, r3, #1
 80055dc:	4413      	add	r3, r2
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	440b      	add	r3, r1
 80055e2:	3368      	adds	r3, #104	; 0x68
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80055e8:	6979      	ldr	r1, [r7, #20]
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	4613      	mov	r3, r2
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	4413      	add	r3, r2
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	440b      	add	r3, r1
 80055f6:	3370      	adds	r3, #112	; 0x70
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80055fc:	6979      	ldr	r1, [r7, #20]
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4613      	mov	r3, r2
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	4413      	add	r3, r2
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	440b      	add	r3, r1
 800560a:	336c      	adds	r3, #108	; 0x6c
 800560c:	2200      	movs	r2, #0
 800560e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005610:	6979      	ldr	r1, [r7, #20]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	4613      	mov	r3, r2
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	4413      	add	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	440b      	add	r3, r1
 800561e:	3374      	adds	r3, #116	; 0x74
 8005620:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005622:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005624:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800562e:	2300      	movs	r3, #0
 8005630:	61fb      	str	r3, [r7, #28]
 8005632:	e002      	b.n	800563a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005634:	f04f 33ff 	mov.w	r3, #4294967295
 8005638:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800563a:	69fb      	ldr	r3, [r7, #28]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3720      	adds	r7, #32
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	20014404 	.word	0x20014404

08005648 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005648:	b480      	push	{r7}
 800564a:	b087      	sub	sp, #28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005654:	2300      	movs	r3, #0
 8005656:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005658:	e002      	b.n	8005660 <_EncodeStr+0x18>
    Len++;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	3301      	adds	r3, #1
 800565e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	4413      	add	r3, r2
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1f6      	bne.n	800565a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	429a      	cmp	r2, r3
 8005672:	d901      	bls.n	8005678 <_EncodeStr+0x30>
    Len = Limit;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	2bfe      	cmp	r3, #254	; 0xfe
 800567c:	d806      	bhi.n	800568c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	60fa      	str	r2, [r7, #12]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	e011      	b.n	80056b0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	60fa      	str	r2, [r7, #12]
 8005692:	22ff      	movs	r2, #255	; 0xff
 8005694:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	60fa      	str	r2, [r7, #12]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	0a19      	lsrs	r1, r3, #8
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	60fa      	str	r2, [r7, #12]
 80056ac:	b2ca      	uxtb	r2, r1
 80056ae:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80056b4:	e00a      	b.n	80056cc <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	1c53      	adds	r3, r2, #1
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	1c59      	adds	r1, r3, #1
 80056c0:	60f9      	str	r1, [r7, #12]
 80056c2:	7812      	ldrb	r2, [r2, #0]
 80056c4:	701a      	strb	r2, [r3, #0]
    n++;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	3301      	adds	r3, #1
 80056ca:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d3f0      	bcc.n	80056b6 <_EncodeStr+0x6e>
  }
  return pPayload;
 80056d4:	68fb      	ldr	r3, [r7, #12]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	3304      	adds	r3, #4
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
	...

080056fc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005702:	4b36      	ldr	r3, [pc, #216]	; (80057dc <_HandleIncomingPacket+0xe0>)
 8005704:	7e1b      	ldrb	r3, [r3, #24]
 8005706:	4618      	mov	r0, r3
 8005708:	1cfb      	adds	r3, r7, #3
 800570a:	2201      	movs	r2, #1
 800570c:	4619      	mov	r1, r3
 800570e:	f7ff fdab 	bl	8005268 <SEGGER_RTT_ReadNoLock>
 8005712:	4603      	mov	r3, r0
 8005714:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	dd54      	ble.n	80057c6 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 800571c:	78fb      	ldrb	r3, [r7, #3]
 800571e:	2b80      	cmp	r3, #128	; 0x80
 8005720:	d032      	beq.n	8005788 <_HandleIncomingPacket+0x8c>
 8005722:	2b80      	cmp	r3, #128	; 0x80
 8005724:	dc42      	bgt.n	80057ac <_HandleIncomingPacket+0xb0>
 8005726:	2b07      	cmp	r3, #7
 8005728:	dc16      	bgt.n	8005758 <_HandleIncomingPacket+0x5c>
 800572a:	2b00      	cmp	r3, #0
 800572c:	dd3e      	ble.n	80057ac <_HandleIncomingPacket+0xb0>
 800572e:	3b01      	subs	r3, #1
 8005730:	2b06      	cmp	r3, #6
 8005732:	d83b      	bhi.n	80057ac <_HandleIncomingPacket+0xb0>
 8005734:	a201      	add	r2, pc, #4	; (adr r2, 800573c <_HandleIncomingPacket+0x40>)
 8005736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800573a:	bf00      	nop
 800573c:	0800575f 	.word	0x0800575f
 8005740:	08005765 	.word	0x08005765
 8005744:	0800576b 	.word	0x0800576b
 8005748:	08005771 	.word	0x08005771
 800574c:	08005777 	.word	0x08005777
 8005750:	0800577d 	.word	0x0800577d
 8005754:	08005783 	.word	0x08005783
 8005758:	2b7f      	cmp	r3, #127	; 0x7f
 800575a:	d036      	beq.n	80057ca <_HandleIncomingPacket+0xce>
 800575c:	e026      	b.n	80057ac <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800575e:	f000 fbab 	bl	8005eb8 <SEGGER_SYSVIEW_Start>
      break;
 8005762:	e037      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005764:	f000 fc64 	bl	8006030 <SEGGER_SYSVIEW_Stop>
      break;
 8005768:	e034      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800576a:	f000 fe3d 	bl	80063e8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800576e:	e031      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005770:	f000 fe02 	bl	8006378 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005774:	e02e      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005776:	f000 fc81 	bl	800607c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800577a:	e02b      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800577c:	f001 f8d0 	bl	8006920 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005780:	e028      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005782:	f001 f8af 	bl	80068e4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005786:	e025      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005788:	4b14      	ldr	r3, [pc, #80]	; (80057dc <_HandleIncomingPacket+0xe0>)
 800578a:	7e1b      	ldrb	r3, [r3, #24]
 800578c:	4618      	mov	r0, r3
 800578e:	1cfb      	adds	r3, r7, #3
 8005790:	2201      	movs	r2, #1
 8005792:	4619      	mov	r1, r3
 8005794:	f7ff fd68 	bl	8005268 <SEGGER_RTT_ReadNoLock>
 8005798:	4603      	mov	r3, r0
 800579a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	dd15      	ble.n	80057ce <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80057a2:	78fb      	ldrb	r3, [r7, #3]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f001 f81d 	bl	80067e4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80057aa:	e010      	b.n	80057ce <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80057ac:	78fb      	ldrb	r3, [r7, #3]
 80057ae:	b25b      	sxtb	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	da0e      	bge.n	80057d2 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80057b4:	4b09      	ldr	r3, [pc, #36]	; (80057dc <_HandleIncomingPacket+0xe0>)
 80057b6:	7e1b      	ldrb	r3, [r3, #24]
 80057b8:	4618      	mov	r0, r3
 80057ba:	1cfb      	adds	r3, r7, #3
 80057bc:	2201      	movs	r2, #1
 80057be:	4619      	mov	r1, r3
 80057c0:	f7ff fd52 	bl	8005268 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80057c4:	e005      	b.n	80057d2 <_HandleIncomingPacket+0xd6>
    }
  }
 80057c6:	bf00      	nop
 80057c8:	e004      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
      break;
 80057ca:	bf00      	nop
 80057cc:	e002      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
      break;
 80057ce:	bf00      	nop
 80057d0:	e000      	b.n	80057d4 <_HandleIncomingPacket+0xd8>
      break;
 80057d2:	bf00      	nop
}
 80057d4:	bf00      	nop
 80057d6:	3708      	adds	r7, #8
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	20014264 	.word	0x20014264

080057e0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b08c      	sub	sp, #48	; 0x30
 80057e4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80057e6:	2301      	movs	r3, #1
 80057e8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80057ea:	1d3b      	adds	r3, r7, #4
 80057ec:	3301      	adds	r3, #1
 80057ee:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057f4:	4b32      	ldr	r3, [pc, #200]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80057fa:	e00b      	b.n	8005814 <_TrySendOverflowPacket+0x34>
 80057fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005802:	1c59      	adds	r1, r3, #1
 8005804:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005806:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005810:	09db      	lsrs	r3, r3, #7
 8005812:	62bb      	str	r3, [r7, #40]	; 0x28
 8005814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005816:	2b7f      	cmp	r3, #127	; 0x7f
 8005818:	d8f0      	bhi.n	80057fc <_TrySendOverflowPacket+0x1c>
 800581a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800581c:	1c5a      	adds	r2, r3, #1
 800581e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005828:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800582a:	4b26      	ldr	r3, [pc, #152]	; (80058c4 <_TrySendOverflowPacket+0xe4>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005830:	4b23      	ldr	r3, [pc, #140]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	623b      	str	r3, [r7, #32]
 8005842:	e00b      	b.n	800585c <_TrySendOverflowPacket+0x7c>
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	b2da      	uxtb	r2, r3
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	1c59      	adds	r1, r3, #1
 800584c:	6279      	str	r1, [r7, #36]	; 0x24
 800584e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005852:	b2d2      	uxtb	r2, r2
 8005854:	701a      	strb	r2, [r3, #0]
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	09db      	lsrs	r3, r3, #7
 800585a:	623b      	str	r3, [r7, #32]
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	2b7f      	cmp	r3, #127	; 0x7f
 8005860:	d8f0      	bhi.n	8005844 <_TrySendOverflowPacket+0x64>
 8005862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005864:	1c5a      	adds	r2, r3, #1
 8005866:	627a      	str	r2, [r7, #36]	; 0x24
 8005868:	6a3a      	ldr	r2, [r7, #32]
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	701a      	strb	r2, [r3, #0]
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005872:	4b13      	ldr	r3, [pc, #76]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 8005874:	785b      	ldrb	r3, [r3, #1]
 8005876:	4618      	mov	r0, r3
 8005878:	1d3b      	adds	r3, r7, #4
 800587a:	69fa      	ldr	r2, [r7, #28]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	461a      	mov	r2, r3
 8005880:	1d3b      	adds	r3, r7, #4
 8005882:	4619      	mov	r1, r3
 8005884:	f7fa fca4 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005888:	4603      	mov	r3, r0
 800588a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800588c:	f7ff fabc 	bl	8004e08 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d009      	beq.n	80058aa <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005896:	4a0a      	ldr	r2, [pc, #40]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800589c:	4b08      	ldr	r3, [pc, #32]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	4b06      	ldr	r3, [pc, #24]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 80058a6:	701a      	strb	r2, [r3, #0]
 80058a8:	e004      	b.n	80058b4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80058aa:	4b05      	ldr	r3, [pc, #20]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	3301      	adds	r3, #1
 80058b0:	4a03      	ldr	r2, [pc, #12]	; (80058c0 <_TrySendOverflowPacket+0xe0>)
 80058b2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80058b4:	693b      	ldr	r3, [r7, #16]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3730      	adds	r7, #48	; 0x30
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	20014264 	.word	0x20014264
 80058c4:	e0001004 	.word	0xe0001004

080058c8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b08a      	sub	sp, #40	; 0x28
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80058d4:	4b6d      	ldr	r3, [pc, #436]	; (8005a8c <_SendPacket+0x1c4>)
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d010      	beq.n	80058fe <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80058dc:	4b6b      	ldr	r3, [pc, #428]	; (8005a8c <_SendPacket+0x1c4>)
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80a5 	beq.w	8005a30 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80058e6:	4b69      	ldr	r3, [pc, #420]	; (8005a8c <_SendPacket+0x1c4>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d109      	bne.n	8005902 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80058ee:	f7ff ff77 	bl	80057e0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80058f2:	4b66      	ldr	r3, [pc, #408]	; (8005a8c <_SendPacket+0x1c4>)
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	f040 809c 	bne.w	8005a34 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80058fc:	e001      	b.n	8005902 <_SendPacket+0x3a>
    goto Send;
 80058fe:	bf00      	nop
 8005900:	e000      	b.n	8005904 <_SendPacket+0x3c>
Send:
 8005902:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b1f      	cmp	r3, #31
 8005908:	d809      	bhi.n	800591e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800590a:	4b60      	ldr	r3, [pc, #384]	; (8005a8c <_SendPacket+0x1c4>)
 800590c:	69da      	ldr	r2, [r3, #28]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	fa22 f303 	lsr.w	r3, r2, r3
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	f040 808d 	bne.w	8005a38 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b17      	cmp	r3, #23
 8005922:	d807      	bhi.n	8005934 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	3b01      	subs	r3, #1
 8005928:	60fb      	str	r3, [r7, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	b2da      	uxtb	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	701a      	strb	r2, [r3, #0]
 8005932:	e03d      	b.n	80059b0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	2b7f      	cmp	r3, #127	; 0x7f
 8005940:	d912      	bls.n	8005968 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	09da      	lsrs	r2, r3, #7
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3b01      	subs	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	b2d2      	uxtb	r2, r2
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	b2db      	uxtb	r3, r3
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	3a01      	subs	r2, #1
 800595a:	60fa      	str	r2, [r7, #12]
 800595c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005960:	b2da      	uxtb	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	701a      	strb	r2, [r3, #0]
 8005966:	e006      	b.n	8005976 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	3b01      	subs	r3, #1
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	b2da      	uxtb	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b7f      	cmp	r3, #127	; 0x7f
 800597a:	d912      	bls.n	80059a2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	09da      	lsrs	r2, r3, #7
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	3b01      	subs	r3, #1
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	b2db      	uxtb	r3, r3
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	3a01      	subs	r2, #1
 8005994:	60fa      	str	r2, [r7, #12]
 8005996:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800599a:	b2da      	uxtb	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	e006      	b.n	80059b0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	3b01      	subs	r3, #1
 80059a6:	60fb      	str	r3, [r7, #12]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	b2da      	uxtb	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80059b0:	4b37      	ldr	r3, [pc, #220]	; (8005a90 <_SendPacket+0x1c8>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80059b6:	4b35      	ldr	r3, [pc, #212]	; (8005a8c <_SendPacket+0x1c4>)
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	627b      	str	r3, [r7, #36]	; 0x24
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	623b      	str	r3, [r7, #32]
 80059c8:	e00b      	b.n	80059e2 <_SendPacket+0x11a>
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	1c59      	adds	r1, r3, #1
 80059d2:	6279      	str	r1, [r7, #36]	; 0x24
 80059d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059d8:	b2d2      	uxtb	r2, r2
 80059da:	701a      	strb	r2, [r3, #0]
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	09db      	lsrs	r3, r3, #7
 80059e0:	623b      	str	r3, [r7, #32]
 80059e2:	6a3b      	ldr	r3, [r7, #32]
 80059e4:	2b7f      	cmp	r3, #127	; 0x7f
 80059e6:	d8f0      	bhi.n	80059ca <_SendPacket+0x102>
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	1c5a      	adds	r2, r3, #1
 80059ec:	627a      	str	r2, [r7, #36]	; 0x24
 80059ee:	6a3a      	ldr	r2, [r7, #32]
 80059f0:	b2d2      	uxtb	r2, r2
 80059f2:	701a      	strb	r2, [r3, #0]
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80059f8:	4b24      	ldr	r3, [pc, #144]	; (8005a8c <_SendPacket+0x1c4>)
 80059fa:	785b      	ldrb	r3, [r3, #1]
 80059fc:	4618      	mov	r0, r3
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	461a      	mov	r2, r3
 8005a06:	68f9      	ldr	r1, [r7, #12]
 8005a08:	f7fa fbe2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005a10:	f7ff f9fa 	bl	8004e08 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005a1a:	4a1c      	ldr	r2, [pc, #112]	; (8005a8c <_SendPacket+0x1c4>)
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	60d3      	str	r3, [r2, #12]
 8005a20:	e00b      	b.n	8005a3a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005a22:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <_SendPacket+0x1c4>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	3301      	adds	r3, #1
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	4b18      	ldr	r3, [pc, #96]	; (8005a8c <_SendPacket+0x1c4>)
 8005a2c:	701a      	strb	r2, [r3, #0]
 8005a2e:	e004      	b.n	8005a3a <_SendPacket+0x172>
    goto SendDone;
 8005a30:	bf00      	nop
 8005a32:	e002      	b.n	8005a3a <_SendPacket+0x172>
      goto SendDone;
 8005a34:	bf00      	nop
 8005a36:	e000      	b.n	8005a3a <_SendPacket+0x172>
      goto SendDone;
 8005a38:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005a3a:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <_SendPacket+0x1c4>)
 8005a3c:	7e1b      	ldrb	r3, [r3, #24]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4a14      	ldr	r2, [pc, #80]	; (8005a94 <_SendPacket+0x1cc>)
 8005a42:	460b      	mov	r3, r1
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	440b      	add	r3, r1
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	4413      	add	r3, r2
 8005a4c:	336c      	adds	r3, #108	; 0x6c
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	4b0e      	ldr	r3, [pc, #56]	; (8005a8c <_SendPacket+0x1c4>)
 8005a52:	7e1b      	ldrb	r3, [r3, #24]
 8005a54:	4618      	mov	r0, r3
 8005a56:	490f      	ldr	r1, [pc, #60]	; (8005a94 <_SendPacket+0x1cc>)
 8005a58:	4603      	mov	r3, r0
 8005a5a:	005b      	lsls	r3, r3, #1
 8005a5c:	4403      	add	r3, r0
 8005a5e:	00db      	lsls	r3, r3, #3
 8005a60:	440b      	add	r3, r1
 8005a62:	3370      	adds	r3, #112	; 0x70
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d00b      	beq.n	8005a82 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005a6a:	4b08      	ldr	r3, [pc, #32]	; (8005a8c <_SendPacket+0x1c4>)
 8005a6c:	789b      	ldrb	r3, [r3, #2]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d107      	bne.n	8005a82 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005a72:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <_SendPacket+0x1c4>)
 8005a74:	2201      	movs	r2, #1
 8005a76:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005a78:	f7ff fe40 	bl	80056fc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005a7c:	4b03      	ldr	r3, [pc, #12]	; (8005a8c <_SendPacket+0x1c4>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005a82:	bf00      	nop
 8005a84:	3728      	adds	r7, #40	; 0x28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	20014264 	.word	0x20014264
 8005a90:	e0001004 	.word	0xe0001004
 8005a94:	20014404 	.word	0x20014404

08005a98 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
 8005aa4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005aac:	4917      	ldr	r1, [pc, #92]	; (8005b0c <SEGGER_SYSVIEW_Init+0x74>)
 8005aae:	4818      	ldr	r0, [pc, #96]	; (8005b10 <SEGGER_SYSVIEW_Init+0x78>)
 8005ab0:	f7ff fcd6 	bl	8005460 <SEGGER_RTT_AllocUpBuffer>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	b2da      	uxtb	r2, r3
 8005ab8:	4b16      	ldr	r3, [pc, #88]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005aba:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005abc:	4b15      	ldr	r3, [pc, #84]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005abe:	785a      	ldrb	r2, [r3, #1]
 8005ac0:	4b14      	ldr	r3, [pc, #80]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ac2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005ac4:	4b13      	ldr	r3, [pc, #76]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ac6:	7e1b      	ldrb	r3, [r3, #24]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	2300      	movs	r3, #0
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	2308      	movs	r3, #8
 8005ad0:	4a11      	ldr	r2, [pc, #68]	; (8005b18 <SEGGER_SYSVIEW_Init+0x80>)
 8005ad2:	490f      	ldr	r1, [pc, #60]	; (8005b10 <SEGGER_SYSVIEW_Init+0x78>)
 8005ad4:	f7ff fd48 	bl	8005568 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005ad8:	4b0e      	ldr	r3, [pc, #56]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005ade:	4b0f      	ldr	r3, [pc, #60]	; (8005b1c <SEGGER_SYSVIEW_Init+0x84>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a0c      	ldr	r2, [pc, #48]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ae4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005ae6:	4a0b      	ldr	r2, [pc, #44]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005aec:	4a09      	ldr	r2, [pc, #36]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005af2:	4a08      	ldr	r2, [pc, #32]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005af8:	4a06      	ldr	r2, [pc, #24]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005afe:	4b05      	ldr	r3, [pc, #20]	; (8005b14 <SEGGER_SYSVIEW_Init+0x7c>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005b04:	bf00      	nop
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	2001325c 	.word	0x2001325c
 8005b10:	08006c4c 	.word	0x08006c4c
 8005b14:	20014264 	.word	0x20014264
 8005b18:	2001425c 	.word	0x2001425c
 8005b1c:	e0001004 	.word	0xe0001004

08005b20 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005b28:	4a04      	ldr	r2, [pc, #16]	; (8005b3c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6113      	str	r3, [r2, #16]
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	20014264 	.word	0x20014264

08005b40 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005b48:	f3ef 8311 	mrs	r3, BASEPRI
 8005b4c:	f04f 0120 	mov.w	r1, #32
 8005b50:	f381 8811 	msr	BASEPRI, r1
 8005b54:	60fb      	str	r3, [r7, #12]
 8005b56:	4808      	ldr	r0, [pc, #32]	; (8005b78 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005b58:	f7ff fdc3 	bl	80056e2 <_PreparePacket>
 8005b5c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	68b8      	ldr	r0, [r7, #8]
 8005b64:	f7ff feb0 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f383 8811 	msr	BASEPRI, r3
}
 8005b6e:	bf00      	nop
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	20014294 	.word	0x20014294

08005b7c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b86:	f3ef 8311 	mrs	r3, BASEPRI
 8005b8a:	f04f 0120 	mov.w	r1, #32
 8005b8e:	f381 8811 	msr	BASEPRI, r1
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	4816      	ldr	r0, [pc, #88]	; (8005bf0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005b96:	f7ff fda4 	bl	80056e2 <_PreparePacket>
 8005b9a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	61fb      	str	r3, [r7, #28]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	61bb      	str	r3, [r7, #24]
 8005ba8:	e00b      	b.n	8005bc2 <SEGGER_SYSVIEW_RecordU32+0x46>
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	1c59      	adds	r1, r3, #1
 8005bb2:	61f9      	str	r1, [r7, #28]
 8005bb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bb8:	b2d2      	uxtb	r2, r2
 8005bba:	701a      	strb	r2, [r3, #0]
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	09db      	lsrs	r3, r3, #7
 8005bc0:	61bb      	str	r3, [r7, #24]
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	2b7f      	cmp	r3, #127	; 0x7f
 8005bc6:	d8f0      	bhi.n	8005baa <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	1c5a      	adds	r2, r3, #1
 8005bcc:	61fa      	str	r2, [r7, #28]
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	b2d2      	uxtb	r2, r2
 8005bd2:	701a      	strb	r2, [r3, #0]
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	68f9      	ldr	r1, [r7, #12]
 8005bdc:	6938      	ldr	r0, [r7, #16]
 8005bde:	f7ff fe73 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	f383 8811 	msr	BASEPRI, r3
}
 8005be8:	bf00      	nop
 8005bea:	3720      	adds	r7, #32
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20014294 	.word	0x20014294

08005bf4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08c      	sub	sp, #48	; 0x30
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c00:	f3ef 8311 	mrs	r3, BASEPRI
 8005c04:	f04f 0120 	mov.w	r1, #32
 8005c08:	f381 8811 	msr	BASEPRI, r1
 8005c0c:	61fb      	str	r3, [r7, #28]
 8005c0e:	4825      	ldr	r0, [pc, #148]	; (8005ca4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005c10:	f7ff fd67 	bl	80056e2 <_PreparePacket>
 8005c14:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c22:	e00b      	b.n	8005c3c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c26:	b2da      	uxtb	r2, r3
 8005c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c2a:	1c59      	adds	r1, r3, #1
 8005c2c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005c2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	701a      	strb	r2, [r3, #0]
 8005c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c38:	09db      	lsrs	r3, r3, #7
 8005c3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3e:	2b7f      	cmp	r3, #127	; 0x7f
 8005c40:	d8f0      	bhi.n	8005c24 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c4a:	b2d2      	uxtb	r2, r2
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c50:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	627b      	str	r3, [r7, #36]	; 0x24
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	623b      	str	r3, [r7, #32]
 8005c5a:	e00b      	b.n	8005c74 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c62:	1c59      	adds	r1, r3, #1
 8005c64:	6279      	str	r1, [r7, #36]	; 0x24
 8005c66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c6a:	b2d2      	uxtb	r2, r2
 8005c6c:	701a      	strb	r2, [r3, #0]
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	09db      	lsrs	r3, r3, #7
 8005c72:	623b      	str	r3, [r7, #32]
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	2b7f      	cmp	r3, #127	; 0x7f
 8005c78:	d8f0      	bhi.n	8005c5c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	627a      	str	r2, [r7, #36]	; 0x24
 8005c80:	6a3a      	ldr	r2, [r7, #32]
 8005c82:	b2d2      	uxtb	r2, r2
 8005c84:	701a      	strb	r2, [r3, #0]
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c88:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	6979      	ldr	r1, [r7, #20]
 8005c8e:	69b8      	ldr	r0, [r7, #24]
 8005c90:	f7ff fe1a 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	f383 8811 	msr	BASEPRI, r3
}
 8005c9a:	bf00      	nop
 8005c9c:	3730      	adds	r7, #48	; 0x30
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	20014294 	.word	0x20014294

08005ca8 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08e      	sub	sp, #56	; 0x38
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005cb6:	f3ef 8311 	mrs	r3, BASEPRI
 8005cba:	f04f 0120 	mov.w	r1, #32
 8005cbe:	f381 8811 	msr	BASEPRI, r1
 8005cc2:	61fb      	str	r3, [r7, #28]
 8005cc4:	4832      	ldr	r0, [pc, #200]	; (8005d90 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005cc6:	f7ff fd0c 	bl	80056e2 <_PreparePacket>
 8005cca:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	637b      	str	r3, [r7, #52]	; 0x34
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	633b      	str	r3, [r7, #48]	; 0x30
 8005cd8:	e00b      	b.n	8005cf2 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ce0:	1c59      	adds	r1, r3, #1
 8005ce2:	6379      	str	r1, [r7, #52]	; 0x34
 8005ce4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	701a      	strb	r2, [r3, #0]
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	09db      	lsrs	r3, r3, #7
 8005cf0:	633b      	str	r3, [r7, #48]	; 0x30
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf4:	2b7f      	cmp	r3, #127	; 0x7f
 8005cf6:	d8f0      	bhi.n	8005cda <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	637a      	str	r2, [r7, #52]	; 0x34
 8005cfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d06:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d10:	e00b      	b.n	8005d2a <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	1c59      	adds	r1, r3, #1
 8005d1a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	701a      	strb	r2, [r3, #0]
 8005d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d26:	09db      	lsrs	r3, r3, #7
 8005d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005d2e:	d8f0      	bhi.n	8005d12 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d38:	b2d2      	uxtb	r2, r2
 8005d3a:	701a      	strb	r2, [r3, #0]
 8005d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d3e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	623b      	str	r3, [r7, #32]
 8005d48:	e00b      	b.n	8005d62 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005d4a:	6a3b      	ldr	r3, [r7, #32]
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	1c59      	adds	r1, r3, #1
 8005d52:	6279      	str	r1, [r7, #36]	; 0x24
 8005d54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d58:	b2d2      	uxtb	r2, r2
 8005d5a:	701a      	strb	r2, [r3, #0]
 8005d5c:	6a3b      	ldr	r3, [r7, #32]
 8005d5e:	09db      	lsrs	r3, r3, #7
 8005d60:	623b      	str	r3, [r7, #32]
 8005d62:	6a3b      	ldr	r3, [r7, #32]
 8005d64:	2b7f      	cmp	r3, #127	; 0x7f
 8005d66:	d8f0      	bhi.n	8005d4a <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	1c5a      	adds	r2, r3, #1
 8005d6c:	627a      	str	r2, [r7, #36]	; 0x24
 8005d6e:	6a3a      	ldr	r2, [r7, #32]
 8005d70:	b2d2      	uxtb	r2, r2
 8005d72:	701a      	strb	r2, [r3, #0]
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	6979      	ldr	r1, [r7, #20]
 8005d7c:	69b8      	ldr	r0, [r7, #24]
 8005d7e:	f7ff fda3 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	f383 8811 	msr	BASEPRI, r3
}
 8005d88:	bf00      	nop
 8005d8a:	3738      	adds	r7, #56	; 0x38
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20014294 	.word	0x20014294

08005d94 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b090      	sub	sp, #64	; 0x40
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005da2:	f3ef 8311 	mrs	r3, BASEPRI
 8005da6:	f04f 0120 	mov.w	r1, #32
 8005daa:	f381 8811 	msr	BASEPRI, r1
 8005dae:	61fb      	str	r3, [r7, #28]
 8005db0:	4840      	ldr	r0, [pc, #256]	; (8005eb4 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005db2:	f7ff fc96 	bl	80056e2 <_PreparePacket>
 8005db6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dc4:	e00b      	b.n	8005dde <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc8:	b2da      	uxtb	r2, r3
 8005dca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dcc:	1c59      	adds	r1, r3, #1
 8005dce:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005dd0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	701a      	strb	r2, [r3, #0]
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dda:	09db      	lsrs	r3, r3, #7
 8005ddc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de0:	2b7f      	cmp	r3, #127	; 0x7f
 8005de2:	d8f0      	bhi.n	8005dc6 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005de4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005de6:	1c5a      	adds	r2, r3, #1
 8005de8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005dea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dec:	b2d2      	uxtb	r2, r2
 8005dee:	701a      	strb	r2, [r3, #0]
 8005df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005df2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	637b      	str	r3, [r7, #52]	; 0x34
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	633b      	str	r3, [r7, #48]	; 0x30
 8005dfc:	e00b      	b.n	8005e16 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e04:	1c59      	adds	r1, r3, #1
 8005e06:	6379      	str	r1, [r7, #52]	; 0x34
 8005e08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e0c:	b2d2      	uxtb	r2, r2
 8005e0e:	701a      	strb	r2, [r3, #0]
 8005e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e12:	09db      	lsrs	r3, r3, #7
 8005e14:	633b      	str	r3, [r7, #48]	; 0x30
 8005e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e18:	2b7f      	cmp	r3, #127	; 0x7f
 8005e1a:	d8f0      	bhi.n	8005dfe <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	637a      	str	r2, [r7, #52]	; 0x34
 8005e22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e24:	b2d2      	uxtb	r2, r2
 8005e26:	701a      	strb	r2, [r3, #0]
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e34:	e00b      	b.n	8005e4e <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	1c59      	adds	r1, r3, #1
 8005e3e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005e40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4a:	09db      	lsrs	r3, r3, #7
 8005e4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e50:	2b7f      	cmp	r3, #127	; 0x7f
 8005e52:	d8f0      	bhi.n	8005e36 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e5c:	b2d2      	uxtb	r2, r2
 8005e5e:	701a      	strb	r2, [r3, #0]
 8005e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e62:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	627b      	str	r3, [r7, #36]	; 0x24
 8005e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e6a:	623b      	str	r3, [r7, #32]
 8005e6c:	e00b      	b.n	8005e86 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	1c59      	adds	r1, r3, #1
 8005e76:	6279      	str	r1, [r7, #36]	; 0x24
 8005e78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e7c:	b2d2      	uxtb	r2, r2
 8005e7e:	701a      	strb	r2, [r3, #0]
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	09db      	lsrs	r3, r3, #7
 8005e84:	623b      	str	r3, [r7, #32]
 8005e86:	6a3b      	ldr	r3, [r7, #32]
 8005e88:	2b7f      	cmp	r3, #127	; 0x7f
 8005e8a:	d8f0      	bhi.n	8005e6e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	627a      	str	r2, [r7, #36]	; 0x24
 8005e92:	6a3a      	ldr	r2, [r7, #32]
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	701a      	strb	r2, [r3, #0]
 8005e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	6979      	ldr	r1, [r7, #20]
 8005ea0:	69b8      	ldr	r0, [r7, #24]
 8005ea2:	f7ff fd11 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	f383 8811 	msr	BASEPRI, r3
}
 8005eac:	bf00      	nop
 8005eae:	3740      	adds	r7, #64	; 0x40
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	20014294 	.word	0x20014294

08005eb8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b08c      	sub	sp, #48	; 0x30
 8005ebc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005ebe:	4b59      	ldr	r3, [pc, #356]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005ec4:	f3ef 8311 	mrs	r3, BASEPRI
 8005ec8:	f04f 0120 	mov.w	r1, #32
 8005ecc:	f381 8811 	msr	BASEPRI, r1
 8005ed0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005ed2:	4b54      	ldr	r3, [pc, #336]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	220a      	movs	r2, #10
 8005ed8:	4953      	ldr	r1, [pc, #332]	; (8006028 <SEGGER_SYSVIEW_Start+0x170>)
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fa f978 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8005ee6:	f7fe ff8f 	bl	8004e08 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005eea:	200a      	movs	r0, #10
 8005eec:	f7ff fe28 	bl	8005b40 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ef0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ef4:	f04f 0120 	mov.w	r1, #32
 8005ef8:	f381 8811 	msr	BASEPRI, r1
 8005efc:	60bb      	str	r3, [r7, #8]
 8005efe:	484b      	ldr	r0, [pc, #300]	; (800602c <SEGGER_SYSVIEW_Start+0x174>)
 8005f00:	f7ff fbef 	bl	80056e2 <_PreparePacket>
 8005f04:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f0e:	4b45      	ldr	r3, [pc, #276]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f14:	e00b      	b.n	8005f2e <SEGGER_SYSVIEW_Start+0x76>
 8005f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1c:	1c59      	adds	r1, r3, #1
 8005f1e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f24:	b2d2      	uxtb	r2, r2
 8005f26:	701a      	strb	r2, [r3, #0]
 8005f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2a:	09db      	lsrs	r3, r3, #7
 8005f2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f30:	2b7f      	cmp	r3, #127	; 0x7f
 8005f32:	d8f0      	bhi.n	8005f16 <SEGGER_SYSVIEW_Start+0x5e>
 8005f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f3c:	b2d2      	uxtb	r2, r2
 8005f3e:	701a      	strb	r2, [r3, #0]
 8005f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f42:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
 8005f48:	4b36      	ldr	r3, [pc, #216]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	623b      	str	r3, [r7, #32]
 8005f4e:	e00b      	b.n	8005f68 <SEGGER_SYSVIEW_Start+0xb0>
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	1c59      	adds	r1, r3, #1
 8005f58:	6279      	str	r1, [r7, #36]	; 0x24
 8005f5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	09db      	lsrs	r3, r3, #7
 8005f66:	623b      	str	r3, [r7, #32]
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	2b7f      	cmp	r3, #127	; 0x7f
 8005f6c:	d8f0      	bhi.n	8005f50 <SEGGER_SYSVIEW_Start+0x98>
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	1c5a      	adds	r2, r3, #1
 8005f72:	627a      	str	r2, [r7, #36]	; 0x24
 8005f74:	6a3a      	ldr	r2, [r7, #32]
 8005f76:	b2d2      	uxtb	r2, r2
 8005f78:	701a      	strb	r2, [r3, #0]
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	61fb      	str	r3, [r7, #28]
 8005f82:	4b28      	ldr	r3, [pc, #160]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	61bb      	str	r3, [r7, #24]
 8005f88:	e00b      	b.n	8005fa2 <SEGGER_SYSVIEW_Start+0xea>
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	1c59      	adds	r1, r3, #1
 8005f92:	61f9      	str	r1, [r7, #28]
 8005f94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f98:	b2d2      	uxtb	r2, r2
 8005f9a:	701a      	strb	r2, [r3, #0]
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	09db      	lsrs	r3, r3, #7
 8005fa0:	61bb      	str	r3, [r7, #24]
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	2b7f      	cmp	r3, #127	; 0x7f
 8005fa6:	d8f0      	bhi.n	8005f8a <SEGGER_SYSVIEW_Start+0xd2>
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	1c5a      	adds	r2, r3, #1
 8005fac:	61fa      	str	r2, [r7, #28]
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	b2d2      	uxtb	r2, r2
 8005fb2:	701a      	strb	r2, [r3, #0]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]
 8005fc0:	e00b      	b.n	8005fda <SEGGER_SYSVIEW_Start+0x122>
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	1c59      	adds	r1, r3, #1
 8005fca:	6179      	str	r1, [r7, #20]
 8005fcc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fd0:	b2d2      	uxtb	r2, r2
 8005fd2:	701a      	strb	r2, [r3, #0]
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	09db      	lsrs	r3, r3, #7
 8005fd8:	613b      	str	r3, [r7, #16]
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8005fde:	d8f0      	bhi.n	8005fc2 <SEGGER_SYSVIEW_Start+0x10a>
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	617a      	str	r2, [r7, #20]
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	b2d2      	uxtb	r2, r2
 8005fea:	701a      	strb	r2, [r3, #0]
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005ff0:	2218      	movs	r2, #24
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff fc67 	bl	80058c8 <_SendPacket>
      RECORD_END();
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006000:	4b08      	ldr	r3, [pc, #32]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	2b00      	cmp	r3, #0
 8006006:	d002      	beq.n	800600e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006008:	4b06      	ldr	r3, [pc, #24]	; (8006024 <SEGGER_SYSVIEW_Start+0x16c>)
 800600a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800600e:	f000 f9eb 	bl	80063e8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006012:	f000 f9b1 	bl	8006378 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006016:	f000 fc83 	bl	8006920 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800601a:	bf00      	nop
 800601c:	3730      	adds	r7, #48	; 0x30
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20014264 	.word	0x20014264
 8006028:	08006c78 	.word	0x08006c78
 800602c:	20014294 	.word	0x20014294

08006030 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006030:	b580      	push	{r7, lr}
 8006032:	b082      	sub	sp, #8
 8006034:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006036:	f3ef 8311 	mrs	r3, BASEPRI
 800603a:	f04f 0120 	mov.w	r1, #32
 800603e:	f381 8811 	msr	BASEPRI, r1
 8006042:	607b      	str	r3, [r7, #4]
 8006044:	480b      	ldr	r0, [pc, #44]	; (8006074 <SEGGER_SYSVIEW_Stop+0x44>)
 8006046:	f7ff fb4c 	bl	80056e2 <_PreparePacket>
 800604a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800604c:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <SEGGER_SYSVIEW_Stop+0x48>)
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006054:	220b      	movs	r2, #11
 8006056:	6839      	ldr	r1, [r7, #0]
 8006058:	6838      	ldr	r0, [r7, #0]
 800605a:	f7ff fc35 	bl	80058c8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800605e:	4b06      	ldr	r3, [pc, #24]	; (8006078 <SEGGER_SYSVIEW_Stop+0x48>)
 8006060:	2200      	movs	r2, #0
 8006062:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f383 8811 	msr	BASEPRI, r3
}
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	20014294 	.word	0x20014294
 8006078:	20014264 	.word	0x20014264

0800607c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800607c:	b580      	push	{r7, lr}
 800607e:	b08c      	sub	sp, #48	; 0x30
 8006080:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006082:	f3ef 8311 	mrs	r3, BASEPRI
 8006086:	f04f 0120 	mov.w	r1, #32
 800608a:	f381 8811 	msr	BASEPRI, r1
 800608e:	60fb      	str	r3, [r7, #12]
 8006090:	4845      	ldr	r0, [pc, #276]	; (80061a8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006092:	f7ff fb26 	bl	80056e2 <_PreparePacket>
 8006096:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060a0:	4b42      	ldr	r3, [pc, #264]	; (80061ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80060a6:	e00b      	b.n	80060c0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80060a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	1c59      	adds	r1, r3, #1
 80060b0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80060b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060b6:	b2d2      	uxtb	r2, r2
 80060b8:	701a      	strb	r2, [r3, #0]
 80060ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060bc:	09db      	lsrs	r3, r3, #7
 80060be:	62bb      	str	r3, [r7, #40]	; 0x28
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	2b7f      	cmp	r3, #127	; 0x7f
 80060c4:	d8f0      	bhi.n	80060a8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80060c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060ce:	b2d2      	uxtb	r2, r2
 80060d0:	701a      	strb	r2, [r3, #0]
 80060d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	627b      	str	r3, [r7, #36]	; 0x24
 80060da:	4b34      	ldr	r3, [pc, #208]	; (80061ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	623b      	str	r3, [r7, #32]
 80060e0:	e00b      	b.n	80060fa <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	b2da      	uxtb	r2, r3
 80060e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e8:	1c59      	adds	r1, r3, #1
 80060ea:	6279      	str	r1, [r7, #36]	; 0x24
 80060ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060f0:	b2d2      	uxtb	r2, r2
 80060f2:	701a      	strb	r2, [r3, #0]
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	09db      	lsrs	r3, r3, #7
 80060f8:	623b      	str	r3, [r7, #32]
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	2b7f      	cmp	r3, #127	; 0x7f
 80060fe:	d8f0      	bhi.n	80060e2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	627a      	str	r2, [r7, #36]	; 0x24
 8006106:	6a3a      	ldr	r2, [r7, #32]
 8006108:	b2d2      	uxtb	r2, r2
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	61fb      	str	r3, [r7, #28]
 8006114:	4b25      	ldr	r3, [pc, #148]	; (80061ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	61bb      	str	r3, [r7, #24]
 800611a:	e00b      	b.n	8006134 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	b2da      	uxtb	r2, r3
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	1c59      	adds	r1, r3, #1
 8006124:	61f9      	str	r1, [r7, #28]
 8006126:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800612a:	b2d2      	uxtb	r2, r2
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	09db      	lsrs	r3, r3, #7
 8006132:	61bb      	str	r3, [r7, #24]
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	2b7f      	cmp	r3, #127	; 0x7f
 8006138:	d8f0      	bhi.n	800611c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	61fa      	str	r2, [r7, #28]
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	617b      	str	r3, [r7, #20]
 800614e:	2300      	movs	r3, #0
 8006150:	613b      	str	r3, [r7, #16]
 8006152:	e00b      	b.n	800616c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	b2da      	uxtb	r2, r3
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	1c59      	adds	r1, r3, #1
 800615c:	6179      	str	r1, [r7, #20]
 800615e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006162:	b2d2      	uxtb	r2, r2
 8006164:	701a      	strb	r2, [r3, #0]
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	09db      	lsrs	r3, r3, #7
 800616a:	613b      	str	r3, [r7, #16]
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	2b7f      	cmp	r3, #127	; 0x7f
 8006170:	d8f0      	bhi.n	8006154 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	617a      	str	r2, [r7, #20]
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	b2d2      	uxtb	r2, r2
 800617c:	701a      	strb	r2, [r3, #0]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006182:	2218      	movs	r2, #24
 8006184:	6879      	ldr	r1, [r7, #4]
 8006186:	68b8      	ldr	r0, [r7, #8]
 8006188:	f7ff fb9e 	bl	80058c8 <_SendPacket>
  RECORD_END();
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006192:	4b06      	ldr	r3, [pc, #24]	; (80061ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800619a:	4b04      	ldr	r3, [pc, #16]	; (80061ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	4798      	blx	r3
  }
}
 80061a0:	bf00      	nop
 80061a2:	3730      	adds	r7, #48	; 0x30
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	20014294 	.word	0x20014294
 80061ac:	20014264 	.word	0x20014264

080061b0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b092      	sub	sp, #72	; 0x48
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80061b8:	f3ef 8311 	mrs	r3, BASEPRI
 80061bc:	f04f 0120 	mov.w	r1, #32
 80061c0:	f381 8811 	msr	BASEPRI, r1
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	486a      	ldr	r0, [pc, #424]	; (8006370 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80061c8:	f7ff fa8b 	bl	80056e2 <_PreparePacket>
 80061cc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	647b      	str	r3, [r7, #68]	; 0x44
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	4b66      	ldr	r3, [pc, #408]	; (8006374 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	643b      	str	r3, [r7, #64]	; 0x40
 80061e2:	e00b      	b.n	80061fc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80061e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061ea:	1c59      	adds	r1, r3, #1
 80061ec:	6479      	str	r1, [r7, #68]	; 0x44
 80061ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061f2:	b2d2      	uxtb	r2, r2
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061f8:	09db      	lsrs	r3, r3, #7
 80061fa:	643b      	str	r3, [r7, #64]	; 0x40
 80061fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061fe:	2b7f      	cmp	r3, #127	; 0x7f
 8006200:	d8f0      	bhi.n	80061e4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006204:	1c5a      	adds	r2, r3, #1
 8006206:	647a      	str	r2, [r7, #68]	; 0x44
 8006208:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800620a:	b2d2      	uxtb	r2, r2
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006210:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	63bb      	str	r3, [r7, #56]	; 0x38
 800621c:	e00b      	b.n	8006236 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800621e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006220:	b2da      	uxtb	r2, r3
 8006222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006224:	1c59      	adds	r1, r3, #1
 8006226:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006228:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800622c:	b2d2      	uxtb	r2, r2
 800622e:	701a      	strb	r2, [r3, #0]
 8006230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006232:	09db      	lsrs	r3, r3, #7
 8006234:	63bb      	str	r3, [r7, #56]	; 0x38
 8006236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006238:	2b7f      	cmp	r3, #127	; 0x7f
 800623a:	d8f0      	bhi.n	800621e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800623c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006242:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	701a      	strb	r2, [r3, #0]
 8006248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800624a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	2220      	movs	r2, #32
 8006252:	4619      	mov	r1, r3
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f7ff f9f7 	bl	8005648 <_EncodeStr>
 800625a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800625c:	2209      	movs	r2, #9
 800625e:	68f9      	ldr	r1, [r7, #12]
 8006260:	6938      	ldr	r0, [r7, #16]
 8006262:	f7ff fb31 	bl	80058c8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	637b      	str	r3, [r7, #52]	; 0x34
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4b40      	ldr	r3, [pc, #256]	; (8006374 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	633b      	str	r3, [r7, #48]	; 0x30
 800627a:	e00b      	b.n	8006294 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	b2da      	uxtb	r2, r3
 8006280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006282:	1c59      	adds	r1, r3, #1
 8006284:	6379      	str	r1, [r7, #52]	; 0x34
 8006286:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	701a      	strb	r2, [r3, #0]
 800628e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006290:	09db      	lsrs	r3, r3, #7
 8006292:	633b      	str	r3, [r7, #48]	; 0x30
 8006294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006296:	2b7f      	cmp	r3, #127	; 0x7f
 8006298:	d8f0      	bhi.n	800627c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800629a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800629c:	1c5a      	adds	r2, r3, #1
 800629e:	637a      	str	r2, [r7, #52]	; 0x34
 80062a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062a2:	b2d2      	uxtb	r2, r2
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80062b4:	e00b      	b.n	80062ce <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80062b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062bc:	1c59      	adds	r1, r3, #1
 80062be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80062c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062c4:	b2d2      	uxtb	r2, r2
 80062c6:	701a      	strb	r2, [r3, #0]
 80062c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ca:	09db      	lsrs	r3, r3, #7
 80062cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80062ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d0:	2b7f      	cmp	r3, #127	; 0x7f
 80062d2:	d8f0      	bhi.n	80062b6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80062d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d6:	1c5a      	adds	r2, r3, #1
 80062d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80062da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062dc:	b2d2      	uxtb	r2, r2
 80062de:	701a      	strb	r2, [r3, #0]
 80062e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	627b      	str	r3, [r7, #36]	; 0x24
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	623b      	str	r3, [r7, #32]
 80062ee:	e00b      	b.n	8006308 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	b2da      	uxtb	r2, r3
 80062f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f6:	1c59      	adds	r1, r3, #1
 80062f8:	6279      	str	r1, [r7, #36]	; 0x24
 80062fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062fe:	b2d2      	uxtb	r2, r2
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	09db      	lsrs	r3, r3, #7
 8006306:	623b      	str	r3, [r7, #32]
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	2b7f      	cmp	r3, #127	; 0x7f
 800630c:	d8f0      	bhi.n	80062f0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800630e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006310:	1c5a      	adds	r2, r3, #1
 8006312:	627a      	str	r2, [r7, #36]	; 0x24
 8006314:	6a3a      	ldr	r2, [r7, #32]
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	701a      	strb	r2, [r3, #0]
 800631a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	61fb      	str	r3, [r7, #28]
 8006322:	2300      	movs	r3, #0
 8006324:	61bb      	str	r3, [r7, #24]
 8006326:	e00b      	b.n	8006340 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	b2da      	uxtb	r2, r3
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	1c59      	adds	r1, r3, #1
 8006330:	61f9      	str	r1, [r7, #28]
 8006332:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	701a      	strb	r2, [r3, #0]
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	09db      	lsrs	r3, r3, #7
 800633e:	61bb      	str	r3, [r7, #24]
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	2b7f      	cmp	r3, #127	; 0x7f
 8006344:	d8f0      	bhi.n	8006328 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	61fa      	str	r2, [r7, #28]
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006356:	2215      	movs	r2, #21
 8006358:	68f9      	ldr	r1, [r7, #12]
 800635a:	6938      	ldr	r0, [r7, #16]
 800635c:	f7ff fab4 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f383 8811 	msr	BASEPRI, r3
}
 8006366:	bf00      	nop
 8006368:	3748      	adds	r7, #72	; 0x48
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	20014294 	.word	0x20014294
 8006374:	20014264 	.word	0x20014264

08006378 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800637c:	4b07      	ldr	r3, [pc, #28]	; (800639c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800637e:	6a1b      	ldr	r3, [r3, #32]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d008      	beq.n	8006396 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006384:	4b05      	ldr	r3, [pc, #20]	; (800639c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800638e:	4b03      	ldr	r3, [pc, #12]	; (800639c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	4798      	blx	r3
  }
}
 8006396:	bf00      	nop
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20014264 	.word	0x20014264

080063a0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80063a8:	f3ef 8311 	mrs	r3, BASEPRI
 80063ac:	f04f 0120 	mov.w	r1, #32
 80063b0:	f381 8811 	msr	BASEPRI, r1
 80063b4:	617b      	str	r3, [r7, #20]
 80063b6:	480b      	ldr	r0, [pc, #44]	; (80063e4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80063b8:	f7ff f993 	bl	80056e2 <_PreparePacket>
 80063bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80063be:	2280      	movs	r2, #128	; 0x80
 80063c0:	6879      	ldr	r1, [r7, #4]
 80063c2:	6938      	ldr	r0, [r7, #16]
 80063c4:	f7ff f940 	bl	8005648 <_EncodeStr>
 80063c8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80063ca:	220e      	movs	r2, #14
 80063cc:	68f9      	ldr	r1, [r7, #12]
 80063ce:	6938      	ldr	r0, [r7, #16]
 80063d0:	f7ff fa7a 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f383 8811 	msr	BASEPRI, r3
}
 80063da:	bf00      	nop
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	20014294 	.word	0x20014294

080063e8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80063e8:	b590      	push	{r4, r7, lr}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80063ee:	4b15      	ldr	r3, [pc, #84]	; (8006444 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d01a      	beq.n	800642c <SEGGER_SYSVIEW_RecordSystime+0x44>
 80063f6:	4b13      	ldr	r3, [pc, #76]	; (8006444 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80063f8:	6a1b      	ldr	r3, [r3, #32]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d015      	beq.n	800642c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006400:	4b10      	ldr	r3, [pc, #64]	; (8006444 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4798      	blx	r3
 8006408:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800640c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800640e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	f04f 0300 	mov.w	r3, #0
 800641a:	000a      	movs	r2, r1
 800641c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800641e:	4613      	mov	r3, r2
 8006420:	461a      	mov	r2, r3
 8006422:	4621      	mov	r1, r4
 8006424:	200d      	movs	r0, #13
 8006426:	f7ff fbe5 	bl	8005bf4 <SEGGER_SYSVIEW_RecordU32x2>
 800642a:	e006      	b.n	800643a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800642c:	4b06      	ldr	r3, [pc, #24]	; (8006448 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4619      	mov	r1, r3
 8006432:	200c      	movs	r0, #12
 8006434:	f7ff fba2 	bl	8005b7c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006438:	bf00      	nop
 800643a:	bf00      	nop
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	bd90      	pop	{r4, r7, pc}
 8006442:	bf00      	nop
 8006444:	20014264 	.word	0x20014264
 8006448:	e0001004 	.word	0xe0001004

0800644c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800644c:	b580      	push	{r7, lr}
 800644e:	b086      	sub	sp, #24
 8006450:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006452:	f3ef 8311 	mrs	r3, BASEPRI
 8006456:	f04f 0120 	mov.w	r1, #32
 800645a:	f381 8811 	msr	BASEPRI, r1
 800645e:	60fb      	str	r3, [r7, #12]
 8006460:	4819      	ldr	r0, [pc, #100]	; (80064c8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006462:	f7ff f93e 	bl	80056e2 <_PreparePacket>
 8006466:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800646c:	4b17      	ldr	r3, [pc, #92]	; (80064cc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006474:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	617b      	str	r3, [r7, #20]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	613b      	str	r3, [r7, #16]
 800647e:	e00b      	b.n	8006498 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	b2da      	uxtb	r2, r3
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	1c59      	adds	r1, r3, #1
 8006488:	6179      	str	r1, [r7, #20]
 800648a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800648e:	b2d2      	uxtb	r2, r2
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	09db      	lsrs	r3, r3, #7
 8006496:	613b      	str	r3, [r7, #16]
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	2b7f      	cmp	r3, #127	; 0x7f
 800649c:	d8f0      	bhi.n	8006480 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	617a      	str	r2, [r7, #20]
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	b2d2      	uxtb	r2, r2
 80064a8:	701a      	strb	r2, [r3, #0]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80064ae:	2202      	movs	r2, #2
 80064b0:	6879      	ldr	r1, [r7, #4]
 80064b2:	68b8      	ldr	r0, [r7, #8]
 80064b4:	f7ff fa08 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f383 8811 	msr	BASEPRI, r3
}
 80064be:	bf00      	nop
 80064c0:	3718      	adds	r7, #24
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	20014294 	.word	0x20014294
 80064cc:	e000ed04 	.word	0xe000ed04

080064d0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80064d6:	f3ef 8311 	mrs	r3, BASEPRI
 80064da:	f04f 0120 	mov.w	r1, #32
 80064de:	f381 8811 	msr	BASEPRI, r1
 80064e2:	607b      	str	r3, [r7, #4]
 80064e4:	4807      	ldr	r0, [pc, #28]	; (8006504 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80064e6:	f7ff f8fc 	bl	80056e2 <_PreparePacket>
 80064ea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80064ec:	2203      	movs	r2, #3
 80064ee:	6839      	ldr	r1, [r7, #0]
 80064f0:	6838      	ldr	r0, [r7, #0]
 80064f2:	f7ff f9e9 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f383 8811 	msr	BASEPRI, r3
}
 80064fc:	bf00      	nop
 80064fe:	3708      	adds	r7, #8
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	20014294 	.word	0x20014294

08006508 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800650e:	f3ef 8311 	mrs	r3, BASEPRI
 8006512:	f04f 0120 	mov.w	r1, #32
 8006516:	f381 8811 	msr	BASEPRI, r1
 800651a:	607b      	str	r3, [r7, #4]
 800651c:	4807      	ldr	r0, [pc, #28]	; (800653c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800651e:	f7ff f8e0 	bl	80056e2 <_PreparePacket>
 8006522:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006524:	2212      	movs	r2, #18
 8006526:	6839      	ldr	r1, [r7, #0]
 8006528:	6838      	ldr	r0, [r7, #0]
 800652a:	f7ff f9cd 	bl	80058c8 <_SendPacket>
  RECORD_END();
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f383 8811 	msr	BASEPRI, r3
}
 8006534:	bf00      	nop
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	20014294 	.word	0x20014294

08006540 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006546:	f3ef 8311 	mrs	r3, BASEPRI
 800654a:	f04f 0120 	mov.w	r1, #32
 800654e:	f381 8811 	msr	BASEPRI, r1
 8006552:	607b      	str	r3, [r7, #4]
 8006554:	4807      	ldr	r0, [pc, #28]	; (8006574 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006556:	f7ff f8c4 	bl	80056e2 <_PreparePacket>
 800655a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800655c:	2211      	movs	r2, #17
 800655e:	6839      	ldr	r1, [r7, #0]
 8006560:	6838      	ldr	r0, [r7, #0]
 8006562:	f7ff f9b1 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f383 8811 	msr	BASEPRI, r3
}
 800656c:	bf00      	nop
 800656e:	3708      	adds	r7, #8
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	20014294 	.word	0x20014294

08006578 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006580:	f3ef 8311 	mrs	r3, BASEPRI
 8006584:	f04f 0120 	mov.w	r1, #32
 8006588:	f381 8811 	msr	BASEPRI, r1
 800658c:	617b      	str	r3, [r7, #20]
 800658e:	4819      	ldr	r0, [pc, #100]	; (80065f4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006590:	f7ff f8a7 	bl	80056e2 <_PreparePacket>
 8006594:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800659a:	4b17      	ldr	r3, [pc, #92]	; (80065f8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	61bb      	str	r3, [r7, #24]
 80065ac:	e00b      	b.n	80065c6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	1c59      	adds	r1, r3, #1
 80065b6:	61f9      	str	r1, [r7, #28]
 80065b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065bc:	b2d2      	uxtb	r2, r2
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	09db      	lsrs	r3, r3, #7
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	2b7f      	cmp	r3, #127	; 0x7f
 80065ca:	d8f0      	bhi.n	80065ae <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	61fa      	str	r2, [r7, #28]
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	b2d2      	uxtb	r2, r2
 80065d6:	701a      	strb	r2, [r3, #0]
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80065dc:	2208      	movs	r2, #8
 80065de:	68f9      	ldr	r1, [r7, #12]
 80065e0:	6938      	ldr	r0, [r7, #16]
 80065e2:	f7ff f971 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f383 8811 	msr	BASEPRI, r3
}
 80065ec:	bf00      	nop
 80065ee:	3720      	adds	r7, #32
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	20014294 	.word	0x20014294
 80065f8:	20014264 	.word	0x20014264

080065fc <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b088      	sub	sp, #32
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006604:	f3ef 8311 	mrs	r3, BASEPRI
 8006608:	f04f 0120 	mov.w	r1, #32
 800660c:	f381 8811 	msr	BASEPRI, r1
 8006610:	617b      	str	r3, [r7, #20]
 8006612:	4819      	ldr	r0, [pc, #100]	; (8006678 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006614:	f7ff f865 	bl	80056e2 <_PreparePacket>
 8006618:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800661e:	4b17      	ldr	r3, [pc, #92]	; (800667c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	61fb      	str	r3, [r7, #28]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	61bb      	str	r3, [r7, #24]
 8006630:	e00b      	b.n	800664a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	b2da      	uxtb	r2, r3
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	1c59      	adds	r1, r3, #1
 800663a:	61f9      	str	r1, [r7, #28]
 800663c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006640:	b2d2      	uxtb	r2, r2
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	09db      	lsrs	r3, r3, #7
 8006648:	61bb      	str	r3, [r7, #24]
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	2b7f      	cmp	r3, #127	; 0x7f
 800664e:	d8f0      	bhi.n	8006632 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	1c5a      	adds	r2, r3, #1
 8006654:	61fa      	str	r2, [r7, #28]
 8006656:	69ba      	ldr	r2, [r7, #24]
 8006658:	b2d2      	uxtb	r2, r2
 800665a:	701a      	strb	r2, [r3, #0]
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006660:	2204      	movs	r2, #4
 8006662:	68f9      	ldr	r1, [r7, #12]
 8006664:	6938      	ldr	r0, [r7, #16]
 8006666:	f7ff f92f 	bl	80058c8 <_SendPacket>
  RECORD_END();
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f383 8811 	msr	BASEPRI, r3
}
 8006670:	bf00      	nop
 8006672:	3720      	adds	r7, #32
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	20014294 	.word	0x20014294
 800667c:	20014264 	.word	0x20014264

08006680 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006680:	b580      	push	{r7, lr}
 8006682:	b088      	sub	sp, #32
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006688:	f3ef 8311 	mrs	r3, BASEPRI
 800668c:	f04f 0120 	mov.w	r1, #32
 8006690:	f381 8811 	msr	BASEPRI, r1
 8006694:	617b      	str	r3, [r7, #20]
 8006696:	4819      	ldr	r0, [pc, #100]	; (80066fc <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006698:	f7ff f823 	bl	80056e2 <_PreparePacket>
 800669c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80066a2:	4b17      	ldr	r3, [pc, #92]	; (8006700 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	61fb      	str	r3, [r7, #28]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	61bb      	str	r3, [r7, #24]
 80066b4:	e00b      	b.n	80066ce <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	1c59      	adds	r1, r3, #1
 80066be:	61f9      	str	r1, [r7, #28]
 80066c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066c4:	b2d2      	uxtb	r2, r2
 80066c6:	701a      	strb	r2, [r3, #0]
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	09db      	lsrs	r3, r3, #7
 80066cc:	61bb      	str	r3, [r7, #24]
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	2b7f      	cmp	r3, #127	; 0x7f
 80066d2:	d8f0      	bhi.n	80066b6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	1c5a      	adds	r2, r3, #1
 80066d8:	61fa      	str	r2, [r7, #28]
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	b2d2      	uxtb	r2, r2
 80066de:	701a      	strb	r2, [r3, #0]
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80066e4:	2206      	movs	r2, #6
 80066e6:	68f9      	ldr	r1, [r7, #12]
 80066e8:	6938      	ldr	r0, [r7, #16]
 80066ea:	f7ff f8ed 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	f383 8811 	msr	BASEPRI, r3
}
 80066f4:	bf00      	nop
 80066f6:	3720      	adds	r7, #32
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	20014294 	.word	0x20014294
 8006700:	20014264 	.word	0x20014264

08006704 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006704:	b580      	push	{r7, lr}
 8006706:	b08a      	sub	sp, #40	; 0x28
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800670e:	f3ef 8311 	mrs	r3, BASEPRI
 8006712:	f04f 0120 	mov.w	r1, #32
 8006716:	f381 8811 	msr	BASEPRI, r1
 800671a:	617b      	str	r3, [r7, #20]
 800671c:	4827      	ldr	r0, [pc, #156]	; (80067bc <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800671e:	f7fe ffe0 	bl	80056e2 <_PreparePacket>
 8006722:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006728:	4b25      	ldr	r3, [pc, #148]	; (80067c0 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	627b      	str	r3, [r7, #36]	; 0x24
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	623b      	str	r3, [r7, #32]
 800673a:	e00b      	b.n	8006754 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	b2da      	uxtb	r2, r3
 8006740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006742:	1c59      	adds	r1, r3, #1
 8006744:	6279      	str	r1, [r7, #36]	; 0x24
 8006746:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	6a3b      	ldr	r3, [r7, #32]
 8006750:	09db      	lsrs	r3, r3, #7
 8006752:	623b      	str	r3, [r7, #32]
 8006754:	6a3b      	ldr	r3, [r7, #32]
 8006756:	2b7f      	cmp	r3, #127	; 0x7f
 8006758:	d8f0      	bhi.n	800673c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	627a      	str	r2, [r7, #36]	; 0x24
 8006760:	6a3a      	ldr	r2, [r7, #32]
 8006762:	b2d2      	uxtb	r2, r2
 8006764:	701a      	strb	r2, [r3, #0]
 8006766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006768:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	61fb      	str	r3, [r7, #28]
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	61bb      	str	r3, [r7, #24]
 8006772:	e00b      	b.n	800678c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	b2da      	uxtb	r2, r3
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	1c59      	adds	r1, r3, #1
 800677c:	61f9      	str	r1, [r7, #28]
 800677e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006782:	b2d2      	uxtb	r2, r2
 8006784:	701a      	strb	r2, [r3, #0]
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	09db      	lsrs	r3, r3, #7
 800678a:	61bb      	str	r3, [r7, #24]
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	2b7f      	cmp	r3, #127	; 0x7f
 8006790:	d8f0      	bhi.n	8006774 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	61fa      	str	r2, [r7, #28]
 8006798:	69ba      	ldr	r2, [r7, #24]
 800679a:	b2d2      	uxtb	r2, r2
 800679c:	701a      	strb	r2, [r3, #0]
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80067a2:	2207      	movs	r2, #7
 80067a4:	68f9      	ldr	r1, [r7, #12]
 80067a6:	6938      	ldr	r0, [r7, #16]
 80067a8:	f7ff f88e 	bl	80058c8 <_SendPacket>
  RECORD_END();
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f383 8811 	msr	BASEPRI, r3
}
 80067b2:	bf00      	nop
 80067b4:	3728      	adds	r7, #40	; 0x28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	20014294 	.word	0x20014294
 80067c0:	20014264 	.word	0x20014264

080067c4 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80067cc:	4b04      	ldr	r3, [pc, #16]	; (80067e0 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	1ad3      	subs	r3, r2, r3
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr
 80067e0:	20014264 	.word	0x20014264

080067e4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b08c      	sub	sp, #48	; 0x30
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	4603      	mov	r3, r0
 80067ec:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80067ee:	4b3b      	ldr	r3, [pc, #236]	; (80068dc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d06d      	beq.n	80068d2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80067f6:	4b39      	ldr	r3, [pc, #228]	; (80068dc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80067fc:	2300      	movs	r3, #0
 80067fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8006800:	e008      	b.n	8006814 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800680a:	2b00      	cmp	r3, #0
 800680c:	d007      	beq.n	800681e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800680e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006810:	3301      	adds	r3, #1
 8006812:	62bb      	str	r3, [r7, #40]	; 0x28
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006818:	429a      	cmp	r2, r3
 800681a:	d3f2      	bcc.n	8006802 <SEGGER_SYSVIEW_SendModule+0x1e>
 800681c:	e000      	b.n	8006820 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800681e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006822:	2b00      	cmp	r3, #0
 8006824:	d055      	beq.n	80068d2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006826:	f3ef 8311 	mrs	r3, BASEPRI
 800682a:	f04f 0120 	mov.w	r1, #32
 800682e:	f381 8811 	msr	BASEPRI, r1
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	482a      	ldr	r0, [pc, #168]	; (80068e0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006836:	f7fe ff54 	bl	80056e2 <_PreparePacket>
 800683a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	627b      	str	r3, [r7, #36]	; 0x24
 8006844:	79fb      	ldrb	r3, [r7, #7]
 8006846:	623b      	str	r3, [r7, #32]
 8006848:	e00b      	b.n	8006862 <SEGGER_SYSVIEW_SendModule+0x7e>
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	b2da      	uxtb	r2, r3
 800684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006850:	1c59      	adds	r1, r3, #1
 8006852:	6279      	str	r1, [r7, #36]	; 0x24
 8006854:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006858:	b2d2      	uxtb	r2, r2
 800685a:	701a      	strb	r2, [r3, #0]
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	09db      	lsrs	r3, r3, #7
 8006860:	623b      	str	r3, [r7, #32]
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	2b7f      	cmp	r3, #127	; 0x7f
 8006866:	d8f0      	bhi.n	800684a <SEGGER_SYSVIEW_SendModule+0x66>
 8006868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686a:	1c5a      	adds	r2, r3, #1
 800686c:	627a      	str	r2, [r7, #36]	; 0x24
 800686e:	6a3a      	ldr	r2, [r7, #32]
 8006870:	b2d2      	uxtb	r2, r2
 8006872:	701a      	strb	r2, [r3, #0]
 8006874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006876:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	61fb      	str	r3, [r7, #28]
 800687c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	61bb      	str	r3, [r7, #24]
 8006882:	e00b      	b.n	800689c <SEGGER_SYSVIEW_SendModule+0xb8>
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	b2da      	uxtb	r2, r3
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	1c59      	adds	r1, r3, #1
 800688c:	61f9      	str	r1, [r7, #28]
 800688e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006892:	b2d2      	uxtb	r2, r2
 8006894:	701a      	strb	r2, [r3, #0]
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	09db      	lsrs	r3, r3, #7
 800689a:	61bb      	str	r3, [r7, #24]
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	2b7f      	cmp	r3, #127	; 0x7f
 80068a0:	d8f0      	bhi.n	8006884 <SEGGER_SYSVIEW_SendModule+0xa0>
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	61fa      	str	r2, [r7, #28]
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80068b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2280      	movs	r2, #128	; 0x80
 80068b8:	4619      	mov	r1, r3
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f7fe fec4 	bl	8005648 <_EncodeStr>
 80068c0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80068c2:	2216      	movs	r2, #22
 80068c4:	68f9      	ldr	r1, [r7, #12]
 80068c6:	6938      	ldr	r0, [r7, #16]
 80068c8:	f7fe fffe 	bl	80058c8 <_SendPacket>
      RECORD_END();
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80068d2:	bf00      	nop
 80068d4:	3730      	adds	r7, #48	; 0x30
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	2001428c 	.word	0x2001428c
 80068e0:	20014294 	.word	0x20014294

080068e4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80068ea:	4b0c      	ldr	r3, [pc, #48]	; (800691c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00f      	beq.n	8006912 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80068f2:	4b0a      	ldr	r3, [pc, #40]	; (800691c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d002      	beq.n	8006906 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f2      	bne.n	80068f8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006912:	bf00      	nop
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	2001428c 	.word	0x2001428c

08006920 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006926:	f3ef 8311 	mrs	r3, BASEPRI
 800692a:	f04f 0120 	mov.w	r1, #32
 800692e:	f381 8811 	msr	BASEPRI, r1
 8006932:	60fb      	str	r3, [r7, #12]
 8006934:	4817      	ldr	r0, [pc, #92]	; (8006994 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006936:	f7fe fed4 	bl	80056e2 <_PreparePacket>
 800693a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	4b14      	ldr	r3, [pc, #80]	; (8006998 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	613b      	str	r3, [r7, #16]
 800694a:	e00b      	b.n	8006964 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	b2da      	uxtb	r2, r3
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	1c59      	adds	r1, r3, #1
 8006954:	6179      	str	r1, [r7, #20]
 8006956:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	701a      	strb	r2, [r3, #0]
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	09db      	lsrs	r3, r3, #7
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b7f      	cmp	r3, #127	; 0x7f
 8006968:	d8f0      	bhi.n	800694c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	617a      	str	r2, [r7, #20]
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	b2d2      	uxtb	r2, r2
 8006974:	701a      	strb	r2, [r3, #0]
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800697a:	221b      	movs	r2, #27
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	68b8      	ldr	r0, [r7, #8]
 8006980:	f7fe ffa2 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f383 8811 	msr	BASEPRI, r3
}
 800698a:	bf00      	nop
 800698c:	3718      	adds	r7, #24
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	20014294 	.word	0x20014294
 8006998:	20014290 	.word	0x20014290

0800699c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800699c:	b580      	push	{r7, lr}
 800699e:	b08a      	sub	sp, #40	; 0x28
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80069a4:	f3ef 8311 	mrs	r3, BASEPRI
 80069a8:	f04f 0120 	mov.w	r1, #32
 80069ac:	f381 8811 	msr	BASEPRI, r1
 80069b0:	617b      	str	r3, [r7, #20]
 80069b2:	4827      	ldr	r0, [pc, #156]	; (8006a50 <SEGGER_SYSVIEW_Warn+0xb4>)
 80069b4:	f7fe fe95 	bl	80056e2 <_PreparePacket>
 80069b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80069ba:	2280      	movs	r2, #128	; 0x80
 80069bc:	6879      	ldr	r1, [r7, #4]
 80069be:	6938      	ldr	r0, [r7, #16]
 80069c0:	f7fe fe42 	bl	8005648 <_EncodeStr>
 80069c4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	627b      	str	r3, [r7, #36]	; 0x24
 80069ca:	2301      	movs	r3, #1
 80069cc:	623b      	str	r3, [r7, #32]
 80069ce:	e00b      	b.n	80069e8 <SEGGER_SYSVIEW_Warn+0x4c>
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	b2da      	uxtb	r2, r3
 80069d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d6:	1c59      	adds	r1, r3, #1
 80069d8:	6279      	str	r1, [r7, #36]	; 0x24
 80069da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069de:	b2d2      	uxtb	r2, r2
 80069e0:	701a      	strb	r2, [r3, #0]
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	09db      	lsrs	r3, r3, #7
 80069e6:	623b      	str	r3, [r7, #32]
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	2b7f      	cmp	r3, #127	; 0x7f
 80069ec:	d8f0      	bhi.n	80069d0 <SEGGER_SYSVIEW_Warn+0x34>
 80069ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f0:	1c5a      	adds	r2, r3, #1
 80069f2:	627a      	str	r2, [r7, #36]	; 0x24
 80069f4:	6a3a      	ldr	r2, [r7, #32]
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	61fb      	str	r3, [r7, #28]
 8006a02:	2300      	movs	r3, #0
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	e00b      	b.n	8006a20 <SEGGER_SYSVIEW_Warn+0x84>
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	b2da      	uxtb	r2, r3
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	1c59      	adds	r1, r3, #1
 8006a10:	61f9      	str	r1, [r7, #28]
 8006a12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a16:	b2d2      	uxtb	r2, r2
 8006a18:	701a      	strb	r2, [r3, #0]
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	09db      	lsrs	r3, r3, #7
 8006a1e:	61bb      	str	r3, [r7, #24]
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	2b7f      	cmp	r3, #127	; 0x7f
 8006a24:	d8f0      	bhi.n	8006a08 <SEGGER_SYSVIEW_Warn+0x6c>
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	61fa      	str	r2, [r7, #28]
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	b2d2      	uxtb	r2, r2
 8006a30:	701a      	strb	r2, [r3, #0]
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006a36:	221a      	movs	r2, #26
 8006a38:	68f9      	ldr	r1, [r7, #12]
 8006a3a:	6938      	ldr	r0, [r7, #16]
 8006a3c:	f7fe ff44 	bl	80058c8 <_SendPacket>
  RECORD_END();
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f383 8811 	msr	BASEPRI, r3
}
 8006a46:	bf00      	nop
 8006a48:	3728      	adds	r7, #40	; 0x28
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20014294 	.word	0x20014294

08006a54 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006a58:	4b13      	ldr	r3, [pc, #76]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006a5a:	7e1b      	ldrb	r3, [r3, #24]
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	4a13      	ldr	r2, [pc, #76]	; (8006aac <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006a60:	460b      	mov	r3, r1
 8006a62:	005b      	lsls	r3, r3, #1
 8006a64:	440b      	add	r3, r1
 8006a66:	00db      	lsls	r3, r3, #3
 8006a68:	4413      	add	r3, r2
 8006a6a:	336c      	adds	r3, #108	; 0x6c
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	4b0e      	ldr	r3, [pc, #56]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006a70:	7e1b      	ldrb	r3, [r3, #24]
 8006a72:	4618      	mov	r0, r3
 8006a74:	490d      	ldr	r1, [pc, #52]	; (8006aac <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006a76:	4603      	mov	r3, r0
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	4403      	add	r3, r0
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	440b      	add	r3, r1
 8006a80:	3370      	adds	r3, #112	; 0x70
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d00b      	beq.n	8006aa0 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006a88:	4b07      	ldr	r3, [pc, #28]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006a8a:	789b      	ldrb	r3, [r3, #2]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d107      	bne.n	8006aa0 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006a90:	4b05      	ldr	r3, [pc, #20]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006a92:	2201      	movs	r2, #1
 8006a94:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006a96:	f7fe fe31 	bl	80056fc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006a9a:	4b03      	ldr	r3, [pc, #12]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8006aa0:	4b01      	ldr	r3, [pc, #4]	; (8006aa8 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006aa2:	781b      	ldrb	r3, [r3, #0]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20014264 	.word	0x20014264
 8006aac:	20014404 	.word	0x20014404

08006ab0 <__libc_init_array>:
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	4d0d      	ldr	r5, [pc, #52]	; (8006ae8 <__libc_init_array+0x38>)
 8006ab4:	4c0d      	ldr	r4, [pc, #52]	; (8006aec <__libc_init_array+0x3c>)
 8006ab6:	1b64      	subs	r4, r4, r5
 8006ab8:	10a4      	asrs	r4, r4, #2
 8006aba:	2600      	movs	r6, #0
 8006abc:	42a6      	cmp	r6, r4
 8006abe:	d109      	bne.n	8006ad4 <__libc_init_array+0x24>
 8006ac0:	4d0b      	ldr	r5, [pc, #44]	; (8006af0 <__libc_init_array+0x40>)
 8006ac2:	4c0c      	ldr	r4, [pc, #48]	; (8006af4 <__libc_init_array+0x44>)
 8006ac4:	f000 f83c 	bl	8006b40 <_init>
 8006ac8:	1b64      	subs	r4, r4, r5
 8006aca:	10a4      	asrs	r4, r4, #2
 8006acc:	2600      	movs	r6, #0
 8006ace:	42a6      	cmp	r6, r4
 8006ad0:	d105      	bne.n	8006ade <__libc_init_array+0x2e>
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}
 8006ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ad8:	4798      	blx	r3
 8006ada:	3601      	adds	r6, #1
 8006adc:	e7ee      	b.n	8006abc <__libc_init_array+0xc>
 8006ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ae2:	4798      	blx	r3
 8006ae4:	3601      	adds	r6, #1
 8006ae6:	e7f2      	b.n	8006ace <__libc_init_array+0x1e>
 8006ae8:	08006c8c 	.word	0x08006c8c
 8006aec:	08006c8c 	.word	0x08006c8c
 8006af0:	08006c8c 	.word	0x08006c8c
 8006af4:	08006c90 	.word	0x08006c90

08006af8 <memcmp>:
 8006af8:	b530      	push	{r4, r5, lr}
 8006afa:	3901      	subs	r1, #1
 8006afc:	2400      	movs	r4, #0
 8006afe:	42a2      	cmp	r2, r4
 8006b00:	d101      	bne.n	8006b06 <memcmp+0xe>
 8006b02:	2000      	movs	r0, #0
 8006b04:	e005      	b.n	8006b12 <memcmp+0x1a>
 8006b06:	5d03      	ldrb	r3, [r0, r4]
 8006b08:	3401      	adds	r4, #1
 8006b0a:	5d0d      	ldrb	r5, [r1, r4]
 8006b0c:	42ab      	cmp	r3, r5
 8006b0e:	d0f6      	beq.n	8006afe <memcmp+0x6>
 8006b10:	1b58      	subs	r0, r3, r5
 8006b12:	bd30      	pop	{r4, r5, pc}

08006b14 <memcpy>:
 8006b14:	440a      	add	r2, r1
 8006b16:	4291      	cmp	r1, r2
 8006b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b1c:	d100      	bne.n	8006b20 <memcpy+0xc>
 8006b1e:	4770      	bx	lr
 8006b20:	b510      	push	{r4, lr}
 8006b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b2a:	4291      	cmp	r1, r2
 8006b2c:	d1f9      	bne.n	8006b22 <memcpy+0xe>
 8006b2e:	bd10      	pop	{r4, pc}

08006b30 <memset>:
 8006b30:	4402      	add	r2, r0
 8006b32:	4603      	mov	r3, r0
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d100      	bne.n	8006b3a <memset+0xa>
 8006b38:	4770      	bx	lr
 8006b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b3e:	e7f9      	b.n	8006b34 <memset+0x4>

08006b40 <_init>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	bf00      	nop
 8006b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b46:	bc08      	pop	{r3}
 8006b48:	469e      	mov	lr, r3
 8006b4a:	4770      	bx	lr

08006b4c <_fini>:
 8006b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4e:	bf00      	nop
 8006b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b52:	bc08      	pop	{r3}
 8006b54:	469e      	mov	lr, r3
 8006b56:	4770      	bx	lr
