#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55926b07cda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55926b07cf30 .scope module, "Cache_tb" "Cache_tb" 3 5;
 .timescale 0 0;
L_0x55926b09ac00 .functor BUFZ 64, L_0x55926b0c1f10, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55926b0c0fc0 .array "RAM", 0 11263, 63 0;
v0x55926b0c10a0_0 .var "RAM_address", 31 0;
v0x55926b0c1180_0 .net *"_ivl_0", 63 0, L_0x55926b0c1f10;  1 drivers
v0x55926b0c1270_0 .var "address", 31 0;
v0x55926b0c1360_0 .net "cache_data_out", 63 0, v0x55926b0bffe0_0;  1 drivers
v0x55926b0c1450_0 .var "clock", 0 0;
v0x55926b0c1520_0 .net "hit", 0 0, v0x55926b0c00c0_0;  1 drivers
v0x55926b0c15f0_0 .net "main_memory_data", 63 0, L_0x55926b09ac00;  1 drivers
v0x55926b0c16c0_0 .var "reset", 0 0;
v0x55926b0c1790_0 .var "search_cache", 0 0;
v0x55926b0c1860_0 .net "search_done", 0 0, v0x55926b0c0760_0;  1 drivers
E_0x55926b054f30 .event posedge, v0x55926b0bff20_0;
L_0x55926b0c1f10 .array/port v0x55926b0c0fc0, v0x55926b0c10a0_0;
S_0x55926b07d0c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 42, 3 42 0, S_0x55926b07cf30;
 .timescale 0 0;
v0x55926b09b4e0_0 .var/i "i", 31 0;
S_0x55926b0bf170 .scope module, "Cache" "Cache" 3 30, 4 29 0, S_0x55926b07cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "search_cache";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 64 "main_memory_data";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 1 "search_done";
    .port_info 7 /OUTPUT 64 "data";
    .port_info 8 /OUTPUT 32 "RAM_address";
P_0x55926b0bf370 .param/l "block_size" 0 4 48, +C4<00000000000000000000000000000100>;
P_0x55926b0bf3b0 .param/l "cache_capacity" 0 4 49, +C4<0000000000000000000000000000000000000000000000000000000010001010>;
P_0x55926b0bf3f0 .param/l "line_count" 0 4 51, +C4<00000000000000000000001000000000>;
P_0x55926b0bf430 .param/l "ways" 0 4 50, +C4<00000000000000000000000000001000>;
P_0x55926b0bf470 .param/l "word_size" 0 4 47, +C4<00000000000000000000000001000000>;
enum0x55926b031b80 .enum4 (4)
   "CACHE_IDLE" 4'b0000,
   "CACHE_CHECK_TAGS" 4'b0001,
   "CACHE_READ_DONE" 4'b0010,
   "CACHE_MISS_READ_MEM" 4'b0011,
   "CACHE_MISS_WRITE_BLOCK0" 4'b0100,
   "CACHE_MISS_WRITE_BLOCK1" 4'b0101,
   "CACHE_MISS_WRITE_BLOCK2" 4'b0110,
   "CACHE_MISS_WRITE_BLOCK3" 4'b0111
 ;
v0x55926b09d6e0_0 .var "CACHE_STATE", 3 0;
v0x55926b09e6c0_0 .var "RAM_address", 31 0;
v0x55926b090ba0_0 .var "RAM_address_buffer", 63 0;
v0x55926b094c80_0 .net *"_ivl_11", 1 0, L_0x55926b0c1d10;  1 drivers
v0x55926b0a0de0_0 .net *"_ivl_5", 8 0, L_0x55926b0c1aa0;  1 drivers
v0x55926b0bfc00_0 .net "address", 31 0, v0x55926b0c1270_0;  1 drivers
v0x55926b0bfce0_0 .net "block_offset", 0 0, L_0x55926b0c1e20;  1 drivers
v0x55926b0bfda0 .array "cache", 16415 0, 63 0;
v0x55926b0bfe60 .array "cache_line_word_buf", 0 3, 63 0;
v0x55926b0bff20_0 .net "clock", 0 0, v0x55926b0c1450_0;  1 drivers
v0x55926b0bffe0_0 .var "data", 63 0;
v0x55926b0c00c0_0 .var "hit", 0 0;
v0x55926b0c0180_0 .net "main_memory_data", 63 0, L_0x55926b09ac00;  alias, 1 drivers
v0x55926b0c0260_0 .net "request_block", 1 0, L_0x55926b0c1a00;  1 drivers
v0x55926b0c0340_0 .net "request_byte_offset", 2 0, L_0x55926b0c1930;  1 drivers
v0x55926b0c0420_0 .net "request_set", 7 0, L_0x55926b0c1b70;  1 drivers
v0x55926b0c0500_0 .net "request_tag", 17 0, L_0x55926b0c1c70;  1 drivers
v0x55926b0c05e0_0 .net "reset", 0 0, v0x55926b0c16c0_0;  1 drivers
v0x55926b0c06a0_0 .net "search_cache", 0 0, v0x55926b0c1790_0;  1 drivers
v0x55926b0c0760_0 .var "search_done", 0 0;
v0x55926b0c0820 .array "tag", 0 511, 26 0;
v0x55926b0c08e0 .array "valid", 4103 0, 0 0;
E_0x55926b09f9c0/0 .event negedge, v0x55926b0c05e0_0;
E_0x55926b09f9c0/1 .event posedge, v0x55926b0bff20_0;
E_0x55926b09f9c0 .event/or E_0x55926b09f9c0/0, E_0x55926b09f9c0/1;
L_0x55926b0c1930 .part v0x55926b0c1270_0, 0, 3;
L_0x55926b0c1a00 .part v0x55926b0c1270_0, 3, 2;
L_0x55926b0c1aa0 .part v0x55926b0c1270_0, 5, 9;
L_0x55926b0c1b70 .part L_0x55926b0c1aa0, 0, 8;
L_0x55926b0c1c70 .part v0x55926b0c1270_0, 14, 18;
L_0x55926b0c1d10 .part v0x55926b0c1270_0, 0, 2;
L_0x55926b0c1e20 .part L_0x55926b0c1d10, 0, 1;
S_0x55926b0bf810 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 216, 4 216 0, S_0x55926b0bf170;
 .timescale 0 0;
v0x55926b09cb80_0 .var/i "i", 31 0;
S_0x55926b0c0aa0 .scope function.vec4.s32, "generate_address" "generate_address" 3 25, 3 25 0, S_0x55926b07cf30;
 .timescale 0 0;
v0x55926b0c0c30_0 .var/2s "block", 31 0;
; Variable generate_address is vec4 return value of scope S_0x55926b0c0aa0
v0x55926b0c0df0_0 .var/2s "set", 31 0;
v0x55926b0c0ee0_0 .var/2s "tag", 31 0;
TD_Cache_tb.generate_address ;
    %load/vec4 v0x55926b0c0ee0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55926b0c0df0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %load/vec4 v0x55926b0c0c30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 32;  Assign to generate_address (store_vec4_to_lval)
    %disable S_0x55926b0c0aa0;
    %end;
    .scope S_0x55926b0bf170;
T_1 ;
    %vpi_call/w 4 43 "$display", "\012Cache running!\012" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55926b0bf170;
T_2 ;
    %wait E_0x55926b09f9c0;
    %load/vec4 v0x55926b0c05e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c0760_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55926b090ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55926b09d6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v0x55926b0c06a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c0760_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c00c0_0, 0;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55926b0c0820, 4;
    %load/vec4 v0x55926b0c0500_0;
    %pad/u 27;
    %cmp/e;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %load/vec4 v0x55926b0c0260_0;
    %pad/u 4;
    %pad/u 23;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55926b0bfda0, 4;
    %assign/vec4 v0x55926b0bffe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c00c0_0, 0;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0x55926b0c00c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c0760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
T_2.16 ;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0x55926b0bfc00_0;
    %assign/vec4 v0x55926b09e6c0_0, 0;
    %load/vec4 v0x55926b0bfc00_0;
    %pad/u 64;
    %assign/vec4 v0x55926b090ba0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x55926b09e6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55926b09e6c0_0, 0;
    %load/vec4 v0x55926b0c0180_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfe60, 0, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x55926b09e6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55926b09e6c0_0, 0;
    %load/vec4 v0x55926b0c0180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfe60, 0, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x55926b09e6c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55926b09e6c0_0, 0;
    %load/vec4 v0x55926b0c0180_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfe60, 0, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55926b0bfe60, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55926b0bfe60, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 1, 0, 2;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55926b0bfe60, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 2, 0, 3;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 3, 0, 3;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %load/vec4 v0x55926b0c0500_0;
    %pad/u 27;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0c0820, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c0760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55926b09d6e0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55926b0bf170;
T_3 ;
    %wait E_0x55926b09f9c0;
    %load/vec4 v0x55926b0c05e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x55926b0bf810;
    %jmp t_0;
    .scope S_0x55926b0bf810;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55926b09cb80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55926b09cb80_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55926b09cb80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0c08e0, 0, 4;
    %pushi/vec4 0, 0, 27;
    %ix/getv/s 3, v0x55926b09cb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0c0820, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55926b09cb80_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 3, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55926b09cb80_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55926b09cb80_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 1, 0, 2;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55926b09cb80_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55926b0bfda0, 0, 4;
    %load/vec4 v0x55926b09cb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55926b09cb80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x55926b0bf170;
t_0 %join;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55926b07cf30;
T_4 ;
    %vpi_call/w 3 36 "$dumpfile", "vcdDumpFiles/cache.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55926b07cf30;
T_5 ;
    %fork t_3, S_0x55926b07d0c0;
    %jmp t_2;
    .scope S_0x55926b07d0c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55926b09b4e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55926b09b4e0_0;
    %cmpi/s 11264, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x55926b09b4e0_0;
    %pad/s 64;
    %ix/getv/s 4, v0x55926b09b4e0_0;
    %store/vec4a v0x55926b0c0fc0, 4, 0;
    %load/vec4 v0x55926b09b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55926b09b4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x55926b07cf30;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0x55926b07cf30;
T_6 ;
    %vpi_call/w 3 52 "$display", "\012Testbench running!\012" {0 0 0};
    %vpi_call/w 3 53 "$display", "Triggering reset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c16c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55926b0c1270_0, 0;
    %wait E_0x55926b054f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c16c0_0, 0;
    %wait E_0x55926b054f30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c16c0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55926b07cf30;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c1450_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c1450_0, 0;
    %delay 1, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55926b07cf30;
T_8 ;
    %pushi/vec4 1500, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55926b054f30;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55926b07cf30;
T_9 ;
    %vpi_call/w 3 81 "$display", "\012Cache conatins 512 lines. Each line contains 4 words." {0 0 0};
    %vpi_call/w 3 82 "$display", "With 8 ways, the cache totals 512*4*8 words." {0 0 0};
    %vpi_call/w 3 83 "$display", "Below are a few hardcoded testcases that demonstrate functionality\012\012" {0 0 0};
    %pushi/vec4 15, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55926b054f30;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c1790_0, 0;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55926b0c0c30_0, 0, 32;
    %store/vec4 v0x55926b0c0df0_0, 0, 32;
    %store/vec4 v0x55926b0c0ee0_0, 0, 32;
    %callf/vec4 TD_Cache_tb.generate_address, S_0x55926b0c0aa0;
    %assign/vec4 v0x55926b0c1270_0, 0;
    %vpi_call/w 3 96 "$display", "Requesting cache from Tag: %0d, Set: %0d, Block: %0d", 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000000011 {0 0 0};
    %wait E_0x55926b054f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c1790_0, 0;
    %pushi/vec4 8, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55926b054f30;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55926b0c0820, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %load/vec4 v0x55926b0c0260_0;
    %pad/u 4;
    %pad/u 23;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55926b0bfda0, 4;
    %vpi_call/w 3 103 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d\012\012", v0x55926b0c1270_0, S<1,vec4,u27>, S<0,vec4,u64>, v0x55926b0c1520_0 {2 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55926b0c1790_0, 0;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55926b0c0c30_0, 0, 32;
    %store/vec4 v0x55926b0c0df0_0, 0, 32;
    %store/vec4 v0x55926b0c0ee0_0, 0, 32;
    %callf/vec4 TD_Cache_tb.generate_address, S_0x55926b0c0aa0;
    %assign/vec4 v0x55926b0c1270_0, 0;
    %vpi_call/w 3 112 "$display", "Requesting cache from Tag: %0d, Set: %0d, Block: %0d", 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000000011 {0 0 0};
    %wait E_0x55926b054f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55926b0c1790_0, 0;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55926b054f30;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55926b0c0820, 4;
    %load/vec4 v0x55926b0c0420_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %load/vec4 v0x55926b0c0260_0;
    %pad/u 4;
    %pad/u 23;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55926b0bfda0, 4;
    %vpi_call/w 3 119 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d\012\012", v0x55926b0c1270_0, S<1,vec4,u27>, S<0,vec4,u64>, v0x55926b0c1520_0 {2 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/Cache_tb.sv";
    "./rtl/Cache.sv";
