Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 21 15:59:29 2020
| Host         : lkeilly-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.008        0.000                      0                  260        0.191        0.000                      0                  260        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.008        0.000                      0                  260        0.191        0.000                      0                  260        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.902ns (48.035%)  route 3.139ns (51.965%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.053 r  nolabel_line37/counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.053    nolabel_line37/counter_reg[48]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.376 r  nolabel_line37/counter_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.376    updowncount/counter_reg[53]_0[1]
    SLICE_X88Y98         FDRE                                         r  updowncount/counter_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y98         FDRE                                         r  updowncount/counter_reg[53]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[53]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 2.798ns (47.125%)  route 3.139ns (52.875%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.053 r  nolabel_line37/counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.053    nolabel_line37/counter_reg[48]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.272 r  nolabel_line37/counter_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.272    updowncount/counter_reg[53]_0[0]
    SLICE_X88Y98         FDRE                                         r  updowncount/counter_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y98         FDRE                                         r  updowncount/counter_reg[52]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y98         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[52]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.785ns (47.009%)  route 3.139ns (52.991%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.259 r  nolabel_line37/counter_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.259    updowncount/counter_reg[51]_0[1]
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[49]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[49]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.777ns (46.937%)  route 3.139ns (53.063%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.251 r  nolabel_line37/counter_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.251    updowncount/counter_reg[51]_0[3]
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[51]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[51]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.701ns (46.247%)  route 3.139ns (53.753%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.175 r  nolabel_line37/counter_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.175    updowncount/counter_reg[51]_0[2]
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[50]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[50]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 2.681ns (46.062%)  route 3.139ns (53.938%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.936 r  nolabel_line37/counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.936    nolabel_line37/counter_reg[44]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.155 r  nolabel_line37/counter_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.155    updowncount/counter_reg[51]_0[0]
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.613    15.036    updowncount/clock_IBUF_BUFG
    SLICE_X88Y97         FDRE                                         r  updowncount/counter_reg[48]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y97         FDRE (Setup_fdre_C_D)        0.109    15.384    updowncount/counter_reg[48]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 2.668ns (45.941%)  route 3.139ns (54.059%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.142 r  nolabel_line37/counter_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.142    updowncount/counter_reg[47]_0[1]
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.612    15.035    updowncount/clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[45]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    updowncount/counter_reg[45]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.660ns (45.867%)  route 3.139ns (54.133%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.134 r  nolabel_line37/counter_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.134    updowncount/counter_reg[47]_0[3]
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.612    15.035    updowncount/clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[47]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    updowncount/counter_reg[47]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.584ns (45.148%)  route 3.139ns (54.852%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.058 r  nolabel_line37/counter_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.058    updowncount/counter_reg[47]_0[2]
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.612    15.035    updowncount/clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[46]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    updowncount/counter_reg[46]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -11.058    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 nolabel_line37/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 2.564ns (44.956%)  route 3.139ns (55.044%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.732     5.335    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  nolabel_line37/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          2.950     8.741    nolabel_line37/state[1]
    SLICE_X89Y85         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  nolabel_line37/counter[0]_i_3/O
                         net (fo=1, routed)           0.189     9.054    nolabel_line37/counter[0]_i_3_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.649 r  nolabel_line37/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.649    nolabel_line37/counter_reg[0]_i_2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  nolabel_line37/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    nolabel_line37/counter_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  nolabel_line37/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    nolabel_line37/counter_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  nolabel_line37/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    nolabel_line37/counter_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  nolabel_line37/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    nolabel_line37/counter_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.234 r  nolabel_line37/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.234    nolabel_line37/counter_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.351 r  nolabel_line37/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.351    nolabel_line37/counter_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.468 r  nolabel_line37/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    nolabel_line37/counter_reg[28]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.585 r  nolabel_line37/counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.585    nolabel_line37/counter_reg[32]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.702 r  nolabel_line37/counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.702    nolabel_line37/counter_reg[36]_i_1_n_0
    SLICE_X88Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.819 r  nolabel_line37/counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    nolabel_line37/counter_reg[40]_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.038 r  nolabel_line37/counter_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.038    updowncount/counter_reg[47]_0[0]
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.612    15.035    updowncount/clock_IBUF_BUFG
    SLICE_X88Y96         FDRE                                         r  updowncount/counter_reg[44]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y96         FDRE (Setup_fdre_C_D)        0.109    15.383    updowncount/counter_reg[44]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dCentral/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.607     1.526    dCentral/clock_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  dCentral/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  dCentral/clean_reg/Q
                         net (fo=4, routed)           0.109     1.776    nolabel_line37/clean
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  nolabel_line37/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line37/next_state[1]
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.879     2.044    nolabel_line37/clock_IBUF_BUFG
    SLICE_X87Y96         FDRE                                         r  nolabel_line37/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y96         FDRE (Hold_fdre_C_D)         0.091     1.630    nolabel_line37/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    updowncount/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  updowncount/counter_reg[10]/Q
                         net (fo=2, routed)           0.067     1.754    nolabel_line37/counter_reg[11]_0[2]
    SLICE_X88Y87         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.883 r  nolabel_line37/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    updowncount/counter_reg[11]_1[3]
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    updowncount/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    updowncount/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    updowncount/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  updowncount/counter_reg[8]/Q
                         net (fo=2, routed)           0.067     1.754    nolabel_line37/counter_reg[11]_0[0]
    SLICE_X88Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  nolabel_line37/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.883    updowncount/counter_reg[11]_1[1]
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    updowncount/clock_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  updowncount/counter_reg[9]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    updowncount/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    updowncount/clock_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  updowncount/counter_reg[12]/Q
                         net (fo=2, routed)           0.067     1.755    nolabel_line37/counter_reg[15]_0[0]
    SLICE_X88Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.884 r  nolabel_line37/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.884    updowncount/counter_reg[15]_1[1]
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    updowncount/clock_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[13]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    updowncount/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    updowncount/clock_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  updowncount/counter_reg[14]/Q
                         net (fo=2, routed)           0.067     1.755    nolabel_line37/counter_reg[15]_0[2]
    SLICE_X88Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.884 r  nolabel_line37/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    updowncount/counter_reg[15]_1[3]
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    updowncount/clock_IBUF_BUFG
    SLICE_X88Y88         FDRE                                         r  updowncount/counter_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    updowncount/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    updowncount/clock_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  updowncount/counter_reg[16]/Q
                         net (fo=2, routed)           0.067     1.755    nolabel_line37/counter_reg[19]_0[0]
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.884 r  nolabel_line37/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.884    updowncount/counter_reg[19]_1[1]
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    updowncount/clock_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[17]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    updowncount/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    updowncount/clock_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  updowncount/counter_reg[18]/Q
                         net (fo=2, routed)           0.067     1.755    nolabel_line37/counter_reg[19]_0[2]
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.884 r  nolabel_line37/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    updowncount/counter_reg[19]_1[3]
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    updowncount/clock_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  updowncount/counter_reg[19]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    updowncount/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    updowncount/clock_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  updowncount/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  updowncount/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.753    nolabel_line37/DI[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.882 r  nolabel_line37/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    updowncount/O[3]
    SLICE_X88Y85         FDRE                                         r  updowncount/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    updowncount/clock_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  updowncount/counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    updowncount/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    updowncount/clock_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  updowncount/counter_reg[4]/Q
                         net (fo=2, routed)           0.067     1.753    nolabel_line37/counter_reg[7]_0[0]
    SLICE_X88Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.882 r  nolabel_line37/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.882    updowncount/counter_reg[7]_1[1]
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    updowncount/clock_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[5]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    updowncount/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 updowncount/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            updowncount/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    updowncount/clock_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  updowncount/counter_reg[6]/Q
                         net (fo=2, routed)           0.067     1.753    nolabel_line37/counter_reg[7]_0[2]
    SLICE_X88Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.882 r  nolabel_line37/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    updowncount/counter_reg[7]_1[3]
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    updowncount/clock_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  updowncount/counter_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    updowncount/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y89    d8d/c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y91    d8d/c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y91    d8d/c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    d8d/c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    d8d/c_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    d8d/c_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    d8d/c_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    d8d/c_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    d8d/c_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    dDown/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    dDown/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    dDown/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    updowncount/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    updowncount/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    updowncount/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    updowncount/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    updowncount/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    updowncount/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    dDown/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d8d/c_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d8d/c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d8d/c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d8d/c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d8d/c_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    d8d/c_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    d8d/c_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    dDown/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    updowncount/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    updowncount/counter_reg[11]/C



