###############################################################################
#                                                                             #
# IAR ANSI C/C++ Compiler V5.30.0.51174/W32 for ARM     20/Nov/2015  15:08:12 #
# Copyright 1999-2009 IAR Systems AB.                                         #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  E:\BT Printer\FW\src\Lib\src\stm32f10x_fsmc.c            #
#    Command line =  "E:\BT Printer\FW\src\Lib\src\stm32f10x_fsmc.c" -D       #
#                    DEBUG_VER -lcN "E:\BT Printer\FW\src\Project\EWARMv5\Deb #
#                    ug\List\" -o "E:\BT Printer\FW\src\Project\EWARMv5\Debug #
#                    \Obj\" --no_cse --no_unroll --no_inline                  #
#                    --no_code_motion --no_tbaa --no_clustering               #
#                    --no_scheduling --debug --endian=little --cpu=Cortex-M3  #
#                    -e --fpu=None --dlib_config "C:\Program Files\IAR        #
#                    Systems\Embedded Workbench 5.4\arm\INC\DLib_Config_Full. #
#                    h" -I "E:\BT Printer\FW\src\Project\EWARMv5\..\" -I      #
#                    "E:\BT Printer\FW\src\Project\EWARMv5\..\..\App\" -I     #
#                    "E:\BT Printer\FW\src\Project\EWARMv5\..\..\Drivers\"    #
#                    -I "E:\BT Printer\FW\src\Project\EWARMv5\..\..\FatFs\"   #
#                    -I "E:\BT Printer\FW\src\Project\EWARMv5\..\..\Lib\inc\" #
#                     -I "E:\BT Printer\FW\src\Project\EWARMv5\..\..\uCOS\uC- #
#                    CPU\" -I "E:\BT Printer\FW\src\Project\EWARMv5\..\..\uCO #
#                    S\uC-LIB\" -I "E:\BT Printer\FW\src\Project\EWARMv5\..\. #
#                    .\uCOS\uCOS-II\Ports\" -I "E:\BT                         #
#                    Printer\FW\src\Project\EWARMv5\..\..\uCOS\uCOS-II\Source #
#                    \" -I "E:\BT Printer\FW\src\Project\EWARMv5\..\..\uCOS\u #
#                    C-Probe\" -I "E:\BT Printer\FW\src\Project\EWARMv5\..\.. #
#                    \usb_lib\" -I "C:\Program Files\IAR Systems\Embedded     #
#                    Workbench 5.4\arm\INC\" -Ol                              #
#    List file    =  E:\BT Printer\FW\src\Project\EWARMv5\Debug\List\stm32f10 #
#                    x_fsmc.lst                                               #
#    Object file  =  E:\BT Printer\FW\src\Project\EWARMv5\Debug\Obj\stm32f10x #
#                    _fsmc.o                                                  #
#                                                                             #
#                                                                             #
###############################################################################

E:\BT Printer\FW\src\Lib\src\stm32f10x_fsmc.c
      1          /******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
      2          * File Name          : stm32f10x_fsmc.c
      3          * Author             : MCD Application Team
      4          * Version            : V2.0.3
      5          * Date               : 09/22/2008
      6          * Description        : This file provides all the FSMC firmware functions.
      7          ********************************************************************************
      8          * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
      9          * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
     10          * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
     11          * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
     12          * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
     13          * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
     14          *******************************************************************************/
     15          
     16          /* Includes ------------------------------------------------------------------*/
     17          #include "stm32f10x_fsmc.h"
     18          #include "stm32f10x_rcc.h"
     19          
     20          /* Private typedef -----------------------------------------------------------*/
     21          /* Private define ------------------------------------------------------------*/
     22          /* --------------------- FSMC registers bit mask ---------------------------- */
     23          /* FSMC BCRx Mask */
     24          #define BCR_MBKEN_Set                       ((u32)0x00000001)
     25          #define BCR_MBKEN_Reset                     ((u32)0x000FFFFE)
     26          #define BCR_FACCEN_Set                      ((u32)0x00000040)
     27          
     28          /* FSMC PCRx Mask */
     29          #define PCR_PBKEN_Set                       ((u32)0x00000004)
     30          #define PCR_PBKEN_Reset                     ((u32)0x000FFFFB)
     31          #define PCR_ECCEN_Set                       ((u32)0x00000040)
     32          #define PCR_ECCEN_Reset                     ((u32)0x000FFFBF)
     33          #define PCR_MemoryType_NAND                 ((u32)0x00000008)
     34          
     35          /* Private macro -------------------------------------------------------------*/
     36          /* Private variables ---------------------------------------------------------*/
     37          /* Private function prototypes -----------------------------------------------*/
     38          /* Private functions ---------------------------------------------------------*/
     39          
     40          /*******************************************************************************
     41          * Function Name  : FSMC_NORSRAMDeInit
     42          * Description    : Deinitializes the FSMC NOR/SRAM Banks registers to their default 
     43          *                  reset values.
     44          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
     45          *                    This parameter can be one of the following values:
     46          *                       - FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
     47          *                       - FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
     48          *                       - FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
     49          *                       - FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4                       
     50          * Output         : None
     51          * Return         : None
     52          *******************************************************************************/
     53          void FSMC_NORSRAMDeInit(u32 FSMC_Bank)
     54          {
     55            /* Check the parameter */
     56            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
     57            
     58            /* FSMC_Bank1_NORSRAM1 */
     59            if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
     60            {
     61              FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
     62            }
     63            /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
     64            else
     65            {   
     66              FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
     67            }
     68          
     69            FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
     70            FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
     71          }
     72          
     73          /*******************************************************************************
     74          * Function Name  : FSMC_NANDDeInit
     75          * Description    : Deinitializes the FSMC NAND Banks registers to their default 
     76          *                  reset values.
     77          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
     78          *                    This parameter can be one of the following values:
     79          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
     80          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND                       
     81          * Output         : None
     82          * Return         : None
     83          *******************************************************************************/
     84          void FSMC_NANDDeInit(u32 FSMC_Bank)
     85          {
     86            /* Check the parameter */
     87            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
     88            
     89            if(FSMC_Bank == FSMC_Bank2_NAND)
     90            {
     91              /* Set the FSMC_Bank2 registers to their reset values */
     92              FSMC_Bank2->PCR2 = 0x00000018;
     93              FSMC_Bank2->SR2 = 0x00000040;
     94              FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
     95              FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
     96            }
     97            /* FSMC_Bank3_NAND */  
     98            else
     99            {
    100              /* Set the FSMC_Bank3 registers to their reset values */
    101              FSMC_Bank3->PCR3 = 0x00000018;
    102              FSMC_Bank3->SR3 = 0x00000040;
    103              FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
    104              FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
    105            }  
    106          }
    107          
    108          /*******************************************************************************
    109          * Function Name  : FSMC_PCCARDDeInit
    110          * Description    : Deinitializes the FSMC PCCARD Bank registers to their default 
    111          *                  reset values.
    112          * Input          : None                       
    113          * Output         : None
    114          * Return         : None
    115          *******************************************************************************/
    116          void FSMC_PCCARDDeInit(void)
    117          {
    118            /* Set the FSMC_Bank4 registers to their reset values */
    119            FSMC_Bank4->PCR4 = 0x00000018; 
    120            FSMC_Bank4->SR4 = 0x00000000;	
    121            FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
    122            FSMC_Bank4->PATT4 = 0xFCFCFCFC;
    123            FSMC_Bank4->PIO4 = 0xFCFCFCFC;
    124          }
    125          
    126          /*******************************************************************************
    127          * Function Name  : FSMC_NORSRAMInit
    128          * Description    : Initializes the FSMC NOR/SRAM Banks according to the 
    129          *                  specified parameters in the FSMC_NORSRAMInitStruct.
    130          * Input          : - FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef
    131          *                  structure that contains the configuration information for 
    132          *                  the FSMC NOR/SRAM specified Banks.                       
    133          * Output         : None
    134          * Return         : None
    135          *******************************************************************************/
    136          void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
    137          { 
    138            /* Check the parameters */
    139            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
    140            assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
    141            assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
    142            assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
    143            assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
    144            assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
    145            assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
    146            assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
    147            assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
    148            assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
    149            assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
    150            assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
    151            assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime));
    152            assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime));
    153            assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime));
    154            assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration));
    155            assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
    156            assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
    157            assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
    158            
    159            /* Bank1 NOR/SRAM control register configuration */ 
    160            FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    161                      (u32)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
    162                      FSMC_NORSRAMInitStruct->FSMC_MemoryType |
    163                      FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
    164                      FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
    165                      FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
    166                      FSMC_NORSRAMInitStruct->FSMC_WrapMode |
    167                      FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
    168                      FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
    169                      FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
    170                      FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
    171                      FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
    172          
    173            if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
    174            {
    175              FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (u32)BCR_FACCEN_Set;
    176            }
    177          
    178            /* Bank1 NOR/SRAM timing register configuration */
    179            FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
    180                      (u32)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
    181                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
    182                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
    183                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
    184                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
    185                      (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
    186                       FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
    187                      
    188          
    189              
    190            /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
    191            if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
    192            {
    193              assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime));
    194              assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    195              assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    196              assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    197              assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    198              assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    199          
    200              FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    201                        (u32)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
    202                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
    203                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
    204                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
    205                        (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
    206                         FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
    207            }
    208            else
    209            {
    210              FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
    211            }
    212          }
    213          
    214          /*******************************************************************************
    215          * Function Name  : FSMC_NANDInit
    216          * Description    : Initializes the FSMC NAND Banks according to the specified 
    217          *                  parameters in the FSMC_NANDInitStruct.
    218          * Input          : - FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
    219          *                    structure that contains the configuration information for 
    220          *                    the FSMC NAND specified Banks.                       
    221          * Output         : None
    222          * Return         : None
    223          *******************************************************************************/
    224          void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
    225          {
    226            u32 tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
    227              
    228            /* Check the parameters */
    229            assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
    230            assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
    231            assert_param( IS_FSMC_DATA_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
    232            assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
    233            assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
    234            assert_param( IS_FSMC_ADDRESS_LOW_MAPPING(FSMC_NANDInitStruct->FSMC_AddressLowMapping));
    235            assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
    236            assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
    237          
    238            assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
    239            assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
    240            assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
    241            assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
    242          
    243            assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
    244            assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
    245            assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
    246            assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
    247            
    248            /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
    249            tmppcr = (u32)FSMC_NANDInitStruct->FSMC_Waitfeature |
    250                      PCR_MemoryType_NAND |
    251                      FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
    252                      FSMC_NANDInitStruct->FSMC_ECC |
    253                      FSMC_NANDInitStruct->FSMC_ECCPageSize |
    254                      FSMC_NANDInitStruct->FSMC_AddressLowMapping |
    255                      (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
    256                      (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
    257                      
    258            /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
    259            tmppmem = (u32)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    260                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    261                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    262                      (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
    263                      
    264            /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
    265            tmppatt = (u32)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    266                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    267                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    268                      (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
    269            
    270            if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
    271            {
    272              /* FSMC_Bank2_NAND registers configuration */
    273              FSMC_Bank2->PCR2 = tmppcr;
    274              FSMC_Bank2->PMEM2 = tmppmem;
    275              FSMC_Bank2->PATT2 = tmppatt;
    276            }
    277            else
    278            {
    279              /* FSMC_Bank3_NAND registers configuration */
    280              FSMC_Bank3->PCR3 = tmppcr;
    281              FSMC_Bank3->PMEM3 = tmppmem;
    282              FSMC_Bank3->PATT3 = tmppatt;
    283            }
    284          }
    285          
    286          /*******************************************************************************
    287          * Function Name  : FSMC_PCCARDInit
    288          * Description    : Initializes the FSMC PCCARD Bank according to the specified 
    289          *                  parameters in the FSMC_PCCARDInitStruct.
    290          * Input          : - FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
    291          *                    structure that contains the configuration information for 
    292          *                    the FSMC PCCARD Bank.                       
    293          * Output         : None
    294          * Return         : None
    295          *******************************************************************************/
    296          void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
    297          {
    298            /* Check the parameters */
    299            assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
    300            assert_param(IS_FSMC_ADDRESS_LOW_MAPPING(FSMC_PCCARDInitStruct->FSMC_AddressLowMapping));
    301            assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
    302            assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
    303          
    304           
    305            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
    306            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
    307            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
    308            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
    309            
    310            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
    311            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
    312            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
    313            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
    314          
    315            assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime));
    316            assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
    317            assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
    318            assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
    319            
    320            /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
    321            FSMC_Bank4->PCR4 = (u32)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
    322                               FSMC_MemoryDataWidth_16b |  
    323                               FSMC_PCCARDInitStruct->FSMC_AddressLowMapping |
    324                               (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
    325                               (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
    326                      
    327            /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
    328            FSMC_Bank4->PMEM4 = (u32)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    329                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    330                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    331                                (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
    332                      
    333            /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
    334            FSMC_Bank4->PATT4 = (u32)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    335                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    336                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    337                                (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
    338                      
    339            /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
    340            FSMC_Bank4->PIO4 = (u32)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
    341                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    342                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    343                               (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
    344          }
    345          
    346          /*******************************************************************************
    347          * Function Name  : FSMC_NORSRAMStructInit
    348          * Description    : Fills each FSMC_NORSRAMInitStruct member with its default value.
    349          * Input          : - FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
    350          *                    structure which will be initialized.
    351          * Output         : None
    352          * Return         : None
    353          *******************************************************************************/
    354          void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
    355          {  
    356            /* Reset NOR/SRAM Init structure parameters values */
    357            FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
    358            FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
    359            FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
    360            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
    361            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
    362            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
    363            FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
    364            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
    365            FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
    366            FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
    367            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
    368            FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
    369            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
    370            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
    371            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
    372            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
    373            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
    374            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
    375            FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
    376            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
    377            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
    378            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
    379            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
    380            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
    381            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
    382            FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
    383          }
    384          
    385          /*******************************************************************************
    386          * Function Name  : FSMC_NANDStructInit
    387          * Description    : Fills each FSMC_NANDInitStruct member with its default value.
    388          * Input          : - FSMC_NORSRAMInitStruct: pointer to a FSMC_NANDInitTypeDef 
    389          *                    structure which will be initialized.
    390          * Output         : None
    391          * Return         : None
    392          *******************************************************************************/
    393          void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
    394          { 
    395            /* Reset NAND Init structure parameters values */
    396            FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
    397            FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
    398            FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
    399            FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
    400            FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
    401            FSMC_NANDInitStruct->FSMC_AddressLowMapping = FSMC_AddressLowMapping_Direct;
    402            FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
    403            FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
    404            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    405            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    406            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    407            FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    408            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    409            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    410            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    411            FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
    412          }
    413          
    414          /*******************************************************************************
    415          * Function Name  : FSMC_PCCARDStructInit
    416          * Description    : Fills each FSMC_PCCARDInitStruct member with its default value.
    417          * Input          : - FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
    418          *                    structure which will be initialized.
    419          * Output         : None
    420          * Return         : None
    421          *******************************************************************************/
    422          void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
    423          {
    424            /* Reset PCCARD Init structure parameters values */
    425            FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
    426            FSMC_PCCARDInitStruct->FSMC_AddressLowMapping = FSMC_AddressLowMapping_Direct;
    427            FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
    428            FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
    429            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    430            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    431            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    432            FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    433            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    434            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    435            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    436            FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
    437            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    438            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    439            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    440            FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    441          }
    442          
    443          /*******************************************************************************
    444          * Function Name  : FSMC_NORSRAMCmd
    445          * Description    : Enables or disables the specified NOR/SRAM Memory Bank.
    446          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    447          *                    This parameter can be one of the following values:
    448          *                       - FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
    449          *                       - FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
    450          *                       - FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
    451          *                       - FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
    452          *                : - NewState: new state of the FSMC_Bank.
    453          *                    This parameter can be: ENABLE or DISABLE.
    454          * Output         : None
    455          * Return         : None
    456          *******************************************************************************/
    457          void FSMC_NORSRAMCmd(u32 FSMC_Bank, FunctionalState NewState)
    458          {
    459            assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
    460            assert_param(IS_FUNCTIONAL_STATE(NewState));
    461            
    462            if (NewState != DISABLE)
    463            {
    464              /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    465              FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
    466            }
    467            else
    468            {
    469              /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    470              FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
    471            }
    472          }
    473          
    474          /*******************************************************************************
    475          * Function Name  : FSMC_NANDCmd
    476          * Description    : Enables or disables the specified NAND Memory Bank.
    477          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    478          *                    This parameter can be one of the following values:
    479          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    480          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    481          *                : - NewState: new state of the FSMC_Bank.
    482          *                    This parameter can be: ENABLE or DISABLE.
    483          * Output         : None
    484          * Return         : None
    485          *******************************************************************************/
    486          void FSMC_NANDCmd(u32 FSMC_Bank, FunctionalState NewState)
    487          {
    488            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
    489            assert_param(IS_FUNCTIONAL_STATE(NewState));
    490            
    491            if (NewState != DISABLE)
    492            {
    493              /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    494              if(FSMC_Bank == FSMC_Bank2_NAND)
    495              {
    496                FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
    497              }
    498              else
    499              {
    500                FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
    501              }
    502            }
    503            else
    504            {
    505              /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    506              if(FSMC_Bank == FSMC_Bank2_NAND)
    507              {
    508                FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
    509              }
    510              else
    511              {
    512                FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
    513              }
    514            }
    515          }
    516          
    517          /*******************************************************************************
    518          * Function Name  : FSMC_PCCARDCmd
    519          * Description    : Enables or disables the PCCARD Memory Bank.
    520          * Input          : - NewState: new state of the PCCARD Memory Bank.  
    521          *                    This parameter can be: ENABLE or DISABLE.
    522          * Output         : None
    523          * Return         : None
    524          *******************************************************************************/
    525          void FSMC_PCCARDCmd(FunctionalState NewState)
    526          {
    527            assert_param(IS_FUNCTIONAL_STATE(NewState));
    528            
    529            if (NewState != DISABLE)
    530            {
    531              /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    532              FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
    533            }
    534            else
    535            {
    536              /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    537              FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
    538            }
    539          }
    540          
    541          /*******************************************************************************
    542          * Function Name  : FSMC_NANDECCCmd
    543          * Description    : Enables or disables the FSMC NAND ECC feature.
    544          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    545          *                    This parameter can be one of the following values:
    546          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    547          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    548          *                : - NewState: new state of the FSMC NAND ECC feature.  
    549          *                    This parameter can be: ENABLE or DISABLE.
    550          * Output         : None
    551          * Return         : None
    552          *******************************************************************************/
    553          void FSMC_NANDECCCmd(u32 FSMC_Bank, FunctionalState NewState)
    554          {
    555            assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
    556            assert_param(IS_FUNCTIONAL_STATE(NewState));
    557            
    558            if (NewState != DISABLE)
    559            {
    560              /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    561              if(FSMC_Bank == FSMC_Bank2_NAND)
    562              {
    563                FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
    564              }
    565              else
    566              {
    567                FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
    568              }
    569            }
    570            else
    571            {
    572              /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    573              if(FSMC_Bank == FSMC_Bank2_NAND)
    574              {
    575                FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
    576              }
    577              else
    578              {
    579                FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
    580              }
    581            }
    582          }
    583          
    584          /*******************************************************************************
    585          * Function Name  : FSMC_GetECC
    586          * Description    : Returns the error correction code register value.
    587          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    588          *                    This parameter can be one of the following values:
    589          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    590          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    591          * Output         : None
    592          * Return         : The Error Correction Code (ECC) value.
    593          *******************************************************************************/
    594          u32 FSMC_GetECC(u32 FSMC_Bank)
    595          {
    596            u32 eccval = 0x00000000;
    597            
    598            if(FSMC_Bank == FSMC_Bank2_NAND)
    599            {
    600              /* Get the ECCR2 register value */
    601              eccval = FSMC_Bank2->ECCR2;
    602            }
    603            else
    604            {
    605              /* Get the ECCR3 register value */
    606              eccval = FSMC_Bank3->ECCR3;
    607            }
    608            /* Return the error correction code value */
    609            return(eccval);
    610          }
    611          
    612          /*******************************************************************************
    613          * Function Name  : FSMC_ITConfig
    614          * Description    : Enables or disables the specified FSMC interrupts.
    615          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    616          *                    This parameter can be one of the following values:
    617          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    618          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    619          *                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    620          *                  - FSMC_IT: specifies the FSMC interrupt sources to be
    621          *                    enabled or disabled.
    622          *                    This parameter can be any combination of the following values:
    623          *                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    624          *                       - FSMC_IT_Level: Level edge detection interrupt.                                  
    625          *                       - FSMC_IT_FallingEdge: Falling edge detection interrupt.
    626          *                  - NewState: new state of the specified FSMC interrupts.
    627          *                    This parameter can be: ENABLE or DISABLE.
    628          * Output         : None
    629          * Return         : None
    630          *******************************************************************************/
    631          void FSMC_ITConfig(u32 FSMC_Bank, u32 FSMC_IT, FunctionalState NewState)
    632          {
    633            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    634            assert_param(IS_FSMC_IT(FSMC_IT));	
    635            assert_param(IS_FUNCTIONAL_STATE(NewState));
    636            
    637            if (NewState != DISABLE)
    638            {
    639              /* Enable the selected FSMC_Bank2 interrupts */
    640              if(FSMC_Bank == FSMC_Bank2_NAND)
    641              {
    642                FSMC_Bank2->SR2 |= FSMC_IT;
    643              }
    644              /* Enable the selected FSMC_Bank3 interrupts */
    645              else if (FSMC_Bank == FSMC_Bank3_NAND)
    646              {
    647                FSMC_Bank3->SR3 |= FSMC_IT;
    648              }
    649              /* Enable the selected FSMC_Bank4 interrupts */
    650              else
    651              {
    652                FSMC_Bank4->SR4 |= FSMC_IT;    
    653              }
    654            }
    655            else
    656            {
    657              /* Disable the selected FSMC_Bank2 interrupts */
    658              if(FSMC_Bank == FSMC_Bank2_NAND)
    659              {
    660                
    661                FSMC_Bank2->SR2 &= (u32)~FSMC_IT;
    662              }
    663              /* Disable the selected FSMC_Bank3 interrupts */
    664              else if (FSMC_Bank == FSMC_Bank3_NAND)
    665              {
    666                FSMC_Bank3->SR3 &= (u32)~FSMC_IT;
    667              }
    668              /* Disable the selected FSMC_Bank4 interrupts */
    669              else
    670              {
    671                FSMC_Bank4->SR4 &= (u32)~FSMC_IT;    
    672              }
    673            }
    674          }
    675                            
    676          /*******************************************************************************
    677          * Function Name  : FSMC_GetFlagStatus
    678          * Description    : Checks whether the specified FSMC flag is set or not.
    679          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    680          *                    This parameter can be one of the following values:
    681          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    682          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    683          *                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    684          *                  - FSMC_FLAG: specifies the flag to check.
    685          *                    This parameter can be one of the following values:
    686          *                       - FSMC_FLAG_RisingEdge: Rising egde detection Flag.
    687          *                       - FSMC_FLAG_Level: Level detection Flag.
    688          *                       - FSMC_FLAG_FallingEdge: Falling egde detection Flag.
    689          *                       - FSMC_FLAG_FEMPT: Fifo empty Flag. 
    690          * Output         : None
    691          * Return         : The new state of FSMC_FLAG (SET or RESET).
    692          *******************************************************************************/                   
    693          FlagStatus FSMC_GetFlagStatus(u32 FSMC_Bank, u32 FSMC_FLAG)
    694          {
    695            FlagStatus bitstatus = RESET;
    696            u32 tmpsr = 0x00000000;
    697            
    698            /* Check the parameters */
    699            assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
    700            assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
    701            
    702            if(FSMC_Bank == FSMC_Bank2_NAND)
    703            {
    704              tmpsr = FSMC_Bank2->SR2;
    705            }  
    706            else if(FSMC_Bank == FSMC_Bank3_NAND)
    707            {
    708              tmpsr = FSMC_Bank3->SR3;
    709            }
    710            /* FSMC_Bank4_PCCARD*/
    711            else
    712            {
    713              tmpsr = FSMC_Bank4->SR4;
    714            } 
    715            
    716            /* Get the flag status */
    717            if ((tmpsr & FSMC_FLAG) != (u16)RESET )
    718            {
    719              bitstatus = SET;
    720            }
    721            else
    722            {
    723              bitstatus = RESET;
    724            }
    725            /* Return the flag status */
    726            return bitstatus;
    727          }
    728          
    729          /*******************************************************************************
    730          * Function Name  : FSMC_ClearFlag
    731          * Description    : Clears the FSMCs pending flags.
    732          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    733          *                    This parameter can be one of the following values:
    734          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    735          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    736          *                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    737          *                  - FSMC_FLAG: specifies the flag to clear.
    738          *                    This parameter can be any combination of the following values:
    739          *                       - FSMC_FLAG_RisingEdge: Rising egde detection Flag.
    740          *                       - FSMC_FLAG_Level: Level detection Flag.
    741          *                       - FSMC_FLAG_FallingEdge: Falling egde detection Flag.
    742          * Output         : None
    743          * Return         : None
    744          *******************************************************************************/                   
    745          void FSMC_ClearFlag(u32 FSMC_Bank, u32 FSMC_FLAG)
    746          {
    747           /* Check the parameters */
    748            assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
    749            assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    750              
    751            if(FSMC_Bank == FSMC_Bank2_NAND)
    752            {
    753              FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
    754            }  
    755            else if(FSMC_Bank == FSMC_Bank3_NAND)
    756            {
    757              FSMC_Bank3->SR3 &= ~FSMC_FLAG;
    758            }
    759            /* FSMC_Bank4_PCCARD*/
    760            else
    761            {
    762              FSMC_Bank4->SR4 &= ~FSMC_FLAG;
    763            }
    764          }
    765          
    766          /*******************************************************************************
    767          * Function Name  : FSMC_GetITStatus
    768          * Description    : Checks whether the specified FSMC interrupt has occurred or not.
    769          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    770          *                    This parameter can be one of the following values:
    771          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    772          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    773          *                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    774          *                  - FSMC_IT: specifies the FSMC interrupt source to check.
    775          *                    This parameter can be one of the following values:
    776          *                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    777          *                       - FSMC_IT_Level: Level edge detection interrupt.                                  
    778          *                       - FSMC_IT_FallingEdge: Falling edge detection interrupt. 
    779          * Output         : None
    780          * Return         : The new state of FSMC_IT (SET or RESET).
    781          *******************************************************************************/ 
    782          ITStatus FSMC_GetITStatus(u32 FSMC_Bank, u32 FSMC_IT)
    783          {
    784            ITStatus bitstatus = RESET;
    785            u32 tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
    786            
    787            /* Check the parameters */
    788            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    789            assert_param(IS_FSMC_GET_IT(FSMC_IT));
    790            
    791            if(FSMC_Bank == FSMC_Bank2_NAND)
    792            {
    793              tmpsr = FSMC_Bank2->SR2;
    794            }  
    795            else if(FSMC_Bank == FSMC_Bank3_NAND)
    796            {
    797              tmpsr = FSMC_Bank3->SR3;
    798            }
    799            /* FSMC_Bank4_PCCARD*/
    800            else
    801            {
    802              tmpsr = FSMC_Bank4->SR4;
    803            } 
    804            
    805            itstatus = tmpsr & FSMC_IT;
    806            
    807            itenable = tmpsr & (FSMC_IT >> 3);
    808          
    809            if ((itstatus != (u32)RESET)  && (itenable != (u32)RESET))
    810            {
    811              bitstatus = SET;
    812            }
    813            else
    814            {
    815              bitstatus = RESET;
    816            }
    817            return bitstatus; 
    818          }
    819          
    820          /*******************************************************************************
    821          * Function Name  : FSMC_ClearITPendingBit
    822          * Description    : Clears the FSMCs interrupt pending bits.
    823          * Input          : - FSMC_Bank: specifies the FSMC Bank to be used
    824          *                    This parameter can be one of the following values:
    825          *                       - FSMC_Bank2_NAND: FSMC Bank2 NAND 
    826          *                       - FSMC_Bank3_NAND: FSMC Bank3 NAND
    827          *                       - FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
    828          *                  - FSMC_IT: specifies the interrupt pending bit to clear.
    829          *                    This parameter can be any combination of the following values:
    830          *                       - FSMC_IT_RisingEdge: Rising edge detection interrupt. 
    831          *                       - FSMC_IT_Level: Level edge detection interrupt.                                  
    832          *                       - FSMC_IT_FallingEdge: Falling edge detection interrupt.
    833          * Output         : None
    834          * Return         : None
    835          *******************************************************************************/
    836          void FSMC_ClearITPendingBit(u32 FSMC_Bank, u32 FSMC_IT)
    837          {
    838            /* Check the parameters */
    839            assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
    840            assert_param(IS_FSMC_IT(FSMC_IT));
    841              
    842            if(FSMC_Bank == FSMC_Bank2_NAND)
    843            {
    844              FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
    845            }  
    846            else if(FSMC_Bank == FSMC_Bank3_NAND)
    847            {
    848              FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
    849            }
    850            /* FSMC_Bank4_PCCARD*/
    851            else
    852            {
    853              FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
    854            }
    855          }
    856          
    857          /******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

     Function               .cstack
     --------               -------
     FSMC_ClearFlag              0
     FSMC_ClearITPendingBit      0
     FSMC_GetECC                 0
     FSMC_GetFlagStatus          0
     FSMC_GetITStatus            8
     FSMC_ITConfig               0
     FSMC_NANDCmd                0
     FSMC_NANDDeInit             0
     FSMC_NANDECCCmd             0
     FSMC_NANDInit               8
     FSMC_NANDStructInit         0
     FSMC_NORSRAMCmd             0
     FSMC_NORSRAMDeInit          0
     FSMC_NORSRAMInit            0
     FSMC_NORSRAMStructInit      0
     FSMC_PCCARDCmd              0
     FSMC_PCCARDDeInit           0
     FSMC_PCCARDInit             0
     FSMC_PCCARDStructInit       0


   Section sizes:

     Function/Label         Bytes
     --------------         -----
     FSMC_NORSRAMDeInit       54
     FSMC_NANDDeInit          72
     FSMC_PCCARDDeInit        42
     FSMC_NORSRAMInit        216
     FSMC_NANDInit           140
     FSMC_PCCARDInit         124
     FSMC_NORSRAMStructInit  138
     FSMC_NANDStructInit      82
     FSMC_PCCARDStructInit    90
     FSMC_NORSRAMCmd          56
     FSMC_NANDCmd             70
     FSMC_PCCARDCmd           34
     FSMC_NANDECCCmd          76
     FSMC_GetECC              28
     FSMC_ITConfig           104
     FSMC_GetFlagStatus       48
     FSMC_ClearFlag           52
     FSMC_GetITStatus         70
     FSMC_ClearITPendingBit   58
     ??DataTable15             4
     ??DataTable17             4
     ??DataTable18             4
     ??DataTable20             4
     ??DataTable21             4
     ??DataTable23             4
     ??DataTable24             4
     ??DataTable25             4
     ??DataTable39             4
     ??DataTable40             4
     ??DataTable46             4
     ??DataTable48             4
     ??DataTable74             4
     ??DataTable76             4
     ??DataTable78             4

 
 1 614 bytes in section .text
 
 1 614 bytes of CODE memory

Errors: none
Warnings: none
