<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86FixupBWInsts.cpp source code [llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86FixupBWInsts.cpp.html'>X86FixupBWInsts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86FixupBWInsts.cpp - Fixup Byte or Word instructions -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file defines the pass that looks through the machine instructions</i></td></tr>
<tr><th id="10">10</th><td><i>/// late in the compilation, and finds byte or word instructions that</i></td></tr>
<tr><th id="11">11</th><td><i>/// can be profitably replaced with 32 bit instructions that give equivalent</i></td></tr>
<tr><th id="12">12</th><td><i>/// results for the bits of the results that are used. There are two possible</i></td></tr>
<tr><th id="13">13</th><td><i>/// reasons to do this.</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// One reason is to avoid false-dependences on the upper portions</i></td></tr>
<tr><th id="16">16</th><td><i>/// of the registers.  Only instructions that have a destination register</i></td></tr>
<tr><th id="17">17</th><td><i>/// which is not in any of the source registers can be affected by this.</i></td></tr>
<tr><th id="18">18</th><td><i>/// Any instruction where one of the source registers is also the destination</i></td></tr>
<tr><th id="19">19</th><td><i>/// register is unaffected, because it has a true dependence on the source</i></td></tr>
<tr><th id="20">20</th><td><i>/// register already.  So, this consideration primarily affects load</i></td></tr>
<tr><th id="21">21</th><td><i>/// instructions and register-to-register moves.  It would</i></td></tr>
<tr><th id="22">22</th><td><i>/// seem like cmov(s) would also be affected, but because of the way cmov is</i></td></tr>
<tr><th id="23">23</th><td><i>/// really implemented by most machines as reading both the destination and</i></td></tr>
<tr><th id="24">24</th><td><i>/// and source registers, and then "merging" the two based on a condition,</i></td></tr>
<tr><th id="25">25</th><td><i>/// it really already should be considered as having a true dependence on the</i></td></tr>
<tr><th id="26">26</th><td><i>/// destination register as well.</i></td></tr>
<tr><th id="27">27</th><td><i>///</i></td></tr>
<tr><th id="28">28</th><td><i>/// The other reason to do this is for potential code size savings.  Word</i></td></tr>
<tr><th id="29">29</th><td><i>/// operations need an extra override byte compared to their 32 bit</i></td></tr>
<tr><th id="30">30</th><td><i>/// versions. So this can convert many word operations to their larger</i></td></tr>
<tr><th id="31">31</th><td><i>/// size, saving a byte in encoding. This could introduce partial register</i></td></tr>
<tr><th id="32">32</th><td><i>/// dependences where none existed however.  As an example take:</i></td></tr>
<tr><th id="33">33</th><td><i>///   orw  ax, $0x1000</i></td></tr>
<tr><th id="34">34</th><td><i>///   addw ax, $3</i></td></tr>
<tr><th id="35">35</th><td><i>/// now if this were to get transformed into</i></td></tr>
<tr><th id="36">36</th><td><i>///   orw  ax, $1000</i></td></tr>
<tr><th id="37">37</th><td><i>///   addl eax, $3</i></td></tr>
<tr><th id="38">38</th><td><i>/// because the addl encodes shorter than the addw, this would introduce</i></td></tr>
<tr><th id="39">39</th><td><i>/// a use of a register that was only partially written earlier.  On older</i></td></tr>
<tr><th id="40">40</th><td><i>/// Intel processors this can be quite a performance penalty, so this should</i></td></tr>
<tr><th id="41">41</th><td><i>/// probably only be done when it can be proven that a new partial dependence</i></td></tr>
<tr><th id="42">42</th><td><i>/// wouldn't be created, or when your know a newer processor is being</i></td></tr>
<tr><th id="43">43</th><td><i>/// targeted, or when optimizing for minimum code size.</i></td></tr>
<tr><th id="44">44</th><td><i>///</i></td></tr>
<tr><th id="45">45</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html">"llvm/Analysis/ProfileSummaryInfo.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h.html">"llvm/CodeGen/LazyMachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineSizeOpts.h.html">"llvm/CodeGen/MachineSizeOpts.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="63">63</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/FIXUPBW_DESC" data-ref="_M/FIXUPBW_DESC">FIXUPBW_DESC</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"X86 Byte/Word Instruction Fixup"</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/FIXUPBW_NAME" data-ref="_M/FIXUPBW_NAME">FIXUPBW_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"x86-fixup-bw-insts"</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> FIXUPBW_NAME</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="FixupBWInsts">// Option to allow this optimization pass to have fine-grained control.</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="72">72</th><td>    <dfn class="tu decl def" id="FixupBWInsts" title='FixupBWInsts' data-type='cl::opt&lt;bool&gt;' data-ref="FixupBWInsts" data-ref-filename="FixupBWInsts">FixupBWInsts</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"fixup-byte-word-insts"</q>,</td></tr>
<tr><th id="73">73</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Change byte and word instructions to larger sizes"</q>),</td></tr>
<tr><th id="74">74</th><td>                 <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>namespace</b> {</td></tr>
<tr><th id="77">77</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="78">78</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE">/// Loop over all of the instructions in the basic block replacing applicable</i></td></tr>
<tr><th id="79">79</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE">  /// byte or word instructions with better alternatives.</i></td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::processBasicBlock' data-type='void (anonymous namespace)::FixupBWInstPass::processBasicBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE">processBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB" data-ref-filename="2MBB">MBB</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">/// This sets the<span class="command"> \p</span> <span class="arg">SuperDestReg</span> to the 32 bit super reg of the original</i></td></tr>
<tr><th id="83">83</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">  /// destination register of the MachineInstr passed in. It returns true if</i></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">  /// that super register is dead just prior to<span class="command"> \p</span> <span class="arg">OrigMI,</span> and false if not.</i></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" title='(anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead' data-type='bool (anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead(llvm::MachineInstr * OrigMI, llvm::Register &amp; SuperDestReg) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">getSuperRegDestIfDead</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3OrigMI" title='OrigMI' data-type='llvm::MachineInstr *' data-ref="3OrigMI" data-ref-filename="3OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="4SuperDestReg" title='SuperDestReg' data-type='llvm::Register &amp;' data-ref="4SuperDestReg" data-ref-filename="4SuperDestReg">SuperDestReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">/// Change the MachineInstr<span class="command"> \p</span> <span class="arg">MI</span> into the equivalent extending load to 32 bit</i></td></tr>
<tr><th id="89">89</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">  /// register if it is safe to do so.  Return the replacement instruction if</i></td></tr>
<tr><th id="90">90</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">  /// OK, otherwise return nullptr.</i></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceLoad' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceLoad(unsigned int New32BitOpcode, llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">tryReplaceLoad</a>(<em>unsigned</em> <dfn class="local col5 decl" id="5New32BitOpcode" title='New32BitOpcode' data-type='unsigned int' data-ref="5New32BitOpcode" data-ref-filename="5New32BitOpcode">New32BitOpcode</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr *' data-ref="6MI" data-ref-filename="6MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">/// Change the MachineInstr<span class="command"> \p</span> <span class="arg">MI</span> into the equivalent 32-bit copy if it is</i></td></tr>
<tr><th id="94">94</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">  /// safe to do so.  Return the replacement instruction if OK, otherwise return</i></td></tr>
<tr><th id="95">95</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">  /// nullptr.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceCopy' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceCopy(llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">tryReplaceCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr *' data-ref="7MI" data-ref-filename="7MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">/// Change the MachineInstr<span class="command"> \p</span> <span class="arg">MI</span> into the equivalent extend to 32 bit</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">  /// register if it is safe to do so.  Return the replacement instruction if</i></td></tr>
<tr><th id="100">100</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">  /// OK, otherwise return nullptr.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceExtend(unsigned int New32BitOpcode, llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</a>(<em>unsigned</em> <dfn class="local col8 decl" id="8New32BitOpcode" title='New32BitOpcode' data-type='unsigned int' data-ref="8New32BitOpcode" data-ref-filename="8New32BitOpcode">New32BitOpcode</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr *' data-ref="9MI" data-ref-filename="9MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">// Change the MachineInstr \p MI into an eqivalent 32 bit instruction if</i></td></tr>
<tr><th id="105">105</th><td><i  data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  // possible.  Return the replacement instruction if OK, return nullptr</i></td></tr>
<tr><th id="106">106</th><td><i  data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">  // otherwise.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceInstr' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceInstr(llvm::MachineInstr * MI, llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">tryReplaceInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr *' data-ref="10MI" data-ref-filename="10MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="11MBB" data-ref-filename="11MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>public</b>:</td></tr>
<tr><th id="110">110</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::FixupBWInstPass::ID" title='(anonymous namespace)::FixupBWInstPass::ID' data-type='char' data-ref="(anonymousnamespace)::FixupBWInstPass::ID" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..ID">ID</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass11getPassNameEv" title='(anonymous namespace)::FixupBWInstPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::FixupBWInstPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#65" title="&quot;X86 Byte/Word Instruction Fixup&quot;" data-ref="_M/FIXUPBW_DESC">FIXUPBW_DESC</a>; }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev" title='(anonymous namespace)::FixupBWInstPass::FixupBWInstPass' data-type='void (anonymous namespace)::FixupBWInstPass::FixupBWInstPass()' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev">FixupBWInstPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::FixupBWInstPass::ID" title='(anonymous namespace)::FixupBWInstPass::ID' data-use='a' data-ref="(anonymousnamespace)::FixupBWInstPass::ID" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..ID">ID</a>) { }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::FixupBWInstPass::getAnalysisUsage' data-type='void (anonymous namespace)::FixupBWInstPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="12AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="12AU" data-ref-filename="12AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="117">117</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU" data-ref-filename="12AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;(); <i>// Machine loop info is used to</i></td></tr>
<tr><th id="118">118</th><td>                                       <i>// guide some heuristics.</i></td></tr>
<tr><th id="119">119</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU" data-ref-filename="12AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html#llvm::ProfileSummaryInfoWrapperPass" title='llvm::ProfileSummaryInfoWrapperPass' data-ref="llvm::ProfileSummaryInfoWrapperPass" data-ref-filename="llvm..ProfileSummaryInfoWrapperPass">ProfileSummaryInfoWrapperPass</a>&gt;();</td></tr>
<tr><th id="120">120</th><td>    <a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU" data-ref-filename="12AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h.html#llvm::LazyMachineBlockFrequencyInfoPass" title='llvm::LazyMachineBlockFrequencyInfoPass' data-ref="llvm::LazyMachineBlockFrequencyInfoPass" data-ref-filename="llvm..LazyMachineBlockFrequencyInfoPass">LazyMachineBlockFrequencyInfoPass</a>&gt;();</td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#12AU" title='AU' data-ref="12AU" data-ref-filename="12AU">AU</a></span>);</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Loop over all of the basic blocks, replacing byte and word instructions by</i></td></tr>
<tr><th id="125">125</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// equivalent 32 bit instructions where performance or code size can be</i></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// improved.</i></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::FixupBWInstPass::runOnMachineFunction' data-type='bool (anonymous namespace)::FixupBWInstPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="13MF" data-ref-filename="13MF">MF</dfn>) override;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass21getRequiredPropertiesEv" title='(anonymous namespace)::FixupBWInstPass::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::FixupBWInstPass::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="131">131</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><b>private</b>:</td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::MF" title='(anonymous namespace)::FixupBWInstPass::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::FixupBWInstPass::MF" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc" data-doc="(anonymousnamespace)::FixupBWInstPass::TII">/// Machine instruction info used throughout the class.</i></td></tr>
<tr><th id="138">138</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc" data-doc="(anonymousnamespace)::FixupBWInstPass::OptForSize">/// Local member for function's OptForSize attribute.</i></td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::OptForSize" title='(anonymous namespace)::FixupBWInstPass::OptForSize' data-type='bool' data-ref="(anonymousnamespace)::FixupBWInstPass::OptForSize" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..OptForSize">OptForSize</dfn> = <b>false</b>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc" data-doc="(anonymousnamespace)::FixupBWInstPass::MLI">/// Machine loop info used for guiding some heruistics.</i></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::MLI" title='(anonymous namespace)::FixupBWInstPass::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::FixupBWInstPass::MLI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MLI">MLI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc" data-doc="(anonymousnamespace)::FixupBWInstPass::LiveRegs">/// Register Liveness information after the current instruction.</i></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-type='llvm::LivePhysRegs' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html#llvm::ProfileSummaryInfo" title='llvm::ProfileSummaryInfo' data-ref="llvm::ProfileSummaryInfo" data-ref-filename="llvm..ProfileSummaryInfo">ProfileSummaryInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::PSI" title='(anonymous namespace)::FixupBWInstPass::PSI' data-type='llvm::ProfileSummaryInfo *' data-ref="(anonymousnamespace)::FixupBWInstPass::PSI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..PSI">PSI</dfn>;</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::FixupBWInstPass::MBFI" title='(anonymous namespace)::FixupBWInstPass::MBFI' data-type='llvm::MachineBlockFrequencyInfo *' data-ref="(anonymousnamespace)::FixupBWInstPass::MBFI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MBFI">MBFI</dfn>;</td></tr>
<tr><th id="151">151</th><td>};</td></tr>
<tr><th id="152">152</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::FixupBWInstPass::ID" title='(anonymous namespace)::FixupBWInstPass::ID' data-type='char' data-ref="(anonymousnamespace)::FixupBWInstPass::ID" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeFixupBWInstPassPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;X86 Byte/Word Instruction Fixup&quot;, &quot;x86-fixup-bw-insts&quot;, &amp;FixupBWInstPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;FixupBWInstPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeFixupBWInstPassPassFlag; void llvm::initializeFixupBWInstPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeFixupBWInstPassPassFlag, initializeFixupBWInstPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>, <a class="macro" href="#66" title="&quot;x86-fixup-bw-insts&quot;" data-ref="_M/FIXUPBW_NAME">FIXUPBW_NAME</a>, <a class="macro" href="#65" title="&quot;X86 Byte/Word Instruction Fixup&quot;" data-ref="_M/FIXUPBW_DESC">FIXUPBW_DESC</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm21createX86FixupBWInstsEv" title='llvm::createX86FixupBWInsts' data-ref="_ZN4llvm21createX86FixupBWInstsEv" data-ref-filename="_ZN4llvm21createX86FixupBWInstsEv">createX86FixupBWInsts</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev" title='(anonymous namespace)::FixupBWInstPass::FixupBWInstPass' data-use='c' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev">(</a>); }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::FixupBWInstPass::runOnMachineFunction' data-type='bool (anonymous namespace)::FixupBWInstPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="14MF" data-ref-filename="14MF">MF</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FixupBWInsts" title='FixupBWInsts' data-use='m' data-ref="FixupBWInsts" data-ref-filename="FixupBWInsts">FixupBWInsts</a> || <a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>this</b>-&gt;<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MF" title='(anonymous namespace)::FixupBWInstPass::MF' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::MF" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MF">MF</a> = &amp;<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>;</td></tr>
<tr><th id="164">164</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="165">165</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MLI" title='(anonymous namespace)::FixupBWInstPass::MLI' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::MLI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MLI">MLI</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="166">166</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::PSI" title='(anonymous namespace)::FixupBWInstPass::PSI' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::PSI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..PSI">PSI</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html#llvm::ProfileSummaryInfoWrapperPass" title='llvm::ProfileSummaryInfoWrapperPass' data-ref="llvm::ProfileSummaryInfoWrapperPass" data-ref-filename="llvm..ProfileSummaryInfoWrapperPass">ProfileSummaryInfoWrapperPass</a>&gt;().<a class="ref fn" href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html#_ZN4llvm29ProfileSummaryInfoWrapperPass6getPSIEv" title='llvm::ProfileSummaryInfoWrapperPass::getPSI' data-ref="_ZN4llvm29ProfileSummaryInfoWrapperPass6getPSIEv" data-ref-filename="_ZN4llvm29ProfileSummaryInfoWrapperPass6getPSIEv">getPSI</a>();</td></tr>
<tr><th id="167">167</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MBFI" title='(anonymous namespace)::FixupBWInstPass::MBFI' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::MBFI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MBFI">MBFI</a> = (<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::PSI" title='(anonymous namespace)::FixupBWInstPass::PSI' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::PSI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..PSI">PSI</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::PSI" title='(anonymous namespace)::FixupBWInstPass::PSI' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::PSI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..PSI">PSI</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/ProfileSummaryInfo.h.html#_ZNK4llvm18ProfileSummaryInfo17hasProfileSummaryEv" title='llvm::ProfileSummaryInfo::hasProfileSummary' data-ref="_ZNK4llvm18ProfileSummaryInfo17hasProfileSummaryEv" data-ref-filename="_ZNK4llvm18ProfileSummaryInfo17hasProfileSummaryEv">hasProfileSummary</a>()) ?</td></tr>
<tr><th id="168">168</th><td>         &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h.html#llvm::LazyMachineBlockFrequencyInfoPass" title='llvm::LazyMachineBlockFrequencyInfoPass' data-ref="llvm::LazyMachineBlockFrequencyInfoPass" data-ref-filename="llvm..LazyMachineBlockFrequencyInfoPass">LazyMachineBlockFrequencyInfoPass</a>&gt;().<a class="ref fn" href="../../../include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h.html#_ZN4llvm33LazyMachineBlockFrequencyInfoPass6getBFIEv" title='llvm::LazyMachineBlockFrequencyInfoPass::getBFI' data-ref="_ZN4llvm33LazyMachineBlockFrequencyInfoPass6getBFIEv" data-ref-filename="_ZN4llvm33LazyMachineBlockFrequencyInfoPass6getBFIEv">getBFI</a>() :</td></tr>
<tr><th id="169">169</th><td>         <b>nullptr</b>;</td></tr>
<tr><th id="170">170</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Start X86FixupBWInsts\n"</q>;);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i>// Process all basic blocks.</i></td></tr>
<tr><th id="175">175</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB" data-ref-filename="15MBB">MBB</dfn> : <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a>)</td></tr>
<tr><th id="176">176</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::processBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE">processBasicBlock</a>(<span class='refarg'><a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF" data-ref-filename="14MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB" data-ref-filename="15MBB">MBB</a></span>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"End X86FixupBWInsts\n"</q>;);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">/// Check if after<span class="command"> \p</span> <span class="arg">OrigMI</span> the only portion of super register</i></td></tr>
<tr><th id="184">184</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">/// of the destination register of<span class="command"> \p</span> <span class="arg">OrigMI</span> that is alive is that</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">/// destination register.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">///</i></td></tr>
<tr><th id="187">187</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">/// If so, return that super register in<span class="command"> \p</span> <span class="arg">SuperDestReg.</span></i></td></tr>
<tr><th id="188">188</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" title='(anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead' data-type='bool (anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead(llvm::MachineInstr * OrigMI, llvm::Register &amp; SuperDestReg) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">getSuperRegDestIfDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16OrigMI" title='OrigMI' data-type='llvm::MachineInstr *' data-ref="16OrigMI" data-ref-filename="16OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="17SuperDestReg" title='SuperDestReg' data-type='llvm::Register &amp;' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::X86RegisterInfo *' data-ref="18TRI" data-ref-filename="18TRI">TRI</dfn> = &amp;<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="191">191</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="19OrigDestReg" title='OrigDestReg' data-type='llvm::Register' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</dfn> = <a class="local col6 ref" href="#16OrigMI" title='OrigMI' data-ref="16OrigMI" data-ref-filename="16OrigMI">OrigMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="192">192</th><td>  <a class="local col7 ref" href="#17SuperDestReg" title='SuperDestReg' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#19OrigDestReg" title='OrigDestReg' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</a>, <var>32</var>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>const</em> <em>auto</em> <dfn class="local col0 decl" id="20SubRegIdx" title='SubRegIdx' data-type='const unsigned int' data-ref="20SubRegIdx" data-ref-filename="20SubRegIdx">SubRegIdx</dfn> = <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_">getSubRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#17SuperDestReg" title='SuperDestReg' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#19OrigDestReg" title='OrigDestReg' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</a>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// Make sure that the sub-register that this instruction has as its</i></td></tr>
<tr><th id="197">197</th><td><i>  // destination is the lowest order sub-register of the super-register.</i></td></tr>
<tr><th id="198">198</th><td><i>  // If it isn't, then the register isn't really dead even if the</i></td></tr>
<tr><th id="199">199</th><td><i>  // super-register is considered dead.</i></td></tr>
<tr><th id="200">200</th><td>  <b>if</b> (<a class="local col0 ref" href="#20SubRegIdx" title='SubRegIdx' data-ref="20SubRegIdx" data-ref-filename="20SubRegIdx">SubRegIdx</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit_hi" title='llvm::X86::sub_8bit_hi' data-ref="llvm::X86::sub_8bit_hi" data-ref-filename="llvm..X86..sub_8bit_hi">sub_8bit_hi</a>)</td></tr>
<tr><th id="201">201</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// If neither the destination-super register nor any applicable subregisters</i></td></tr>
<tr><th id="204">204</th><td><i>  // are live after this instruction, then the super register is safe to use.</i></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#17SuperDestReg" title='SuperDestReg' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</a>)) {</td></tr>
<tr><th id="206">206</th><td>    <i>// If the original destination register was not the low 8-bit subregister</i></td></tr>
<tr><th id="207">207</th><td><i>    // then the super register check is sufficient.</i></td></tr>
<tr><th id="208">208</th><td>    <b>if</b> (<a class="local col0 ref" href="#20SubRegIdx" title='SubRegIdx' data-ref="20SubRegIdx" data-ref-filename="20SubRegIdx">SubRegIdx</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a>)</td></tr>
<tr><th id="209">209</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="210">210</th><td>    <i>// If the original destination register was the low 8-bit subregister and</i></td></tr>
<tr><th id="211">211</th><td><i>    // we also need to check the 16-bit subregister and the high 8-bit</i></td></tr>
<tr><th id="212">212</th><td><i>    // subregister.</i></td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#19OrigDestReg" title='OrigDestReg' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</a>, <var>16</var>)) &amp;&amp;</td></tr>
<tr><th id="214">214</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#17SuperDestReg" title='SuperDestReg' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</a>, <var>8</var>,</td></tr>
<tr><th id="215">215</th><td>                                                  <i>/*High=*/</i><b>true</b>)))</td></tr>
<tr><th id="216">216</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="217">217</th><td>    <i>// Otherwise, we have a little more checking to do.</i></td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// If we get here, the super-register destination (or some part of it) is</i></td></tr>
<tr><th id="221">221</th><td><i>  // marked as live after the original instruction.</i></td></tr>
<tr><th id="222">222</th><td><i>  //</i></td></tr>
<tr><th id="223">223</th><td><i>  // The X86 backend does not have subregister liveness tracking enabled,</i></td></tr>
<tr><th id="224">224</th><td><i>  // so liveness information might be overly conservative. Specifically, the</i></td></tr>
<tr><th id="225">225</th><td><i>  // super register might be marked as live because it is implicitly defined</i></td></tr>
<tr><th id="226">226</th><td><i>  // by the instruction we are examining.</i></td></tr>
<tr><th id="227">227</th><td><i>  //</i></td></tr>
<tr><th id="228">228</th><td><i>  // However, for some specific instructions (this pass only cares about MOVs)</i></td></tr>
<tr><th id="229">229</th><td><i>  // we can produce more precise results by analysing that MOV's operands.</i></td></tr>
<tr><th id="230">230</th><td><i>  //</i></td></tr>
<tr><th id="231">231</th><td><i>  // Indeed, if super-register is not live before the mov it means that it</i></td></tr>
<tr><th id="232">232</th><td><i>  // was originally &lt;read-undef&gt; and so we are free to modify these</i></td></tr>
<tr><th id="233">233</th><td><i>  // undef upper bits. That may happen in case where the use is in another MBB</i></td></tr>
<tr><th id="234">234</th><td><i>  // and the vreg/physreg corresponding to the move has higher width than</i></td></tr>
<tr><th id="235">235</th><td><i>  // necessary (e.g. due to register coalescing with a "truncate" copy).</i></td></tr>
<tr><th id="236">236</th><td><i>  // So, we would like to handle patterns like this:</i></td></tr>
<tr><th id="237">237</th><td><i>  //</i></td></tr>
<tr><th id="238">238</th><td><i>  //   %bb.2: derived from LLVM BB %if.then</i></td></tr>
<tr><th id="239">239</th><td><i>  //   Live Ins: %rdi</i></td></tr>
<tr><th id="240">240</th><td><i>  //   Predecessors according to CFG: %bb.0</i></td></tr>
<tr><th id="241">241</th><td><i>  //   %ax&lt;def&gt; = MOV16rm killed %rdi, 1, %noreg, 0, %noreg, implicit-def %eax</i></td></tr>
<tr><th id="242">242</th><td><i>  //                                 ; No implicit %eax</i></td></tr>
<tr><th id="243">243</th><td><i>  //   Successors according to CFG: %bb.3(?%)</i></td></tr>
<tr><th id="244">244</th><td><i>  //</i></td></tr>
<tr><th id="245">245</th><td><i>  //   %bb.3: derived from LLVM BB %if.end</i></td></tr>
<tr><th id="246">246</th><td><i>  //   Live Ins: %eax                            Only %ax is actually live</i></td></tr>
<tr><th id="247">247</th><td><i>  //   Predecessors according to CFG: %bb.2 %bb.1</i></td></tr>
<tr><th id="248">248</th><td><i>  //   %ax = KILL %ax, implicit killed %eax</i></td></tr>
<tr><th id="249">249</th><td><i>  //   RET 0, %ax</i></td></tr>
<tr><th id="250">250</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21Opc" title='Opc' data-type='unsigned int' data-ref="21Opc" data-ref-filename="21Opc">Opc</dfn> = <a class="local col6 ref" href="#16OrigMI" title='OrigMI' data-ref="16OrigMI" data-ref-filename="16OrigMI">OrigMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(); (<em>void</em>)<a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a>;</td></tr>
<tr><th id="251">251</th><td>  <i>// These are the opcodes currently known to work with the code below, if</i></td></tr>
<tr><th id="252">252</th><td><i>  // something // else will be added we need to ensure that new opcode has the</i></td></tr>
<tr><th id="253">253</th><td><i>  // same properties.</i></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a> &amp;&amp; <a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a> &amp;&amp; <a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr" title='llvm::X86::MOV8rr' data-ref="llvm::X86::MOV8rr" data-ref-filename="llvm..X86..MOV8rr">MOV8rr</a> &amp;&amp;</td></tr>
<tr><th id="255">255</th><td>      <a class="local col1 ref" href="#21Opc" title='Opc' data-ref="21Opc" data-ref-filename="21Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rr" title='llvm::X86::MOV16rr' data-ref="llvm::X86::MOV16rr" data-ref-filename="llvm..X86..MOV16rr">MOV16rr</a>)</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <em>bool</em> <dfn class="local col2 decl" id="22IsDefined" title='IsDefined' data-type='bool' data-ref="22IsDefined" data-ref-filename="22IsDefined">IsDefined</dfn> = <b>false</b>;</td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="23MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="23MO" data-ref-filename="23MO">MO</dfn>: <a class="local col6 ref" href="#16OrigMI" title='OrigMI' data-ref="16OrigMI" data-ref-filename="16OrigMI">OrigMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>()) {</td></tr>
<tr><th id="260">260</th><td>    <b>if</b> (!<a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="261">261</th><td>      <b>continue</b>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MO.isDef() || MO.isUse()) &amp;&amp; <q>"Expected Def or Use only!"</q>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <b>if</b> (<a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_">isSuperRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#19OrigDestReg" title='OrigDestReg' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="266">266</th><td>      <a class="local col2 ref" href="#22IsDefined" title='IsDefined' data-ref="22IsDefined" data-ref-filename="22IsDefined">IsDefined</a> = <b>true</b>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i>// If MO is a use of any part of the destination register but is not equal</i></td></tr>
<tr><th id="269">269</th><td><i>    // to OrigDestReg or one of its subregisters, we cannot use SuperDestReg.</i></td></tr>
<tr><th id="270">270</th><td><i>    // For example, if OrigDestReg is %al then an implicit use of %ah, %ax,</i></td></tr>
<tr><th id="271">271</th><td><i>    // %eax, or %rax will prevent us from using the %eax register.</i></td></tr>
<tr><th id="272">272</th><td>    <b>if</b> (<a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#19OrigDestReg" title='OrigDestReg' data-ref="19OrigDestReg" data-ref-filename="19OrigDestReg">OrigDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="273">273</th><td>        <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17SuperDestReg" title='SuperDestReg' data-ref="17SuperDestReg" data-ref-filename="17SuperDestReg">SuperDestReg</a>, <a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="274">274</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td>  }</td></tr>
<tr><th id="276">276</th><td>  <i>// Reg is not Imp-def'ed -&gt; it's live both before/after the instruction.</i></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (!<a class="local col2 ref" href="#22IsDefined" title='IsDefined' data-ref="22IsDefined" data-ref-filename="22IsDefined">IsDefined</a>)</td></tr>
<tr><th id="278">278</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// Otherwise, the Reg is not live before the MI and the MOV can't</i></td></tr>
<tr><th id="281">281</th><td><i>  // make it really live, so it's in fact dead even after the MI.</i></td></tr>
<tr><th id="282">282</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="283">283</th><td>}</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceLoad' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceLoad(unsigned int New32BitOpcode, llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">tryReplaceLoad</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24New32BitOpcode" title='New32BitOpcode' data-type='unsigned int' data-ref="24New32BitOpcode" data-ref-filename="24New32BitOpcode">New32BitOpcode</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr *' data-ref="25MI" data-ref-filename="25MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="26NewDestReg" title='NewDestReg' data-type='llvm::Register' data-ref="26NewDestReg" data-ref-filename="26NewDestReg">NewDestReg</dfn>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i>// We are going to try to rewrite this load to a larger zero-extending</i></td></tr>
<tr><th id="290">290</th><td><i>  // load.  This is safe if all portions of the 32 bit super-register</i></td></tr>
<tr><th id="291">291</th><td><i>  // of the original destination register, except for the original destination</i></td></tr>
<tr><th id="292">292</th><td><i>  // register are dead. getSuperRegDestIfDead checks that.</i></td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" title='(anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">getSuperRegDestIfDead</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#26NewDestReg" title='NewDestReg' data-ref="26NewDestReg" data-ref-filename="26NewDestReg">NewDestReg</a></span>))</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Safe to change the instruction.</i></td></tr>
<tr><th id="297">297</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="27MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="27MIB" data-ref-filename="27MIB">MIB</dfn> =</td></tr>
<tr><th id="298">298</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MF" title='(anonymous namespace)::FixupBWInstPass::MF' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::MF" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MF">MF</a></span>, <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#24New32BitOpcode" title='New32BitOpcode' data-ref="24New32BitOpcode" data-ref-filename="24New32BitOpcode">New32BitOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#26NewDestReg" title='NewDestReg' data-ref="26NewDestReg" data-ref-filename="26NewDestReg">NewDestReg</a>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28NumArgs" title='NumArgs' data-type='unsigned int' data-ref="28NumArgs" data-ref-filename="28NumArgs">NumArgs</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="301">301</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="29i" title='i' data-type='unsigned int' data-ref="29i" data-ref-filename="29i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#29i" title='i' data-ref="29i" data-ref-filename="29i">i</a> &lt; <a class="local col8 ref" href="#28NumArgs" title='NumArgs' data-ref="28NumArgs" data-ref-filename="28NumArgs">NumArgs</a>; ++<a class="local col9 ref" href="#29i" title='i' data-ref="29i" data-ref-filename="29i">i</a>)</td></tr>
<tr><th id="302">302</th><td>    <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB" data-ref-filename="27MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#29i" title='i' data-ref="29i" data-ref-filename="29i">i</a>));</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB" data-ref-filename="27MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#27MIB" title='MIB' data-ref="27MIB" data-ref-filename="27MIB">MIB</a>;</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceCopy' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceCopy(llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">tryReplaceCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr *' data-ref="30MI" data-ref-filename="30MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="310">310</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumExplicitOperands() == <var>2</var>);</td></tr>
<tr><th id="311">311</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="31OldDest" title='OldDest' data-type='llvm::MachineOperand &amp;' data-ref="31OldDest" data-ref-filename="31OldDest">OldDest</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI" data-ref-filename="30MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="312">312</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="32OldSrc" title='OldSrc' data-type='llvm::MachineOperand &amp;' data-ref="32OldSrc" data-ref-filename="32OldSrc">OldSrc</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI" data-ref-filename="30MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="33NewDestReg" title='NewDestReg' data-type='llvm::Register' data-ref="33NewDestReg" data-ref-filename="33NewDestReg">NewDestReg</dfn>;</td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" title='(anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">getSuperRegDestIfDead</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI" data-ref-filename="30MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#33NewDestReg" title='NewDestReg' data-ref="33NewDestReg" data-ref-filename="33NewDestReg">NewDestReg</a></span>))</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34NewSrcReg" title='NewSrcReg' data-type='llvm::Register' data-ref="34NewSrcReg" data-ref-filename="34NewSrcReg">NewSrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#32OldSrc" title='OldSrc' data-ref="32OldSrc" data-ref-filename="32OldSrc">OldSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>32</var>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// This is only correct if we access the same subregister index: otherwise,</i></td></tr>
<tr><th id="321">321</th><td><i>  // we could try to replace "movb %ah, %al" with "movl %eax, %eax".</i></td></tr>
<tr><th id="322">322</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col5 decl" id="35TRI" title='TRI' data-type='const llvm::X86RegisterInfo *' data-ref="35TRI" data-ref-filename="35TRI">TRI</dfn> = &amp;<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (<a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI" data-ref-filename="35TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_">getSubRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#34NewSrcReg" title='NewSrcReg' data-ref="34NewSrcReg" data-ref-filename="34NewSrcReg">NewSrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#32OldSrc" title='OldSrc' data-ref="32OldSrc" data-ref-filename="32OldSrc">OldSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) !=</td></tr>
<tr><th id="324">324</th><td>      <a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI" data-ref-filename="35TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_">getSubRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#33NewDestReg" title='NewDestReg' data-ref="33NewDestReg" data-ref-filename="33NewDestReg">NewDestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#31OldDest" title='OldDest' data-ref="31OldDest" data-ref-filename="31OldDest">OldDest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="325">325</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// Safe to change the instruction.</i></td></tr>
<tr><th id="328">328</th><td><i>  // Don't set src flags, as we don't know if we're also killing the superreg.</i></td></tr>
<tr><th id="329">329</th><td><i>  // However, the superregister might not be defined; make it explicit that</i></td></tr>
<tr><th id="330">330</th><td><i>  // we don't care about the higher bits by reading it as Undef, and adding</i></td></tr>
<tr><th id="331">331</th><td><i>  // an imp-use on the original subregister.</i></td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="36MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="36MIB" data-ref-filename="36MIB">MIB</dfn> =</td></tr>
<tr><th id="333">333</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MF" title='(anonymous namespace)::FixupBWInstPass::MF' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::MF" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MF">MF</a></span>, <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI" data-ref-filename="30MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr" title='llvm::X86::MOV32rr' data-ref="llvm::X86::MOV32rr" data-ref-filename="llvm..X86..MOV32rr">MOV32rr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#33NewDestReg" title='NewDestReg' data-ref="33NewDestReg" data-ref-filename="33NewDestReg">NewDestReg</a>)</td></tr>
<tr><th id="334">334</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34NewSrcReg" title='NewSrcReg' data-ref="34NewSrcReg" data-ref-filename="34NewSrcReg">NewSrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="335">335</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col2 ref" href="#32OldSrc" title='OldSrc' data-ref="32OldSrc" data-ref-filename="32OldSrc">OldSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <i>// Drop imp-defs/uses that would be redundant with the new def/use.</i></td></tr>
<tr><th id="338">338</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="37Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="37Op" data-ref-filename="37Op">Op</dfn> : <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI" data-ref-filename="30MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>())</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col7 ref" href="#37Op" title='Op' data-ref="37Op" data-ref-filename="37Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> (<a class="local col7 ref" href="#37Op" title='Op' data-ref="37Op" data-ref-filename="37Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() ? <a class="local col3 ref" href="#33NewDestReg" title='NewDestReg' data-ref="33NewDestReg" data-ref-filename="33NewDestReg">NewDestReg</a> : <a class="local col4 ref" href="#34NewSrcReg" title='NewSrcReg' data-ref="34NewSrcReg" data-ref-filename="34NewSrcReg">NewSrcReg</a>))</td></tr>
<tr><th id="340">340</th><td>      <a class="local col6 ref" href="#36MIB" title='MIB' data-ref="36MIB" data-ref-filename="36MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#37Op" title='Op' data-ref="37Op" data-ref-filename="37Op">Op</a>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#36MIB" title='MIB' data-ref="36MIB" data-ref-filename="36MIB">MIB</a>;</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceExtend(unsigned int New32BitOpcode, llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38New32BitOpcode" title='New32BitOpcode' data-type='unsigned int' data-ref="38New32BitOpcode" data-ref-filename="38New32BitOpcode">New32BitOpcode</dfn>,</td></tr>
<tr><th id="346">346</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI" data-ref-filename="39MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="40NewDestReg" title='NewDestReg' data-type='llvm::Register' data-ref="40NewDestReg" data-ref-filename="40NewDestReg">NewDestReg</dfn>;</td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" title='(anonymous namespace)::FixupBWInstPass::getSuperRegDestIfDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE">getSuperRegDestIfDead</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#40NewDestReg" title='NewDestReg' data-ref="40NewDestReg" data-ref-filename="40NewDestReg">NewDestReg</a></span>))</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Don't interfere with formation of CBW instructions which should be a</i></td></tr>
<tr><th id="352">352</th><td><i>  // shorter encoding than even the MOVSX32rr8. It's also immune to partial</i></td></tr>
<tr><th id="353">353</th><td><i>  // merge issues on Intel CPUs.</i></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a> &amp;&amp;</td></tr>
<tr><th id="355">355</th><td>      <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AX" title='llvm::X86::AX' data-ref="llvm::X86::AX" data-ref-filename="llvm..X86..AX">AX</a> &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::AL" title='llvm::X86::AL' data-ref="llvm::X86::AL" data-ref-filename="llvm..X86..AL">AL</a>)</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <i>// Safe to change the instruction.</i></td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="41MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="41MIB" data-ref-filename="41MIB">MIB</dfn> =</td></tr>
<tr><th id="361">361</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MF" title='(anonymous namespace)::FixupBWInstPass::MF' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::MF" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MF">MF</a></span>, <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::TII" title='(anonymous namespace)::FixupBWInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::TII" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#38New32BitOpcode" title='New32BitOpcode' data-ref="38New32BitOpcode" data-ref-filename="38New32BitOpcode">New32BitOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40NewDestReg" title='NewDestReg' data-ref="40NewDestReg" data-ref-filename="40NewDestReg">NewDestReg</a>);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42NumArgs" title='NumArgs' data-type='unsigned int' data-ref="42NumArgs" data-ref-filename="42NumArgs">NumArgs</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="364">364</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43i" title='i' data-type='unsigned int' data-ref="43i" data-ref-filename="43i">i</dfn> = <var>1</var>; <a class="local col3 ref" href="#43i" title='i' data-ref="43i" data-ref-filename="43i">i</a> &lt; <a class="local col2 ref" href="#42NumArgs" title='NumArgs' data-ref="42NumArgs" data-ref-filename="42NumArgs">NumArgs</a>; ++<a class="local col3 ref" href="#43i" title='i' data-ref="43i" data-ref-filename="43i">i</a>)</td></tr>
<tr><th id="365">365</th><td>    <a class="local col1 ref" href="#41MIB" title='MIB' data-ref="41MIB" data-ref-filename="41MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#43i" title='i' data-ref="43i" data-ref-filename="43i">i</a>));</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="local col1 ref" href="#41MIB" title='MIB' data-ref="41MIB" data-ref-filename="41MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#41MIB" title='MIB' data-ref="41MIB" data-ref-filename="41MIB">MIB</a>;</td></tr>
<tr><th id="370">370</th><td>}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceInstr' data-type='llvm::MachineInstr * (anonymous namespace)::FixupBWInstPass::tryReplaceInstr(llvm::MachineInstr * MI, llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">tryReplaceInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI" data-ref-filename="44MI">MI</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="45MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="45MBB" data-ref-filename="45MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>  <i>// See if this is an instruction of the type we are currently looking for.</i></td></tr>
<tr><th id="375">375</th><td>  <b>switch</b> (<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="378">378</th><td>    <i>// Only replace 8 bit loads with the zero extending versions if</i></td></tr>
<tr><th id="379">379</th><td><i>    // in an inner most loop and not optimizing for size. This takes</i></td></tr>
<tr><th id="380">380</th><td><i>    // an extra byte to encode, and provides limited performance upside.</i></td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col6 decl" id="46ML" title='ML' data-type='llvm::MachineLoop *' data-ref="46ML" data-ref-filename="46ML"><a class="local col6 ref" href="#46ML" title='ML' data-ref="46ML" data-ref-filename="46ML">ML</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MLI" title='(anonymous namespace)::FixupBWInstPass::MLI' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::MLI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MLI">MLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(&amp;<a class="local col5 ref" href="#45MBB" title='MBB' data-ref="45MBB" data-ref-filename="45MBB">MBB</a>))</td></tr>
<tr><th id="382">382</th><td>      <b>if</b> (<a class="local col6 ref" href="#46ML" title='ML' data-ref="46ML" data-ref-filename="46ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase5beginEv" title='llvm::LoopBase::begin' data-ref="_ZNK4llvm8LoopBase5beginEv" data-ref-filename="_ZNK4llvm8LoopBase5beginEv">begin</a>() <span class='ref fn' title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==" data-ref-filename="__gnu_cxx..operator==">==</span> <a class="local col6 ref" href="#46ML" title='ML' data-ref="46ML" data-ref-filename="46ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase3endEv" title='llvm::LoopBase::end' data-ref="_ZNK4llvm8LoopBase3endEv" data-ref-filename="_ZNK4llvm8LoopBase3endEv">end</a>() &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::OptForSize" title='(anonymous namespace)::FixupBWInstPass::OptForSize' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::OptForSize" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..OptForSize">OptForSize</a>)</td></tr>
<tr><th id="383">383</th><td>        <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceLoad' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">tryReplaceLoad</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm8" title='llvm::X86::MOVZX32rm8' data-ref="llvm::X86::MOVZX32rm8" data-ref-filename="llvm..X86..MOVZX32rm8">MOVZX32rm8</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="384">384</th><td>    <b>break</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="387">387</th><td>    <i>// Always try to replace 16 bit load with 32 bit zero extending.</i></td></tr>
<tr><th id="388">388</th><td><i>    // Code size is the same, and there is sometimes a perf advantage</i></td></tr>
<tr><th id="389">389</th><td><i>    // from eliminating a false dependence on the upper portion of</i></td></tr>
<tr><th id="390">390</th><td><i>    // the register.</i></td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceLoad' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceLoadEjPN4llvm12MachineInstrE">tryReplaceLoad</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm16" title='llvm::X86::MOVZX32rm16' data-ref="llvm::X86::MOVZX32rm16" data-ref-filename="llvm..X86..MOVZX32rm16">MOVZX32rm16</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr" title='llvm::X86::MOV8rr' data-ref="llvm::X86::MOV8rr" data-ref-filename="llvm..X86..MOV8rr">MOV8rr</a>:</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rr" title='llvm::X86::MOV16rr' data-ref="llvm::X86::MOV16rr" data-ref-filename="llvm..X86..MOV16rr">MOV16rr</a>:</td></tr>
<tr><th id="395">395</th><td>    <i>// Always try to replace 8/16 bit copies with a 32 bit copy.</i></td></tr>
<tr><th id="396">396</th><td><i>    // Code size is either less (16) or equal (8), and there is sometimes a</i></td></tr>
<tr><th id="397">397</th><td><i>    // perf advantage from eliminating a false dependence on the upper portion</i></td></tr>
<tr><th id="398">398</th><td><i>    // of the register.</i></td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceCopy' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE">tryReplaceCopy</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>:</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr8" title='llvm::X86::MOVSX32rr8' data-ref="llvm::X86::MOVSX32rr8" data-ref-filename="llvm..X86..MOVSX32rr8">MOVSX32rr8</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rm8" title='llvm::X86::MOVSX16rm8' data-ref="llvm::X86::MOVSX16rm8" data-ref-filename="llvm..X86..MOVSX16rm8">MOVSX16rm8</a>:</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rm8" title='llvm::X86::MOVSX32rm8' data-ref="llvm::X86::MOVSX32rm8" data-ref-filename="llvm..X86..MOVSX32rm8">MOVSX32rm8</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rr8" title='llvm::X86::MOVZX16rr8' data-ref="llvm::X86::MOVZX16rr8" data-ref-filename="llvm..X86..MOVZX16rr8">MOVZX16rr8</a>:</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr8" title='llvm::X86::MOVZX32rr8' data-ref="llvm::X86::MOVZX32rr8" data-ref-filename="llvm..X86..MOVZX32rr8">MOVZX32rr8</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rm8" title='llvm::X86::MOVZX16rm8' data-ref="llvm::X86::MOVZX16rm8" data-ref-filename="llvm..X86..MOVZX16rm8">MOVZX16rm8</a>:</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceExtend' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass16tryReplaceExtendEjPN4llvm12MachineInstrE">tryReplaceExtend</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm8" title='llvm::X86::MOVZX32rm8' data-ref="llvm::X86::MOVZX32rm8" data-ref-filename="llvm..X86..MOVZX32rm8">MOVZX32rm8</a>, <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <b>default</b>:</td></tr>
<tr><th id="411">411</th><td>    <i>// nothing to do here.</i></td></tr>
<tr><th id="412">412</th><td>    <b>break</b>;</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::FixupBWInstPass" title='(anonymous namespace)::FixupBWInstPass' data-ref="(anonymousnamespace)::FixupBWInstPass" data-ref-filename="(anonymousnamespace)..FixupBWInstPass">FixupBWInstPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::processBasicBlock' data-type='void (anonymous namespace)::FixupBWInstPass::processBasicBlock(llvm::MachineFunction &amp; MF, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115FixupBWInstPass17processBasicBlockERN4llvm15MachineFunctionERNS1_17MachineBasicBlockE">processBasicBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn>,</td></tr>
<tr><th id="419">419</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="48MBB" data-ref-filename="48MBB">MBB</dfn>) {</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i>// This algorithm doesn't delete the instructions it is replacing</i></td></tr>
<tr><th id="422">422</th><td><i>  // right away.  By leaving the existing instructions in place, the</i></td></tr>
<tr><th id="423">423</th><td><i>  // register liveness information doesn't change, and this makes the</i></td></tr>
<tr><th id="424">424</th><td><i>  // analysis that goes on be better than if the replaced instructions</i></td></tr>
<tr><th id="425">425</th><td><i>  // were immediately removed.</i></td></tr>
<tr><th id="426">426</th><td><i>  //</i></td></tr>
<tr><th id="427">427</th><td><i>  // This algorithm always creates a replacement instruction</i></td></tr>
<tr><th id="428">428</th><td><i>  // and notes that and the original in a data structure, until the</i></td></tr>
<tr><th id="429">429</th><td><i>  // whole BB has been analyzed.  This keeps the replacement instructions</i></td></tr>
<tr><th id="430">430</th><td><i>  // from making it seem as if the larger register might be live.</i></td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="49MIReplacements" title='MIReplacements' data-type='SmallVector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;, 8&gt;' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</dfn>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <i>// Start computing liveness for this block. We iterate from the end to be able</i></td></tr>
<tr><th id="434">434</th><td><i>  // to update this for each instruction.</i></td></tr>
<tr><th id="435">435</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs5clearEv" title='llvm::LivePhysRegs::clear' data-ref="_ZN4llvm12LivePhysRegs5clearEv" data-ref-filename="_ZN4llvm12LivePhysRegs5clearEv">clear</a>();</td></tr>
<tr><th id="436">436</th><td>  <i>// We run after PEI, so we need to AddPristinesAndCSRs.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::OptForSize" title='(anonymous namespace)::FixupBWInstPass::OptForSize' data-use='w' data-ref="(anonymousnamespace)::FixupBWInstPass::OptForSize" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..OptForSize">OptForSize</a> = <a class="local col7 ref" href="#47MF" title='MF' data-ref="47MF" data-ref-filename="47MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>() ||</td></tr>
<tr><th id="440">440</th><td>               <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/CodeGen/MachineSizeOpts.h.html#_ZN4llvm21shouldOptimizeForSizeEPKNS_17MachineBasicBlockEPNS_18ProfileSummaryInfoEPKNS_25MachineBlockFrequencyInfoENS_13PGSOQueryTypeE" title='llvm::shouldOptimizeForSize' data-ref="_ZN4llvm21shouldOptimizeForSizeEPKNS_17MachineBasicBlockEPNS_18ProfileSummaryInfoEPKNS_25MachineBlockFrequencyInfoENS_13PGSOQueryTypeE" data-ref-filename="_ZN4llvm21shouldOptimizeForSizeEPKNS_17MachineBasicBlockEPNS_18ProfileSummaryInfoEPKNS_25MachineBlockFrequencyInfoENS_13PGSOQueryTypeE">shouldOptimizeForSize</a>(&amp;<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>, <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::PSI" title='(anonymous namespace)::FixupBWInstPass::PSI' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::PSI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..PSI">PSI</a>, <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::MBFI" title='(anonymous namespace)::FixupBWInstPass::MBFI' data-use='r' data-ref="(anonymousnamespace)::FixupBWInstPass::MBFI" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..MBFI">MBFI</a>);</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="50I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="50I" data-ref-filename="50I">I</dfn> = <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(); <a class="local col0 ref" href="#50I" title='I' data-ref="50I" data-ref-filename="50I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I" data-ref-filename="50I">I</a>) {</td></tr>
<tr><th id="443">443</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51MI" title='MI' data-type='llvm::MachineInstr *' data-ref="51MI" data-ref-filename="51MI">MI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#50I" title='I' data-ref="50I" data-ref-filename="50I">I</a>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="52NewMI" data-ref-filename="52NewMI"><a class="local col2 ref" href="#52NewMI" title='NewMI' data-ref="52NewMI" data-ref-filename="52NewMI">NewMI</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::FixupBWInstPass::tryReplaceInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115FixupBWInstPass15tryReplaceInstrEPN4llvm12MachineInstrERNS1_17MachineBasicBlockE">tryReplaceInstr</a>(<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI" data-ref-filename="51MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>))</td></tr>
<tr><th id="446">446</th><td>      <a class="local col9 ref" href="#49MIReplacements" title='MIReplacements' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI" data-ref-filename="51MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#52NewMI" title='NewMI' data-ref="52NewMI" data-ref-filename="52NewMI">NewMI</a></span>));</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>    <i>// We're done with this instruction, update liveness for the next one.</i></td></tr>
<tr><th id="449">449</th><td>    <a class="tu member field" href="#(anonymousnamespace)::FixupBWInstPass::LiveRegs" title='(anonymous namespace)::FixupBWInstPass::LiveRegs' data-use='m' data-ref="(anonymousnamespace)::FixupBWInstPass::LiveRegs" data-ref-filename="(anonymousnamespace)..FixupBWInstPass..LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(*<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI" data-ref-filename="51MI">MI</a>);</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <b>while</b> (!<a class="local col9 ref" href="#49MIReplacements" title='MIReplacements' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="453">453</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr *' data-ref="53MI" data-ref-filename="53MI">MI</dfn> = <a class="local col9 ref" href="#49MIReplacements" title='MIReplacements' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="454">454</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="54NewMI" data-ref-filename="54NewMI">NewMI</dfn> = <a class="local col9 ref" href="#49MIReplacements" title='MIReplacements' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="455">455</th><td>    <a class="local col9 ref" href="#49MIReplacements" title='MIReplacements' data-ref="49MIReplacements" data-ref-filename="49MIReplacements">MIReplacements</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="456">456</th><td>    <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>, <a class="local col4 ref" href="#54NewMI" title='NewMI' data-ref="54NewMI" data-ref-filename="54NewMI">NewMI</a>);</td></tr>
<tr><th id="457">457</th><td>    <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>);</td></tr>
<tr><th id="458">458</th><td>  }</td></tr>
<tr><th id="459">459</th><td>}</td></tr>
<tr><th id="460">460</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>