ARM GAS  /tmp/ccB3xO7p.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB145:
  26              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Copyright (c) 2023 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****   * in the root directory of this software component.
  14:Src/main.c    ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   ******************************************************************************
  17:Src/main.c    ****   */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include "main.h"
  21:Src/main.c    **** 
  22:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  23:Src/main.c    **** /* USER CODE BEGIN Includes */
  24:Src/main.c    **** 
  25:Src/main.c    **** /* USER CODE END Includes */
  26:Src/main.c    **** 
  27:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  28:Src/main.c    **** /* USER CODE BEGIN PTD */
  29:Src/main.c    **** 
  30:Src/main.c    **** /* USER CODE END PTD */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccB3xO7p.s 			page 2


  33:Src/main.c    **** /* USER CODE BEGIN PD */
  34:Src/main.c    **** 
  35:Src/main.c    **** /* USER CODE END PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PM */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  43:Src/main.c    **** 
  44:Src/main.c    **** TIM_HandleTypeDef htim1;
  45:Src/main.c    **** 
  46:Src/main.c    **** UART_HandleTypeDef huart3;
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE BEGIN PV */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* USER CODE END PV */
  51:Src/main.c    **** 
  52:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  53:Src/main.c    **** void SystemClock_Config(void);
  54:Src/main.c    **** static void MX_GPIO_Init(void);
  55:Src/main.c    **** static void MX_TIM1_Init(void);
  56:Src/main.c    **** static void MX_USART3_UART_Init(void);
  57:Src/main.c    **** /* USER CODE BEGIN PFP */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* USER CODE END PFP */
  60:Src/main.c    **** 
  61:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  62:Src/main.c    **** /* USER CODE BEGIN 0 */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* USER CODE END 0 */
  65:Src/main.c    **** 
  66:Src/main.c    **** /**
  67:Src/main.c    ****   * @brief  The application entry point.
  68:Src/main.c    ****   * @retval int
  69:Src/main.c    ****   */
  70:Src/main.c    **** int main(void)
  71:Src/main.c    **** {
  72:Src/main.c    ****   /* USER CODE BEGIN 1 */
  73:Src/main.c    **** 
  74:Src/main.c    ****   /* USER CODE END 1 */
  75:Src/main.c    **** 
  76:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
  77:Src/main.c    **** 
  78:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Src/main.c    ****   HAL_Init();
  80:Src/main.c    **** 
  81:Src/main.c    ****   /* USER CODE BEGIN Init */
  82:Src/main.c    **** 
  83:Src/main.c    ****   /* USER CODE END Init */
  84:Src/main.c    **** 
  85:Src/main.c    ****   /* Configure the system clock */
  86:Src/main.c    ****   SystemClock_Config();
  87:Src/main.c    **** 
  88:Src/main.c    ****   /* USER CODE BEGIN SysInit */
  89:Src/main.c    **** 
ARM GAS  /tmp/ccB3xO7p.s 			page 3


  90:Src/main.c    ****   /* USER CODE END SysInit */
  91:Src/main.c    **** 
  92:Src/main.c    ****   /* Initialize all configured peripherals */
  93:Src/main.c    ****   MX_GPIO_Init();
  94:Src/main.c    ****   MX_TIM1_Init();
  95:Src/main.c    ****   MX_USART3_UART_Init();
  96:Src/main.c    ****   /* USER CODE BEGIN 2 */
  97:Src/main.c    **** 
  98:Src/main.c    ****   /* USER CODE END 2 */
  99:Src/main.c    **** 
 100:Src/main.c    ****   /* Infinite loop */
 101:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 102:Src/main.c    ****   while (1)
 103:Src/main.c    ****   {
 104:Src/main.c    ****     /* USER CODE END WHILE */
 105:Src/main.c    ****     /* USER CODE BEGIN 3 */
 106:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 107:Src/main.c    ****     HAL_Delay(500);
 108:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 109:Src/main.c    ****     HAL_Delay(500);
 110:Src/main.c    ****   }
 111:Src/main.c    ****   /* USER CODE END 3 */
 112:Src/main.c    **** }
 113:Src/main.c    **** 
 114:Src/main.c    **** /**
 115:Src/main.c    ****   * @brief System Clock Configuration
 116:Src/main.c    ****   * @retval None
 117:Src/main.c    ****   */
 118:Src/main.c    **** void SystemClock_Config(void)
 119:Src/main.c    **** {
 120:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Src/main.c    **** 
 123:Src/main.c    ****   /** Configure the main internal regulator output voltage
 124:Src/main.c    ****   */
 125:Src/main.c    ****   __HAL_RCC_PWR_CLK_ENABLE();
 126:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 127:Src/main.c    **** 
 128:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Src/main.c    ****   * in the RCC_OscInitTypeDef structure.
 130:Src/main.c    ****   */
 131:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 132:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 192;
 138:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 139:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 140:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 141:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 142:Src/main.c    ****   {
 143:Src/main.c    ****     Error_Handler();
 144:Src/main.c    ****   }
 145:Src/main.c    **** 
 146:Src/main.c    ****   /** Activate the Over-Drive mode
ARM GAS  /tmp/ccB3xO7p.s 			page 4


 147:Src/main.c    ****   */
 148:Src/main.c    ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 149:Src/main.c    ****   {
 150:Src/main.c    ****     Error_Handler();
 151:Src/main.c    ****   }
 152:Src/main.c    **** 
 153:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
 154:Src/main.c    ****   */
 155:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 156:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 157:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 158:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 159:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 160:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 161:Src/main.c    **** 
 162:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 163:Src/main.c    ****   {
 164:Src/main.c    ****     Error_Handler();
 165:Src/main.c    ****   }
 166:Src/main.c    **** }
 167:Src/main.c    **** 
 168:Src/main.c    **** /**
 169:Src/main.c    ****   * @brief TIM1 Initialization Function
 170:Src/main.c    ****   * @param None
 171:Src/main.c    ****   * @retval None
 172:Src/main.c    ****   */
 173:Src/main.c    **** static void MX_TIM1_Init(void)
 174:Src/main.c    **** {
 175:Src/main.c    **** 
 176:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 0 */
 177:Src/main.c    **** 
 178:Src/main.c    ****   /* USER CODE END TIM1_Init 0 */
 179:Src/main.c    **** 
 180:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 181:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 182:Src/main.c    **** 
 183:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 1 */
 184:Src/main.c    **** 
 185:Src/main.c    ****   /* USER CODE END TIM1_Init 1 */
 186:Src/main.c    ****   htim1.Instance = TIM1;
 187:Src/main.c    ****   htim1.Init.Prescaler = 0;
 188:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 189:Src/main.c    ****   htim1.Init.Period = 65535;
 190:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 191:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 192:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 194:Src/main.c    ****   {
 195:Src/main.c    ****     Error_Handler();
 196:Src/main.c    ****   }
 197:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 198:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 199:Src/main.c    ****   {
 200:Src/main.c    ****     Error_Handler();
 201:Src/main.c    ****   }
 202:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 203:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
ARM GAS  /tmp/ccB3xO7p.s 			page 5


 204:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 205:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 206:Src/main.c    ****   {
 207:Src/main.c    ****     Error_Handler();
 208:Src/main.c    ****   }
 209:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 210:Src/main.c    **** 
 211:Src/main.c    ****   /* USER CODE END TIM1_Init 2 */
 212:Src/main.c    **** 
 213:Src/main.c    **** }
 214:Src/main.c    **** 
 215:Src/main.c    **** /**
 216:Src/main.c    ****   * @brief USART3 Initialization Function
 217:Src/main.c    ****   * @param None
 218:Src/main.c    ****   * @retval None
 219:Src/main.c    ****   */
 220:Src/main.c    **** static void MX_USART3_UART_Init(void)
 221:Src/main.c    **** {
 222:Src/main.c    **** 
 223:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 0 */
 224:Src/main.c    **** 
 225:Src/main.c    ****   /* USER CODE END USART3_Init 0 */
 226:Src/main.c    **** 
 227:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 1 */
 228:Src/main.c    **** 
 229:Src/main.c    ****   /* USER CODE END USART3_Init 1 */
 230:Src/main.c    ****   huart3.Instance = USART3;
 231:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 232:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 233:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 234:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 235:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 236:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 237:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 238:Src/main.c    ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 239:Src/main.c    ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 240:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 241:Src/main.c    ****   {
 242:Src/main.c    ****     Error_Handler();
 243:Src/main.c    ****   }
 244:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 2 */
 245:Src/main.c    **** 
 246:Src/main.c    ****   /* USER CODE END USART3_Init 2 */
 247:Src/main.c    **** 
 248:Src/main.c    **** }
 249:Src/main.c    **** 
 250:Src/main.c    **** /**
 251:Src/main.c    ****   * @brief GPIO Initialization Function
 252:Src/main.c    ****   * @param None
 253:Src/main.c    ****   * @retval None
 254:Src/main.c    ****   */
 255:Src/main.c    **** static void MX_GPIO_Init(void)
 256:Src/main.c    **** {
  27              		.loc 1 256 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccB3xO7p.s 			page 6


  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 257:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 257 3 view .LVU1
  41              		.loc 1 257 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0394     		str	r4, [sp, #12]
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 258:Src/main.c    **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 259:Src/main.c    **** /* USER CODE END MX_GPIO_Init_1 */
 260:Src/main.c    **** 
 261:Src/main.c    ****   /* GPIO Ports Clock Enable */
 262:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  48              		.loc 1 262 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 262 3 view .LVU4
  51              		.loc 1 262 3 view .LVU5
  52 0010 134B     		ldr	r3, .L3
  53 0012 1A6B     		ldr	r2, [r3, #48]
  54 0014 42F00202 		orr	r2, r2, #2
  55 0018 1A63     		str	r2, [r3, #48]
  56              		.loc 1 262 3 view .LVU6
  57 001a 1A6B     		ldr	r2, [r3, #48]
  58 001c 02F00202 		and	r2, r2, #2
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 262 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 262 3 view .LVU8
 263:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 263 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 263 3 view .LVU10
  67              		.loc 1 263 3 view .LVU11
  68 0024 1A6B     		ldr	r2, [r3, #48]
  69 0026 42F00802 		orr	r2, r2, #8
  70 002a 1A63     		str	r2, [r3, #48]
  71              		.loc 1 263 3 view .LVU12
  72 002c 1B6B     		ldr	r3, [r3, #48]
  73 002e 03F00803 		and	r3, r3, #8
  74 0032 0293     		str	r3, [sp, #8]
  75              		.loc 1 263 3 view .LVU13
  76 0034 029B     		ldr	r3, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 263 3 view .LVU14
 264:Src/main.c    **** 
 265:Src/main.c    ****   /*Configure GPIO pin Output Level */
ARM GAS  /tmp/ccB3xO7p.s 			page 7


 266:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
  79              		.loc 1 266 3 view .LVU15
  80 0036 0B4D     		ldr	r5, .L3+4
  81 0038 2246     		mov	r2, r4
  82 003a 4FF48141 		mov	r1, #16512
  83 003e 2846     		mov	r0, r5
  84 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  85              	.LVL0:
 267:Src/main.c    **** 
 268:Src/main.c    ****   /*Configure GPIO pins : PB14 PB7 */
 269:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
  86              		.loc 1 269 3 view .LVU16
  87              		.loc 1 269 23 is_stmt 0 view .LVU17
  88 0044 4FF48143 		mov	r3, #16512
  89 0048 0393     		str	r3, [sp, #12]
 270:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  90              		.loc 1 270 3 is_stmt 1 view .LVU18
  91              		.loc 1 270 24 is_stmt 0 view .LVU19
  92 004a 0123     		movs	r3, #1
  93 004c 0493     		str	r3, [sp, #16]
 271:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 271 3 is_stmt 1 view .LVU20
  95              		.loc 1 271 24 is_stmt 0 view .LVU21
  96 004e 0594     		str	r4, [sp, #20]
 272:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  97              		.loc 1 272 3 is_stmt 1 view .LVU22
  98              		.loc 1 272 25 is_stmt 0 view .LVU23
  99 0050 0694     		str	r4, [sp, #24]
 273:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 100              		.loc 1 273 3 is_stmt 1 view .LVU24
 101 0052 03A9     		add	r1, sp, #12
 102 0054 2846     		mov	r0, r5
 103 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 104              	.LVL1:
 274:Src/main.c    **** 
 275:Src/main.c    **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 276:Src/main.c    **** /* USER CODE END MX_GPIO_Init_2 */
 277:Src/main.c    **** }
 105              		.loc 1 277 1 is_stmt 0 view .LVU25
 106 005a 09B0     		add	sp, sp, #36
 107              	.LCFI2:
 108              		.cfi_def_cfa_offset 12
 109              		@ sp needed
 110 005c 30BD     		pop	{r4, r5, pc}
 111              	.L4:
 112 005e 00BF     		.align	2
 113              	.L3:
 114 0060 00380240 		.word	1073887232
 115 0064 00040240 		.word	1073873920
 116              		.cfi_endproc
 117              	.LFE145:
 119              		.section	.text.Error_Handler,"ax",%progbits
 120              		.align	1
 121              		.global	Error_Handler
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
ARM GAS  /tmp/ccB3xO7p.s 			page 8


 125              		.fpu fpv5-d16
 127              	Error_Handler:
 128              	.LFB146:
 278:Src/main.c    **** 
 279:Src/main.c    **** /* USER CODE BEGIN 4 */
 280:Src/main.c    **** 
 281:Src/main.c    **** /* USER CODE END 4 */
 282:Src/main.c    **** 
 283:Src/main.c    **** /**
 284:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 285:Src/main.c    ****   * @retval None
 286:Src/main.c    ****   */
 287:Src/main.c    **** void Error_Handler(void)
 288:Src/main.c    **** {
 129              		.loc 1 288 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ Volatile: function does not return.
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 289:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 290:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 291:Src/main.c    ****   __disable_irq();
 135              		.loc 1 291 3 view .LVU27
 136              	.LBB6:
 137              	.LBI6:
 138              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /tmp/ccB3xO7p.s 			page 9


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccB3xO7p.s 			page 10


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 139              		.loc 2 140 27 view .LVU28
 140              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /tmp/ccB3xO7p.s 			page 11


 141              		.loc 2 142 3 view .LVU29
 142              		.syntax unified
 143              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 144 0000 72B6     		cpsid i
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L6:
 149              	.LBE7:
 150              	.LBE6:
 292:Src/main.c    ****   while (1)
 151              		.loc 1 292 3 discriminator 1 view .LVU30
 293:Src/main.c    ****   {
 294:Src/main.c    ****   }
 152              		.loc 1 294 3 discriminator 1 view .LVU31
 292:Src/main.c    ****   while (1)
 153              		.loc 1 292 9 discriminator 1 view .LVU32
 154 0002 FEE7     		b	.L6
 155              		.cfi_endproc
 156              	.LFE146:
 158              		.section	.text.MX_TIM1_Init,"ax",%progbits
 159              		.align	1
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu fpv5-d16
 165              	MX_TIM1_Init:
 166              	.LFB143:
 174:Src/main.c    **** 
 167              		.loc 1 174 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 32
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 00B5     		push	{lr}
 172              	.LCFI3:
 173              		.cfi_def_cfa_offset 4
 174              		.cfi_offset 14, -4
 175 0002 89B0     		sub	sp, sp, #36
 176              	.LCFI4:
 177              		.cfi_def_cfa_offset 40
 180:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 178              		.loc 1 180 3 view .LVU34
 180:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 179              		.loc 1 180 26 is_stmt 0 view .LVU35
 180 0004 0023     		movs	r3, #0
 181 0006 0493     		str	r3, [sp, #16]
 182 0008 0593     		str	r3, [sp, #20]
 183 000a 0693     		str	r3, [sp, #24]
 184 000c 0793     		str	r3, [sp, #28]
 181:Src/main.c    **** 
 185              		.loc 1 181 3 is_stmt 1 view .LVU36
 181:Src/main.c    **** 
 186              		.loc 1 181 27 is_stmt 0 view .LVU37
 187 000e 0193     		str	r3, [sp, #4]
 188 0010 0293     		str	r3, [sp, #8]
 189 0012 0393     		str	r3, [sp, #12]
 186:Src/main.c    ****   htim1.Init.Prescaler = 0;
ARM GAS  /tmp/ccB3xO7p.s 			page 12


 190              		.loc 1 186 3 is_stmt 1 view .LVU38
 186:Src/main.c    ****   htim1.Init.Prescaler = 0;
 191              		.loc 1 186 18 is_stmt 0 view .LVU39
 192 0014 1348     		ldr	r0, .L15
 193 0016 144A     		ldr	r2, .L15+4
 194 0018 0260     		str	r2, [r0]
 187:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 195              		.loc 1 187 3 is_stmt 1 view .LVU40
 187:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 196              		.loc 1 187 24 is_stmt 0 view .LVU41
 197 001a 4360     		str	r3, [r0, #4]
 188:Src/main.c    ****   htim1.Init.Period = 65535;
 198              		.loc 1 188 3 is_stmt 1 view .LVU42
 188:Src/main.c    ****   htim1.Init.Period = 65535;
 199              		.loc 1 188 26 is_stmt 0 view .LVU43
 200 001c 8360     		str	r3, [r0, #8]
 189:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 201              		.loc 1 189 3 is_stmt 1 view .LVU44
 189:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 202              		.loc 1 189 21 is_stmt 0 view .LVU45
 203 001e 4FF6FF72 		movw	r2, #65535
 204 0022 C260     		str	r2, [r0, #12]
 190:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 205              		.loc 1 190 3 is_stmt 1 view .LVU46
 190:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 206              		.loc 1 190 28 is_stmt 0 view .LVU47
 207 0024 0361     		str	r3, [r0, #16]
 191:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 208              		.loc 1 191 3 is_stmt 1 view .LVU48
 191:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 209              		.loc 1 191 32 is_stmt 0 view .LVU49
 210 0026 4361     		str	r3, [r0, #20]
 192:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 211              		.loc 1 192 3 is_stmt 1 view .LVU50
 192:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 212              		.loc 1 192 32 is_stmt 0 view .LVU51
 213 0028 8361     		str	r3, [r0, #24]
 193:Src/main.c    ****   {
 214              		.loc 1 193 3 is_stmt 1 view .LVU52
 193:Src/main.c    ****   {
 215              		.loc 1 193 7 is_stmt 0 view .LVU53
 216 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 217              	.LVL2:
 193:Src/main.c    ****   {
 218              		.loc 1 193 6 view .LVU54
 219 002e 98B9     		cbnz	r0, .L12
 197:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 220              		.loc 1 197 3 is_stmt 1 view .LVU55
 197:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 221              		.loc 1 197 34 is_stmt 0 view .LVU56
 222 0030 4FF48053 		mov	r3, #4096
 223 0034 0493     		str	r3, [sp, #16]
 198:Src/main.c    ****   {
 224              		.loc 1 198 3 is_stmt 1 view .LVU57
 198:Src/main.c    ****   {
 225              		.loc 1 198 7 is_stmt 0 view .LVU58
 226 0036 04A9     		add	r1, sp, #16
ARM GAS  /tmp/ccB3xO7p.s 			page 13


 227 0038 0A48     		ldr	r0, .L15
 228 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 229              	.LVL3:
 198:Src/main.c    ****   {
 230              		.loc 1 198 6 view .LVU59
 231 003e 68B9     		cbnz	r0, .L13
 202:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 232              		.loc 1 202 3 is_stmt 1 view .LVU60
 202:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 233              		.loc 1 202 37 is_stmt 0 view .LVU61
 234 0040 0023     		movs	r3, #0
 235 0042 0193     		str	r3, [sp, #4]
 203:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 236              		.loc 1 203 3 is_stmt 1 view .LVU62
 203:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 237              		.loc 1 203 38 is_stmt 0 view .LVU63
 238 0044 0293     		str	r3, [sp, #8]
 204:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 239              		.loc 1 204 3 is_stmt 1 view .LVU64
 204:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 240              		.loc 1 204 33 is_stmt 0 view .LVU65
 241 0046 0393     		str	r3, [sp, #12]
 205:Src/main.c    ****   {
 242              		.loc 1 205 3 is_stmt 1 view .LVU66
 205:Src/main.c    ****   {
 243              		.loc 1 205 7 is_stmt 0 view .LVU67
 244 0048 01A9     		add	r1, sp, #4
 245 004a 0648     		ldr	r0, .L15
 246 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 247              	.LVL4:
 205:Src/main.c    ****   {
 248              		.loc 1 205 6 view .LVU68
 249 0050 30B9     		cbnz	r0, .L14
 213:Src/main.c    **** 
 250              		.loc 1 213 1 view .LVU69
 251 0052 09B0     		add	sp, sp, #36
 252              	.LCFI5:
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 4
 255              		@ sp needed
 256 0054 5DF804FB 		ldr	pc, [sp], #4
 257              	.L12:
 258              	.LCFI6:
 259              		.cfi_restore_state
 195:Src/main.c    ****   }
 260              		.loc 1 195 5 is_stmt 1 view .LVU70
 261 0058 FFF7FEFF 		bl	Error_Handler
 262              	.LVL5:
 263              	.L13:
 200:Src/main.c    ****   }
 264              		.loc 1 200 5 view .LVU71
 265 005c FFF7FEFF 		bl	Error_Handler
 266              	.LVL6:
 267              	.L14:
 207:Src/main.c    ****   }
 268              		.loc 1 207 5 view .LVU72
 269 0060 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccB3xO7p.s 			page 14


 270              	.LVL7:
 271              	.L16:
 272              		.align	2
 273              	.L15:
 274 0064 00000000 		.word	.LANCHOR0
 275 0068 00000140 		.word	1073807360
 276              		.cfi_endproc
 277              	.LFE143:
 279              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 280              		.align	1
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv5-d16
 286              	MX_USART3_UART_Init:
 287              	.LFB144:
 221:Src/main.c    **** 
 288              		.loc 1 221 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292 0000 08B5     		push	{r3, lr}
 293              	.LCFI7:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 3, -8
 296              		.cfi_offset 14, -4
 230:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 297              		.loc 1 230 3 view .LVU74
 230:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 298              		.loc 1 230 19 is_stmt 0 view .LVU75
 299 0002 0B48     		ldr	r0, .L21
 300 0004 0B4B     		ldr	r3, .L21+4
 301 0006 0360     		str	r3, [r0]
 231:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 302              		.loc 1 231 3 is_stmt 1 view .LVU76
 231:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 303              		.loc 1 231 24 is_stmt 0 view .LVU77
 304 0008 4FF4E133 		mov	r3, #115200
 305 000c 4360     		str	r3, [r0, #4]
 232:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 306              		.loc 1 232 3 is_stmt 1 view .LVU78
 232:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 307              		.loc 1 232 26 is_stmt 0 view .LVU79
 308 000e 0023     		movs	r3, #0
 309 0010 8360     		str	r3, [r0, #8]
 233:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 310              		.loc 1 233 3 is_stmt 1 view .LVU80
 233:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 311              		.loc 1 233 24 is_stmt 0 view .LVU81
 312 0012 C360     		str	r3, [r0, #12]
 234:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 313              		.loc 1 234 3 is_stmt 1 view .LVU82
 234:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 314              		.loc 1 234 22 is_stmt 0 view .LVU83
 315 0014 0361     		str	r3, [r0, #16]
 235:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 316              		.loc 1 235 3 is_stmt 1 view .LVU84
ARM GAS  /tmp/ccB3xO7p.s 			page 15


 235:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 317              		.loc 1 235 20 is_stmt 0 view .LVU85
 318 0016 0C22     		movs	r2, #12
 319 0018 4261     		str	r2, [r0, #20]
 236:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 320              		.loc 1 236 3 is_stmt 1 view .LVU86
 236:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 321              		.loc 1 236 25 is_stmt 0 view .LVU87
 322 001a 8361     		str	r3, [r0, #24]
 237:Src/main.c    ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 323              		.loc 1 237 3 is_stmt 1 view .LVU88
 237:Src/main.c    ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 324              		.loc 1 237 28 is_stmt 0 view .LVU89
 325 001c C361     		str	r3, [r0, #28]
 238:Src/main.c    ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 326              		.loc 1 238 3 is_stmt 1 view .LVU90
 238:Src/main.c    ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 327              		.loc 1 238 30 is_stmt 0 view .LVU91
 328 001e 0362     		str	r3, [r0, #32]
 239:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 329              		.loc 1 239 3 is_stmt 1 view .LVU92
 239:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 330              		.loc 1 239 38 is_stmt 0 view .LVU93
 331 0020 4362     		str	r3, [r0, #36]
 240:Src/main.c    ****   {
 332              		.loc 1 240 3 is_stmt 1 view .LVU94
 240:Src/main.c    ****   {
 333              		.loc 1 240 7 is_stmt 0 view .LVU95
 334 0022 FFF7FEFF 		bl	HAL_UART_Init
 335              	.LVL8:
 240:Src/main.c    ****   {
 336              		.loc 1 240 6 view .LVU96
 337 0026 00B9     		cbnz	r0, .L20
 248:Src/main.c    **** 
 338              		.loc 1 248 1 view .LVU97
 339 0028 08BD     		pop	{r3, pc}
 340              	.L20:
 242:Src/main.c    ****   }
 341              		.loc 1 242 5 is_stmt 1 view .LVU98
 342 002a FFF7FEFF 		bl	Error_Handler
 343              	.LVL9:
 344              	.L22:
 345 002e 00BF     		.align	2
 346              	.L21:
 347 0030 00000000 		.word	.LANCHOR1
 348 0034 00480040 		.word	1073760256
 349              		.cfi_endproc
 350              	.LFE144:
 352              		.section	.text.SystemClock_Config,"ax",%progbits
 353              		.align	1
 354              		.global	SystemClock_Config
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 358              		.fpu fpv5-d16
 360              	SystemClock_Config:
 361              	.LFB142:
ARM GAS  /tmp/ccB3xO7p.s 			page 16


 119:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 362              		.loc 1 119 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 80
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 00B5     		push	{lr}
 367              	.LCFI8:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 14, -4
 370 0002 95B0     		sub	sp, sp, #84
 371              	.LCFI9:
 372              		.cfi_def_cfa_offset 88
 120:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 373              		.loc 1 120 3 view .LVU100
 120:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 374              		.loc 1 120 22 is_stmt 0 view .LVU101
 375 0004 3422     		movs	r2, #52
 376 0006 0021     		movs	r1, #0
 377 0008 07A8     		add	r0, sp, #28
 378 000a FFF7FEFF 		bl	memset
 379              	.LVL10:
 121:Src/main.c    **** 
 380              		.loc 1 121 3 is_stmt 1 view .LVU102
 121:Src/main.c    **** 
 381              		.loc 1 121 22 is_stmt 0 view .LVU103
 382 000e 0023     		movs	r3, #0
 383 0010 0293     		str	r3, [sp, #8]
 384 0012 0393     		str	r3, [sp, #12]
 385 0014 0493     		str	r3, [sp, #16]
 386 0016 0593     		str	r3, [sp, #20]
 387 0018 0693     		str	r3, [sp, #24]
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 388              		.loc 1 125 3 is_stmt 1 view .LVU104
 389              	.LBB8:
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 390              		.loc 1 125 3 view .LVU105
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 391              		.loc 1 125 3 view .LVU106
 392 001a 224A     		ldr	r2, .L31
 393 001c 116C     		ldr	r1, [r2, #64]
 394 001e 41F08051 		orr	r1, r1, #268435456
 395 0022 1164     		str	r1, [r2, #64]
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 396              		.loc 1 125 3 view .LVU107
 397 0024 126C     		ldr	r2, [r2, #64]
 398 0026 02F08052 		and	r2, r2, #268435456
 399 002a 0092     		str	r2, [sp]
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 400              		.loc 1 125 3 view .LVU108
 401 002c 009A     		ldr	r2, [sp]
 402              	.LBE8:
 125:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 403              		.loc 1 125 3 view .LVU109
 126:Src/main.c    **** 
 404              		.loc 1 126 3 view .LVU110
 405              	.LBB9:
 126:Src/main.c    **** 
ARM GAS  /tmp/ccB3xO7p.s 			page 17


 406              		.loc 1 126 3 view .LVU111
 126:Src/main.c    **** 
 407              		.loc 1 126 3 view .LVU112
 408 002e 1E4A     		ldr	r2, .L31+4
 409 0030 1168     		ldr	r1, [r2]
 410 0032 41F44041 		orr	r1, r1, #49152
 411 0036 1160     		str	r1, [r2]
 126:Src/main.c    **** 
 412              		.loc 1 126 3 view .LVU113
 413 0038 1268     		ldr	r2, [r2]
 414 003a 02F44042 		and	r2, r2, #49152
 415 003e 0192     		str	r2, [sp, #4]
 126:Src/main.c    **** 
 416              		.loc 1 126 3 view .LVU114
 417 0040 019A     		ldr	r2, [sp, #4]
 418              	.LBE9:
 126:Src/main.c    **** 
 419              		.loc 1 126 3 view .LVU115
 131:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 420              		.loc 1 131 3 view .LVU116
 131:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 421              		.loc 1 131 36 is_stmt 0 view .LVU117
 422 0042 0222     		movs	r2, #2
 423 0044 0792     		str	r2, [sp, #28]
 132:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 424              		.loc 1 132 3 is_stmt 1 view .LVU118
 132:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 425              		.loc 1 132 30 is_stmt 0 view .LVU119
 426 0046 0121     		movs	r1, #1
 427 0048 0A91     		str	r1, [sp, #40]
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 428              		.loc 1 133 3 is_stmt 1 view .LVU120
 133:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 429              		.loc 1 133 41 is_stmt 0 view .LVU121
 430 004a 1021     		movs	r1, #16
 431 004c 0B91     		str	r1, [sp, #44]
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 432              		.loc 1 134 3 is_stmt 1 view .LVU122
 134:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 433              		.loc 1 134 34 is_stmt 0 view .LVU123
 434 004e 0D92     		str	r2, [sp, #52]
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 435              		.loc 1 135 3 is_stmt 1 view .LVU124
 135:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 8;
 436              		.loc 1 135 35 is_stmt 0 view .LVU125
 437 0050 0E93     		str	r3, [sp, #56]
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 192;
 438              		.loc 1 136 3 is_stmt 1 view .LVU126
 136:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 192;
 439              		.loc 1 136 30 is_stmt 0 view .LVU127
 440 0052 0823     		movs	r3, #8
 441 0054 0F93     		str	r3, [sp, #60]
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 442              		.loc 1 137 3 is_stmt 1 view .LVU128
 137:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 443              		.loc 1 137 30 is_stmt 0 view .LVU129
 444 0056 C023     		movs	r3, #192
ARM GAS  /tmp/ccB3xO7p.s 			page 18


 445 0058 1093     		str	r3, [sp, #64]
 138:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 446              		.loc 1 138 3 is_stmt 1 view .LVU130
 138:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 447              		.loc 1 138 30 is_stmt 0 view .LVU131
 448 005a 1192     		str	r2, [sp, #68]
 139:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 449              		.loc 1 139 3 is_stmt 1 view .LVU132
 139:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 450              		.loc 1 139 30 is_stmt 0 view .LVU133
 451 005c 1292     		str	r2, [sp, #72]
 140:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 452              		.loc 1 140 3 is_stmt 1 view .LVU134
 140:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 453              		.loc 1 140 30 is_stmt 0 view .LVU135
 454 005e 1392     		str	r2, [sp, #76]
 141:Src/main.c    ****   {
 455              		.loc 1 141 3 is_stmt 1 view .LVU136
 141:Src/main.c    ****   {
 456              		.loc 1 141 7 is_stmt 0 view .LVU137
 457 0060 07A8     		add	r0, sp, #28
 458 0062 FFF7FEFF 		bl	HAL_RCC_OscConfig
 459              	.LVL11:
 141:Src/main.c    ****   {
 460              		.loc 1 141 6 view .LVU138
 461 0066 B0B9     		cbnz	r0, .L28
 148:Src/main.c    ****   {
 462              		.loc 1 148 3 is_stmt 1 view .LVU139
 148:Src/main.c    ****   {
 463              		.loc 1 148 7 is_stmt 0 view .LVU140
 464 0068 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 465              	.LVL12:
 148:Src/main.c    ****   {
 466              		.loc 1 148 6 view .LVU141
 467 006c A8B9     		cbnz	r0, .L29
 155:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 468              		.loc 1 155 3 is_stmt 1 view .LVU142
 155:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 469              		.loc 1 155 31 is_stmt 0 view .LVU143
 470 006e 0F23     		movs	r3, #15
 471 0070 0293     		str	r3, [sp, #8]
 157:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 472              		.loc 1 157 3 is_stmt 1 view .LVU144
 157:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 473              		.loc 1 157 34 is_stmt 0 view .LVU145
 474 0072 0223     		movs	r3, #2
 475 0074 0393     		str	r3, [sp, #12]
 158:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 476              		.loc 1 158 3 is_stmt 1 view .LVU146
 158:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 477              		.loc 1 158 35 is_stmt 0 view .LVU147
 478 0076 0023     		movs	r3, #0
 479 0078 0493     		str	r3, [sp, #16]
 159:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 480              		.loc 1 159 3 is_stmt 1 view .LVU148
 159:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 481              		.loc 1 159 36 is_stmt 0 view .LVU149
ARM GAS  /tmp/ccB3xO7p.s 			page 19


 482 007a 4FF4A053 		mov	r3, #5120
 483 007e 0593     		str	r3, [sp, #20]
 160:Src/main.c    **** 
 484              		.loc 1 160 3 is_stmt 1 view .LVU150
 160:Src/main.c    **** 
 485              		.loc 1 160 36 is_stmt 0 view .LVU151
 486 0080 4FF4E053 		mov	r3, #7168
 487 0084 0693     		str	r3, [sp, #24]
 162:Src/main.c    ****   {
 488              		.loc 1 162 3 is_stmt 1 view .LVU152
 162:Src/main.c    ****   {
 489              		.loc 1 162 7 is_stmt 0 view .LVU153
 490 0086 0621     		movs	r1, #6
 491 0088 02A8     		add	r0, sp, #8
 492 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 493              	.LVL13:
 162:Src/main.c    ****   {
 494              		.loc 1 162 6 view .LVU154
 495 008e 30B9     		cbnz	r0, .L30
 166:Src/main.c    **** 
 496              		.loc 1 166 1 view .LVU155
 497 0090 15B0     		add	sp, sp, #84
 498              	.LCFI10:
 499              		.cfi_remember_state
 500              		.cfi_def_cfa_offset 4
 501              		@ sp needed
 502 0092 5DF804FB 		ldr	pc, [sp], #4
 503              	.L28:
 504              	.LCFI11:
 505              		.cfi_restore_state
 143:Src/main.c    ****   }
 506              		.loc 1 143 5 is_stmt 1 view .LVU156
 507 0096 FFF7FEFF 		bl	Error_Handler
 508              	.LVL14:
 509              	.L29:
 150:Src/main.c    ****   }
 510              		.loc 1 150 5 view .LVU157
 511 009a FFF7FEFF 		bl	Error_Handler
 512              	.LVL15:
 513              	.L30:
 164:Src/main.c    ****   }
 514              		.loc 1 164 5 view .LVU158
 515 009e FFF7FEFF 		bl	Error_Handler
 516              	.LVL16:
 517              	.L32:
 518 00a2 00BF     		.align	2
 519              	.L31:
 520 00a4 00380240 		.word	1073887232
 521 00a8 00700040 		.word	1073770496
 522              		.cfi_endproc
 523              	.LFE142:
 525              		.section	.text.main,"ax",%progbits
 526              		.align	1
 527              		.global	main
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
ARM GAS  /tmp/ccB3xO7p.s 			page 20


 531              		.fpu fpv5-d16
 533              	main:
 534              	.LFB141:
  71:Src/main.c    ****   /* USER CODE BEGIN 1 */
 535              		.loc 1 71 1 view -0
 536              		.cfi_startproc
 537              		@ Volatile: function does not return.
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540 0000 08B5     		push	{r3, lr}
 541              	.LCFI12:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 3, -8
 544              		.cfi_offset 14, -4
  79:Src/main.c    **** 
 545              		.loc 1 79 3 view .LVU160
 546 0002 FFF7FEFF 		bl	HAL_Init
 547              	.LVL17:
  86:Src/main.c    **** 
 548              		.loc 1 86 3 view .LVU161
 549 0006 FFF7FEFF 		bl	SystemClock_Config
 550              	.LVL18:
  93:Src/main.c    ****   MX_TIM1_Init();
 551              		.loc 1 93 3 view .LVU162
 552 000a FFF7FEFF 		bl	MX_GPIO_Init
 553              	.LVL19:
  94:Src/main.c    ****   MX_USART3_UART_Init();
 554              		.loc 1 94 3 view .LVU163
 555 000e FFF7FEFF 		bl	MX_TIM1_Init
 556              	.LVL20:
  95:Src/main.c    ****   /* USER CODE BEGIN 2 */
 557              		.loc 1 95 3 view .LVU164
 558 0012 FFF7FEFF 		bl	MX_USART3_UART_Init
 559              	.LVL21:
 560              	.L34:
 102:Src/main.c    ****   {
 561              		.loc 1 102 3 discriminator 1 view .LVU165
 106:Src/main.c    ****     HAL_Delay(500);
 562              		.loc 1 106 5 discriminator 1 view .LVU166
 563 0016 0B4C     		ldr	r4, .L36
 564 0018 0022     		movs	r2, #0
 565 001a 4FF48041 		mov	r1, #16384
 566 001e 2046     		mov	r0, r4
 567 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 568              	.LVL22:
 107:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 569              		.loc 1 107 5 discriminator 1 view .LVU167
 570 0024 4FF4FA70 		mov	r0, #500
 571 0028 FFF7FEFF 		bl	HAL_Delay
 572              	.LVL23:
 108:Src/main.c    ****     HAL_Delay(500);
 573              		.loc 1 108 5 discriminator 1 view .LVU168
 574 002c 0122     		movs	r2, #1
 575 002e 4FF48041 		mov	r1, #16384
 576 0032 2046     		mov	r0, r4
 577 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 578              	.LVL24:
ARM GAS  /tmp/ccB3xO7p.s 			page 21


 109:Src/main.c    ****   }
 579              		.loc 1 109 5 discriminator 1 view .LVU169
 580 0038 4FF4FA70 		mov	r0, #500
 581 003c FFF7FEFF 		bl	HAL_Delay
 582              	.LVL25:
 102:Src/main.c    ****   {
 583              		.loc 1 102 9 discriminator 1 view .LVU170
 584 0040 E9E7     		b	.L34
 585              	.L37:
 586 0042 00BF     		.align	2
 587              	.L36:
 588 0044 00040240 		.word	1073873920
 589              		.cfi_endproc
 590              	.LFE141:
 592              		.global	huart3
 593              		.global	htim1
 594              		.section	.bss.htim1,"aw",%nobits
 595              		.align	2
 596              		.set	.LANCHOR0,. + 0
 599              	htim1:
 600 0000 00000000 		.space	76
 600      00000000 
 600      00000000 
 600      00000000 
 600      00000000 
 601              		.section	.bss.huart3,"aw",%nobits
 602              		.align	2
 603              		.set	.LANCHOR1,. + 0
 606              	huart3:
 607 0000 00000000 		.space	136
 607      00000000 
 607      00000000 
 607      00000000 
 607      00000000 
 608              		.text
 609              	.Letext0:
 610              		.file 3 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h"
 611              		.file 4 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 612              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 613              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 614              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 615              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 616              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 617              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 618              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 619              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 620              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 621              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 622              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 623              		.file 16 "<built-in>"
ARM GAS  /tmp/ccB3xO7p.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccB3xO7p.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccB3xO7p.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccB3xO7p.s:114    .text.MX_GPIO_Init:0000000000000060 $d
     /tmp/ccB3xO7p.s:120    .text.Error_Handler:0000000000000000 $t
     /tmp/ccB3xO7p.s:127    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccB3xO7p.s:159    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccB3xO7p.s:165    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccB3xO7p.s:274    .text.MX_TIM1_Init:0000000000000064 $d
     /tmp/ccB3xO7p.s:280    .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/ccB3xO7p.s:286    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/ccB3xO7p.s:347    .text.MX_USART3_UART_Init:0000000000000030 $d
     /tmp/ccB3xO7p.s:353    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccB3xO7p.s:360    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccB3xO7p.s:520    .text.SystemClock_Config:00000000000000a4 $d
     /tmp/ccB3xO7p.s:526    .text.main:0000000000000000 $t
     /tmp/ccB3xO7p.s:533    .text.main:0000000000000000 main
     /tmp/ccB3xO7p.s:588    .text.main:0000000000000044 $d
     /tmp/ccB3xO7p.s:606    .bss.huart3:0000000000000000 huart3
     /tmp/ccB3xO7p.s:599    .bss.htim1:0000000000000000 htim1
     /tmp/ccB3xO7p.s:595    .bss.htim1:0000000000000000 $d
     /tmp/ccB3xO7p.s:602    .bss.huart3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
