<stg><name>FFT_Stage2_vectorstreamIn_arrayOut_parametize</name>


<trans_list>

<trans id="238" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %m45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:18 %specperformance_ln523 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln523"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %store_ln0 = store i8 0, i8 %m45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln523 = br void %fpga_resource_hint.VITIS_LOOP_527_1.15

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:0 %m45_load = load i8 %m45

]]></Node>
<StgValue><ssdm name="m45_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %m45_load, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:7 %data_s1_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector

]]></Node>
<StgValue><ssdm name="data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:8 %trunc_ln526 = trunc i256 %data_s1_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln526"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:9 %trunc_ln526_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln526_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:10 %trunc_ln526_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln526_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:11 %trunc_ln526_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln526_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:12 %trunc_ln526_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln526_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:13 %trunc_ln526_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln526_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:14 %trunc_ln526_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln526_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:15 %trunc_ln526_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln526_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:16 %d0 = bitcast i32 %trunc_ln526

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:17 %d0_9 = bitcast i32 %trunc_ln526_7

]]></Node>
<StgValue><ssdm name="d0_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:18 %d0_10 = bitcast i32 %trunc_ln526_8

]]></Node>
<StgValue><ssdm name="d0_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:19 %d0_11 = bitcast i32 %trunc_ln526_9

]]></Node>
<StgValue><ssdm name="d0_11"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:20 %d1_25 = bitcast i32 %trunc_ln526_s

]]></Node>
<StgValue><ssdm name="d1_25"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:21 %d1_26 = bitcast i32 %trunc_ln526_1

]]></Node>
<StgValue><ssdm name="d1_26"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:22 %d1 = bitcast i32 %trunc_ln526_2

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:23 %d1_27 = bitcast i32 %trunc_ln526_3

]]></Node>
<StgValue><ssdm name="d1_27"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:72 %m = add i8 %m45_load, i8 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:73 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %m, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:74 %store_ln523 = store i8 %m, i8 %m45

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:75 %br_ln523 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_527_1.15, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="86" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="102" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="110" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="126" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="134" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="142" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="150" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="158" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="166" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:26 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:30 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:34 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:38 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:42 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:46 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:50 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:54 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:2 %speclooptripcount_ln523 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln523"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:3 %specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln523"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:4 %specperformance_ln524 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln524"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:6 %zext_ln523 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln523"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:24 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:27 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:28 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:31 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:32 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:35 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:36 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:39 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:40 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:43 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:44 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:47 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:48 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:51 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:52 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:55 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:56 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:58 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:60 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:62 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:64 %store_ln539 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:65 %store_ln540 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:66 %store_ln541 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:67 %store_ln542 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:68 %store_ln539 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:69 %store_ln540 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:70 %store_ln541 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:71 %store_ln542 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="254" name="data_s1_stream_vector" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</port>
<port id="255" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="256" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="257" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="259" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="261" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="262" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="264" from="StgValue_263" to="m45" fromId="263" toId="18">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="19">
</dataflow>
<dataflow id="267" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0" to="specmemcore_ln0" fromId="259" toId="19">
</dataflow>
<dataflow id="269" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="19">
</dataflow>
<dataflow id="271" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="19">
</dataflow>
<dataflow id="273" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="19">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="20">
</dataflow>
<dataflow id="275" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1" to="specmemcore_ln0" fromId="260" toId="20">
</dataflow>
<dataflow id="276" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="20">
</dataflow>
<dataflow id="277" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="20">
</dataflow>
<dataflow id="278" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="20">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="21">
</dataflow>
<dataflow id="280" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2" to="specmemcore_ln0" fromId="261" toId="21">
</dataflow>
<dataflow id="281" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="21">
</dataflow>
<dataflow id="282" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="21">
</dataflow>
<dataflow id="283" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="21">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="22">
</dataflow>
<dataflow id="285" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3" to="specmemcore_ln0" fromId="262" toId="22">
</dataflow>
<dataflow id="286" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="22">
</dataflow>
<dataflow id="287" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="22">
</dataflow>
<dataflow id="288" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="22">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="23">
</dataflow>
<dataflow id="290" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0" to="specmemcore_ln0" fromId="255" toId="23">
</dataflow>
<dataflow id="291" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="23">
</dataflow>
<dataflow id="292" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="23">
</dataflow>
<dataflow id="293" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="23">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="24">
</dataflow>
<dataflow id="295" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1" to="specmemcore_ln0" fromId="256" toId="24">
</dataflow>
<dataflow id="296" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="24">
</dataflow>
<dataflow id="297" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="24">
</dataflow>
<dataflow id="298" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="24">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="25">
</dataflow>
<dataflow id="300" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2" to="specmemcore_ln0" fromId="257" toId="25">
</dataflow>
<dataflow id="301" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="25">
</dataflow>
<dataflow id="302" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="25">
</dataflow>
<dataflow id="303" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="25">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="26">
</dataflow>
<dataflow id="305" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3" to="specmemcore_ln0" fromId="258" toId="26">
</dataflow>
<dataflow id="306" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="26">
</dataflow>
<dataflow id="307" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="26">
</dataflow>
<dataflow id="308" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="26">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="27">
</dataflow>
<dataflow id="311" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0" to="specmemcore_ln0" fromId="310" toId="27">
</dataflow>
<dataflow id="312" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="27">
</dataflow>
<dataflow id="313" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="27">
</dataflow>
<dataflow id="314" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="27">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="28">
</dataflow>
<dataflow id="317" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1" to="specmemcore_ln0" fromId="316" toId="28">
</dataflow>
<dataflow id="318" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="28">
</dataflow>
<dataflow id="319" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="28">
</dataflow>
<dataflow id="320" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="28">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="29">
</dataflow>
<dataflow id="323" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2" to="specmemcore_ln0" fromId="322" toId="29">
</dataflow>
<dataflow id="324" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="29">
</dataflow>
<dataflow id="325" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="29">
</dataflow>
<dataflow id="326" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="29">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="30">
</dataflow>
<dataflow id="329" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3" to="specmemcore_ln0" fromId="328" toId="30">
</dataflow>
<dataflow id="330" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="30">
</dataflow>
<dataflow id="331" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="30">
</dataflow>
<dataflow id="332" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="30">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="31">
</dataflow>
<dataflow id="335" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0" to="specmemcore_ln0" fromId="334" toId="31">
</dataflow>
<dataflow id="336" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="31">
</dataflow>
<dataflow id="337" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="31">
</dataflow>
<dataflow id="338" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="31">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="32">
</dataflow>
<dataflow id="341" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1" to="specmemcore_ln0" fromId="340" toId="32">
</dataflow>
<dataflow id="342" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="32">
</dataflow>
<dataflow id="343" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="32">
</dataflow>
<dataflow id="344" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="32">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="33">
</dataflow>
<dataflow id="347" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2" to="specmemcore_ln0" fromId="346" toId="33">
</dataflow>
<dataflow id="348" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="33">
</dataflow>
<dataflow id="349" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="33">
</dataflow>
<dataflow id="350" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="33">
</dataflow>
<dataflow id="351" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="265" toId="34">
</dataflow>
<dataflow id="353" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3" to="specmemcore_ln0" fromId="352" toId="34">
</dataflow>
<dataflow id="354" from="StgValue_268" to="specmemcore_ln0" fromId="268" toId="34">
</dataflow>
<dataflow id="355" from="StgValue_270" to="specmemcore_ln0" fromId="270" toId="34">
</dataflow>
<dataflow id="356" from="StgValue_272" to="specmemcore_ln0" fromId="272" toId="34">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="357" toId="35">
</dataflow>
<dataflow id="359" from="data_s1_stream_vector" to="specinterface_ln0" fromId="254" toId="35">
</dataflow>
<dataflow id="361" from="empty_70" to="specinterface_ln0" fromId="360" toId="35">
</dataflow>
<dataflow id="363" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="364" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="366" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="367" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="368" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="369" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="370" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="371" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="372" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="373" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="374" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="375" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="376" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="377" from="empty_71" to="specinterface_ln0" fromId="365" toId="35">
</dataflow>
<dataflow id="379" from="StgValue_378" to="specinterface_ln0" fromId="378" toId="35">
</dataflow>
<dataflow id="380" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="381" from="StgValue_362" to="specinterface_ln0" fromId="362" toId="35">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecPerformance" to="specperformance_ln523" fromId="382" toId="36">
</dataflow>
<dataflow id="384" from="StgValue_362" to="specperformance_ln523" fromId="362" toId="36">
</dataflow>
<dataflow id="386" from="StgValue_385" to="specperformance_ln523" fromId="385" toId="36">
</dataflow>
<dataflow id="388" from="StgValue_387" to="specperformance_ln523" fromId="387" toId="36">
</dataflow>
<dataflow id="389" from="StgValue_387" to="specperformance_ln523" fromId="387" toId="36">
</dataflow>
<dataflow id="390" from="StgValue_387" to="specperformance_ln523" fromId="387" toId="36">
</dataflow>
<dataflow id="391" from="StgValue_387" to="specperformance_ln523" fromId="387" toId="36">
</dataflow>
<dataflow id="392" from="StgValue_387" to="specperformance_ln523" fromId="387" toId="36">
</dataflow>
<dataflow id="393" from="StgValue_362" to="specperformance_ln523" fromId="362" toId="36">
</dataflow>
<dataflow id="394" from="empty_71" to="specperformance_ln523" fromId="365" toId="36">
</dataflow>
<dataflow id="396" from="StgValue_395" to="store_ln0" fromId="395" toId="37">
</dataflow>
<dataflow id="397" from="m45" to="store_ln0" fromId="18" toId="37">
</dataflow>
<dataflow id="398" from="m45" to="m45_load" fromId="18" toId="39">
</dataflow>
<dataflow id="400" from="_ssdm_op_PartSelect.i5.i8.i32.i32" to="lshr_ln" fromId="399" toId="40">
</dataflow>
<dataflow id="401" from="m45_load" to="lshr_ln" fromId="39" toId="40">
</dataflow>
<dataflow id="403" from="StgValue_402" to="lshr_ln" fromId="402" toId="40">
</dataflow>
<dataflow id="405" from="StgValue_404" to="lshr_ln" fromId="404" toId="40">
</dataflow>
<dataflow id="407" from="_ssdm_op_Read.ap_fifo.volatile.i256P0A" to="data_s1_stream_vector_read" fromId="406" toId="41">
</dataflow>
<dataflow id="408" from="data_s1_stream_vector" to="data_s1_stream_vector_read" fromId="254" toId="41">
</dataflow>
<dataflow id="409" from="data_s1_stream_vector_read" to="trunc_ln526" fromId="41" toId="42">
</dataflow>
<dataflow id="411" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_7" fromId="410" toId="43">
</dataflow>
<dataflow id="412" from="data_s1_stream_vector_read" to="trunc_ln526_7" fromId="41" toId="43">
</dataflow>
<dataflow id="414" from="StgValue_413" to="trunc_ln526_7" fromId="413" toId="43">
</dataflow>
<dataflow id="416" from="StgValue_415" to="trunc_ln526_7" fromId="415" toId="43">
</dataflow>
<dataflow id="417" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_8" fromId="410" toId="44">
</dataflow>
<dataflow id="418" from="data_s1_stream_vector_read" to="trunc_ln526_8" fromId="41" toId="44">
</dataflow>
<dataflow id="420" from="StgValue_419" to="trunc_ln526_8" fromId="419" toId="44">
</dataflow>
<dataflow id="422" from="StgValue_421" to="trunc_ln526_8" fromId="421" toId="44">
</dataflow>
<dataflow id="423" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_9" fromId="410" toId="45">
</dataflow>
<dataflow id="424" from="data_s1_stream_vector_read" to="trunc_ln526_9" fromId="41" toId="45">
</dataflow>
<dataflow id="426" from="StgValue_425" to="trunc_ln526_9" fromId="425" toId="45">
</dataflow>
<dataflow id="428" from="StgValue_427" to="trunc_ln526_9" fromId="427" toId="45">
</dataflow>
<dataflow id="429" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_s" fromId="410" toId="46">
</dataflow>
<dataflow id="430" from="data_s1_stream_vector_read" to="trunc_ln526_s" fromId="41" toId="46">
</dataflow>
<dataflow id="432" from="StgValue_431" to="trunc_ln526_s" fromId="431" toId="46">
</dataflow>
<dataflow id="434" from="StgValue_433" to="trunc_ln526_s" fromId="433" toId="46">
</dataflow>
<dataflow id="435" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_1" fromId="410" toId="47">
</dataflow>
<dataflow id="436" from="data_s1_stream_vector_read" to="trunc_ln526_1" fromId="41" toId="47">
</dataflow>
<dataflow id="438" from="StgValue_437" to="trunc_ln526_1" fromId="437" toId="47">
</dataflow>
<dataflow id="440" from="StgValue_439" to="trunc_ln526_1" fromId="439" toId="47">
</dataflow>
<dataflow id="441" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_2" fromId="410" toId="48">
</dataflow>
<dataflow id="442" from="data_s1_stream_vector_read" to="trunc_ln526_2" fromId="41" toId="48">
</dataflow>
<dataflow id="444" from="StgValue_443" to="trunc_ln526_2" fromId="443" toId="48">
</dataflow>
<dataflow id="446" from="StgValue_445" to="trunc_ln526_2" fromId="445" toId="48">
</dataflow>
<dataflow id="447" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln526_3" fromId="410" toId="49">
</dataflow>
<dataflow id="448" from="data_s1_stream_vector_read" to="trunc_ln526_3" fromId="41" toId="49">
</dataflow>
<dataflow id="450" from="StgValue_449" to="trunc_ln526_3" fromId="449" toId="49">
</dataflow>
<dataflow id="452" from="StgValue_451" to="trunc_ln526_3" fromId="451" toId="49">
</dataflow>
<dataflow id="453" from="trunc_ln526" to="d0" fromId="42" toId="50">
</dataflow>
<dataflow id="454" from="trunc_ln526_7" to="d0_9" fromId="43" toId="51">
</dataflow>
<dataflow id="455" from="trunc_ln526_8" to="d0_10" fromId="44" toId="52">
</dataflow>
<dataflow id="456" from="trunc_ln526_9" to="d0_11" fromId="45" toId="53">
</dataflow>
<dataflow id="457" from="trunc_ln526_s" to="d1_25" fromId="46" toId="54">
</dataflow>
<dataflow id="458" from="trunc_ln526_1" to="d1_26" fromId="47" toId="55">
</dataflow>
<dataflow id="459" from="trunc_ln526_2" to="d1" fromId="48" toId="56">
</dataflow>
<dataflow id="460" from="trunc_ln526_3" to="d1_27" fromId="49" toId="57">
</dataflow>
<dataflow id="461" from="d0" to="d2_real" fromId="50" toId="58">
</dataflow>
<dataflow id="462" from="d1_25" to="d2_real" fromId="54" toId="58">
</dataflow>
<dataflow id="463" from="d0_9" to="d2_imag" fromId="51" toId="59">
</dataflow>
<dataflow id="464" from="d1_26" to="d2_imag" fromId="55" toId="59">
</dataflow>
<dataflow id="465" from="d0" to="d3_real" fromId="50" toId="60">
</dataflow>
<dataflow id="466" from="d1_25" to="d3_real" fromId="54" toId="60">
</dataflow>
<dataflow id="467" from="d0_9" to="d3_imag" fromId="51" toId="61">
</dataflow>
<dataflow id="468" from="d1_26" to="d3_imag" fromId="55" toId="61">
</dataflow>
<dataflow id="469" from="d0_10" to="d2_real_6" fromId="52" toId="62">
</dataflow>
<dataflow id="470" from="d1_27" to="d2_real_6" fromId="57" toId="62">
</dataflow>
<dataflow id="471" from="d0_11" to="d2_imag_6" fromId="53" toId="63">
</dataflow>
<dataflow id="472" from="d1" to="d2_imag_6" fromId="56" toId="63">
</dataflow>
<dataflow id="473" from="d0_10" to="d3_real_6" fromId="52" toId="64">
</dataflow>
<dataflow id="474" from="d1_27" to="d3_real_6" fromId="57" toId="64">
</dataflow>
<dataflow id="475" from="d0_11" to="d3_imag_6" fromId="53" toId="65">
</dataflow>
<dataflow id="476" from="d1" to="d3_imag_6" fromId="56" toId="65">
</dataflow>
<dataflow id="477" from="m45_load" to="m" fromId="39" toId="66">
</dataflow>
<dataflow id="479" from="StgValue_478" to="m" fromId="478" toId="66">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="480" toId="67">
</dataflow>
<dataflow id="482" from="m" to="tmp" fromId="66" toId="67">
</dataflow>
<dataflow id="484" from="StgValue_483" to="tmp" fromId="483" toId="67">
</dataflow>
<dataflow id="485" from="m" to="store_ln523" fromId="66" toId="68">
</dataflow>
<dataflow id="486" from="m45" to="store_ln523" fromId="18" toId="68">
</dataflow>
<dataflow id="487" from="tmp" to="br_ln523" fromId="67" toId="69">
</dataflow>
<dataflow id="488" from="d0" to="d2_real" fromId="50" toId="70">
</dataflow>
<dataflow id="489" from="d1_25" to="d2_real" fromId="54" toId="70">
</dataflow>
<dataflow id="490" from="d0_9" to="d2_imag" fromId="51" toId="71">
</dataflow>
<dataflow id="491" from="d1_26" to="d2_imag" fromId="55" toId="71">
</dataflow>
<dataflow id="492" from="d0" to="d3_real" fromId="50" toId="72">
</dataflow>
<dataflow id="493" from="d1_25" to="d3_real" fromId="54" toId="72">
</dataflow>
<dataflow id="494" from="d0_9" to="d3_imag" fromId="51" toId="73">
</dataflow>
<dataflow id="495" from="d1_26" to="d3_imag" fromId="55" toId="73">
</dataflow>
<dataflow id="496" from="d0_10" to="d2_real_6" fromId="52" toId="74">
</dataflow>
<dataflow id="497" from="d1_27" to="d2_real_6" fromId="57" toId="74">
</dataflow>
<dataflow id="498" from="d0_11" to="d2_imag_6" fromId="53" toId="75">
</dataflow>
<dataflow id="499" from="d1" to="d2_imag_6" fromId="56" toId="75">
</dataflow>
<dataflow id="500" from="d0_10" to="d3_real_6" fromId="52" toId="76">
</dataflow>
<dataflow id="501" from="d1_27" to="d3_real_6" fromId="57" toId="76">
</dataflow>
<dataflow id="502" from="d0_11" to="d3_imag_6" fromId="53" toId="77">
</dataflow>
<dataflow id="503" from="d1" to="d3_imag_6" fromId="56" toId="77">
</dataflow>
<dataflow id="504" from="d0" to="d2_real" fromId="50" toId="78">
</dataflow>
<dataflow id="505" from="d1_25" to="d2_real" fromId="54" toId="78">
</dataflow>
<dataflow id="506" from="d0_9" to="d2_imag" fromId="51" toId="79">
</dataflow>
<dataflow id="507" from="d1_26" to="d2_imag" fromId="55" toId="79">
</dataflow>
<dataflow id="508" from="d0" to="d3_real" fromId="50" toId="80">
</dataflow>
<dataflow id="509" from="d1_25" to="d3_real" fromId="54" toId="80">
</dataflow>
<dataflow id="510" from="d0_9" to="d3_imag" fromId="51" toId="81">
</dataflow>
<dataflow id="511" from="d1_26" to="d3_imag" fromId="55" toId="81">
</dataflow>
<dataflow id="512" from="d0_10" to="d2_real_6" fromId="52" toId="82">
</dataflow>
<dataflow id="513" from="d1_27" to="d2_real_6" fromId="57" toId="82">
</dataflow>
<dataflow id="514" from="d0_11" to="d2_imag_6" fromId="53" toId="83">
</dataflow>
<dataflow id="515" from="d1" to="d2_imag_6" fromId="56" toId="83">
</dataflow>
<dataflow id="516" from="d0_10" to="d3_real_6" fromId="52" toId="84">
</dataflow>
<dataflow id="517" from="d1_27" to="d3_real_6" fromId="57" toId="84">
</dataflow>
<dataflow id="518" from="d0_11" to="d3_imag_6" fromId="53" toId="85">
</dataflow>
<dataflow id="519" from="d1" to="d3_imag_6" fromId="56" toId="85">
</dataflow>
<dataflow id="520" from="d0" to="d2_real" fromId="50" toId="86">
</dataflow>
<dataflow id="521" from="d1_25" to="d2_real" fromId="54" toId="86">
</dataflow>
<dataflow id="522" from="d0_9" to="d2_imag" fromId="51" toId="87">
</dataflow>
<dataflow id="523" from="d1_26" to="d2_imag" fromId="55" toId="87">
</dataflow>
<dataflow id="524" from="d0" to="d3_real" fromId="50" toId="88">
</dataflow>
<dataflow id="525" from="d1_25" to="d3_real" fromId="54" toId="88">
</dataflow>
<dataflow id="526" from="d0_9" to="d3_imag" fromId="51" toId="89">
</dataflow>
<dataflow id="527" from="d1_26" to="d3_imag" fromId="55" toId="89">
</dataflow>
<dataflow id="528" from="d0_10" to="d2_real_6" fromId="52" toId="90">
</dataflow>
<dataflow id="529" from="d1_27" to="d2_real_6" fromId="57" toId="90">
</dataflow>
<dataflow id="530" from="d0_11" to="d2_imag_6" fromId="53" toId="91">
</dataflow>
<dataflow id="531" from="d1" to="d2_imag_6" fromId="56" toId="91">
</dataflow>
<dataflow id="532" from="d0_10" to="d3_real_6" fromId="52" toId="92">
</dataflow>
<dataflow id="533" from="d1_27" to="d3_real_6" fromId="57" toId="92">
</dataflow>
<dataflow id="534" from="d0_11" to="d3_imag_6" fromId="53" toId="93">
</dataflow>
<dataflow id="535" from="d1" to="d3_imag_6" fromId="56" toId="93">
</dataflow>
<dataflow id="536" from="d0" to="d2_real" fromId="50" toId="94">
</dataflow>
<dataflow id="537" from="d1_25" to="d2_real" fromId="54" toId="94">
</dataflow>
<dataflow id="538" from="d0_9" to="d2_imag" fromId="51" toId="95">
</dataflow>
<dataflow id="539" from="d1_26" to="d2_imag" fromId="55" toId="95">
</dataflow>
<dataflow id="540" from="d0" to="d3_real" fromId="50" toId="96">
</dataflow>
<dataflow id="541" from="d1_25" to="d3_real" fromId="54" toId="96">
</dataflow>
<dataflow id="542" from="d0_9" to="d3_imag" fromId="51" toId="97">
</dataflow>
<dataflow id="543" from="d1_26" to="d3_imag" fromId="55" toId="97">
</dataflow>
<dataflow id="544" from="d0_10" to="d2_real_6" fromId="52" toId="98">
</dataflow>
<dataflow id="545" from="d1_27" to="d2_real_6" fromId="57" toId="98">
</dataflow>
<dataflow id="546" from="d0_11" to="d2_imag_6" fromId="53" toId="99">
</dataflow>
<dataflow id="547" from="d1" to="d2_imag_6" fromId="56" toId="99">
</dataflow>
<dataflow id="548" from="d0_10" to="d3_real_6" fromId="52" toId="100">
</dataflow>
<dataflow id="549" from="d1_27" to="d3_real_6" fromId="57" toId="100">
</dataflow>
<dataflow id="550" from="d0_11" to="d3_imag_6" fromId="53" toId="101">
</dataflow>
<dataflow id="551" from="d1" to="d3_imag_6" fromId="56" toId="101">
</dataflow>
<dataflow id="552" from="d0" to="d2_real" fromId="50" toId="102">
</dataflow>
<dataflow id="553" from="d1_25" to="d2_real" fromId="54" toId="102">
</dataflow>
<dataflow id="554" from="d0_9" to="d2_imag" fromId="51" toId="103">
</dataflow>
<dataflow id="555" from="d1_26" to="d2_imag" fromId="55" toId="103">
</dataflow>
<dataflow id="556" from="d0" to="d3_real" fromId="50" toId="104">
</dataflow>
<dataflow id="557" from="d1_25" to="d3_real" fromId="54" toId="104">
</dataflow>
<dataflow id="558" from="d0_9" to="d3_imag" fromId="51" toId="105">
</dataflow>
<dataflow id="559" from="d1_26" to="d3_imag" fromId="55" toId="105">
</dataflow>
<dataflow id="560" from="d0_10" to="d2_real_6" fromId="52" toId="106">
</dataflow>
<dataflow id="561" from="d1_27" to="d2_real_6" fromId="57" toId="106">
</dataflow>
<dataflow id="562" from="d0_11" to="d2_imag_6" fromId="53" toId="107">
</dataflow>
<dataflow id="563" from="d1" to="d2_imag_6" fromId="56" toId="107">
</dataflow>
<dataflow id="564" from="d0_10" to="d3_real_6" fromId="52" toId="108">
</dataflow>
<dataflow id="565" from="d1_27" to="d3_real_6" fromId="57" toId="108">
</dataflow>
<dataflow id="566" from="d0_11" to="d3_imag_6" fromId="53" toId="109">
</dataflow>
<dataflow id="567" from="d1" to="d3_imag_6" fromId="56" toId="109">
</dataflow>
<dataflow id="568" from="d0" to="d2_real" fromId="50" toId="110">
</dataflow>
<dataflow id="569" from="d1_25" to="d2_real" fromId="54" toId="110">
</dataflow>
<dataflow id="570" from="d0_9" to="d2_imag" fromId="51" toId="111">
</dataflow>
<dataflow id="571" from="d1_26" to="d2_imag" fromId="55" toId="111">
</dataflow>
<dataflow id="572" from="d0" to="d3_real" fromId="50" toId="112">
</dataflow>
<dataflow id="573" from="d1_25" to="d3_real" fromId="54" toId="112">
</dataflow>
<dataflow id="574" from="d0_9" to="d3_imag" fromId="51" toId="113">
</dataflow>
<dataflow id="575" from="d1_26" to="d3_imag" fromId="55" toId="113">
</dataflow>
<dataflow id="576" from="d0_10" to="d2_real_6" fromId="52" toId="114">
</dataflow>
<dataflow id="577" from="d1_27" to="d2_real_6" fromId="57" toId="114">
</dataflow>
<dataflow id="578" from="d0_11" to="d2_imag_6" fromId="53" toId="115">
</dataflow>
<dataflow id="579" from="d1" to="d2_imag_6" fromId="56" toId="115">
</dataflow>
<dataflow id="580" from="d0_10" to="d3_real_6" fromId="52" toId="116">
</dataflow>
<dataflow id="581" from="d1_27" to="d3_real_6" fromId="57" toId="116">
</dataflow>
<dataflow id="582" from="d0_11" to="d3_imag_6" fromId="53" toId="117">
</dataflow>
<dataflow id="583" from="d1" to="d3_imag_6" fromId="56" toId="117">
</dataflow>
<dataflow id="584" from="d0" to="d2_real" fromId="50" toId="118">
</dataflow>
<dataflow id="585" from="d1_25" to="d2_real" fromId="54" toId="118">
</dataflow>
<dataflow id="586" from="d0_9" to="d2_imag" fromId="51" toId="119">
</dataflow>
<dataflow id="587" from="d1_26" to="d2_imag" fromId="55" toId="119">
</dataflow>
<dataflow id="588" from="d0" to="d3_real" fromId="50" toId="120">
</dataflow>
<dataflow id="589" from="d1_25" to="d3_real" fromId="54" toId="120">
</dataflow>
<dataflow id="590" from="d0_9" to="d3_imag" fromId="51" toId="121">
</dataflow>
<dataflow id="591" from="d1_26" to="d3_imag" fromId="55" toId="121">
</dataflow>
<dataflow id="592" from="d0_10" to="d2_real_6" fromId="52" toId="122">
</dataflow>
<dataflow id="593" from="d1_27" to="d2_real_6" fromId="57" toId="122">
</dataflow>
<dataflow id="594" from="d0_11" to="d2_imag_6" fromId="53" toId="123">
</dataflow>
<dataflow id="595" from="d1" to="d2_imag_6" fromId="56" toId="123">
</dataflow>
<dataflow id="596" from="d0_10" to="d3_real_6" fromId="52" toId="124">
</dataflow>
<dataflow id="597" from="d1_27" to="d3_real_6" fromId="57" toId="124">
</dataflow>
<dataflow id="598" from="d0_11" to="d3_imag_6" fromId="53" toId="125">
</dataflow>
<dataflow id="599" from="d1" to="d3_imag_6" fromId="56" toId="125">
</dataflow>
<dataflow id="600" from="d0" to="d2_real" fromId="50" toId="126">
</dataflow>
<dataflow id="601" from="d1_25" to="d2_real" fromId="54" toId="126">
</dataflow>
<dataflow id="602" from="d0_9" to="d2_imag" fromId="51" toId="127">
</dataflow>
<dataflow id="603" from="d1_26" to="d2_imag" fromId="55" toId="127">
</dataflow>
<dataflow id="604" from="d0" to="d3_real" fromId="50" toId="128">
</dataflow>
<dataflow id="605" from="d1_25" to="d3_real" fromId="54" toId="128">
</dataflow>
<dataflow id="606" from="d0_9" to="d3_imag" fromId="51" toId="129">
</dataflow>
<dataflow id="607" from="d1_26" to="d3_imag" fromId="55" toId="129">
</dataflow>
<dataflow id="608" from="d0_10" to="d2_real_6" fromId="52" toId="130">
</dataflow>
<dataflow id="609" from="d1_27" to="d2_real_6" fromId="57" toId="130">
</dataflow>
<dataflow id="610" from="d0_11" to="d2_imag_6" fromId="53" toId="131">
</dataflow>
<dataflow id="611" from="d1" to="d2_imag_6" fromId="56" toId="131">
</dataflow>
<dataflow id="612" from="d0_10" to="d3_real_6" fromId="52" toId="132">
</dataflow>
<dataflow id="613" from="d1_27" to="d3_real_6" fromId="57" toId="132">
</dataflow>
<dataflow id="614" from="d0_11" to="d3_imag_6" fromId="53" toId="133">
</dataflow>
<dataflow id="615" from="d1" to="d3_imag_6" fromId="56" toId="133">
</dataflow>
<dataflow id="616" from="d0" to="d2_real" fromId="50" toId="134">
</dataflow>
<dataflow id="617" from="d1_25" to="d2_real" fromId="54" toId="134">
</dataflow>
<dataflow id="618" from="d0_9" to="d2_imag" fromId="51" toId="135">
</dataflow>
<dataflow id="619" from="d1_26" to="d2_imag" fromId="55" toId="135">
</dataflow>
<dataflow id="620" from="d0" to="d3_real" fromId="50" toId="136">
</dataflow>
<dataflow id="621" from="d1_25" to="d3_real" fromId="54" toId="136">
</dataflow>
<dataflow id="622" from="d0_9" to="d3_imag" fromId="51" toId="137">
</dataflow>
<dataflow id="623" from="d1_26" to="d3_imag" fromId="55" toId="137">
</dataflow>
<dataflow id="624" from="d0_10" to="d2_real_6" fromId="52" toId="138">
</dataflow>
<dataflow id="625" from="d1_27" to="d2_real_6" fromId="57" toId="138">
</dataflow>
<dataflow id="626" from="d0_11" to="d2_imag_6" fromId="53" toId="139">
</dataflow>
<dataflow id="627" from="d1" to="d2_imag_6" fromId="56" toId="139">
</dataflow>
<dataflow id="628" from="d0_10" to="d3_real_6" fromId="52" toId="140">
</dataflow>
<dataflow id="629" from="d1_27" to="d3_real_6" fromId="57" toId="140">
</dataflow>
<dataflow id="630" from="d0_11" to="d3_imag_6" fromId="53" toId="141">
</dataflow>
<dataflow id="631" from="d1" to="d3_imag_6" fromId="56" toId="141">
</dataflow>
<dataflow id="632" from="d0" to="d2_real" fromId="50" toId="142">
</dataflow>
<dataflow id="633" from="d1_25" to="d2_real" fromId="54" toId="142">
</dataflow>
<dataflow id="634" from="d0_9" to="d2_imag" fromId="51" toId="143">
</dataflow>
<dataflow id="635" from="d1_26" to="d2_imag" fromId="55" toId="143">
</dataflow>
<dataflow id="636" from="d0" to="d3_real" fromId="50" toId="144">
</dataflow>
<dataflow id="637" from="d1_25" to="d3_real" fromId="54" toId="144">
</dataflow>
<dataflow id="638" from="d0_9" to="d3_imag" fromId="51" toId="145">
</dataflow>
<dataflow id="639" from="d1_26" to="d3_imag" fromId="55" toId="145">
</dataflow>
<dataflow id="640" from="d0_10" to="d2_real_6" fromId="52" toId="146">
</dataflow>
<dataflow id="641" from="d1_27" to="d2_real_6" fromId="57" toId="146">
</dataflow>
<dataflow id="642" from="d0_11" to="d2_imag_6" fromId="53" toId="147">
</dataflow>
<dataflow id="643" from="d1" to="d2_imag_6" fromId="56" toId="147">
</dataflow>
<dataflow id="644" from="d0_10" to="d3_real_6" fromId="52" toId="148">
</dataflow>
<dataflow id="645" from="d1_27" to="d3_real_6" fromId="57" toId="148">
</dataflow>
<dataflow id="646" from="d0_11" to="d3_imag_6" fromId="53" toId="149">
</dataflow>
<dataflow id="647" from="d1" to="d3_imag_6" fromId="56" toId="149">
</dataflow>
<dataflow id="648" from="d0" to="d2_real" fromId="50" toId="150">
</dataflow>
<dataflow id="649" from="d1_25" to="d2_real" fromId="54" toId="150">
</dataflow>
<dataflow id="650" from="d0_9" to="d2_imag" fromId="51" toId="151">
</dataflow>
<dataflow id="651" from="d1_26" to="d2_imag" fromId="55" toId="151">
</dataflow>
<dataflow id="652" from="d0" to="d3_real" fromId="50" toId="152">
</dataflow>
<dataflow id="653" from="d1_25" to="d3_real" fromId="54" toId="152">
</dataflow>
<dataflow id="654" from="d0_9" to="d3_imag" fromId="51" toId="153">
</dataflow>
<dataflow id="655" from="d1_26" to="d3_imag" fromId="55" toId="153">
</dataflow>
<dataflow id="656" from="d0_10" to="d2_real_6" fromId="52" toId="154">
</dataflow>
<dataflow id="657" from="d1_27" to="d2_real_6" fromId="57" toId="154">
</dataflow>
<dataflow id="658" from="d0_11" to="d2_imag_6" fromId="53" toId="155">
</dataflow>
<dataflow id="659" from="d1" to="d2_imag_6" fromId="56" toId="155">
</dataflow>
<dataflow id="660" from="d0_10" to="d3_real_6" fromId="52" toId="156">
</dataflow>
<dataflow id="661" from="d1_27" to="d3_real_6" fromId="57" toId="156">
</dataflow>
<dataflow id="662" from="d0_11" to="d3_imag_6" fromId="53" toId="157">
</dataflow>
<dataflow id="663" from="d1" to="d3_imag_6" fromId="56" toId="157">
</dataflow>
<dataflow id="664" from="d0" to="d2_real" fromId="50" toId="158">
</dataflow>
<dataflow id="665" from="d1_25" to="d2_real" fromId="54" toId="158">
</dataflow>
<dataflow id="666" from="d0_9" to="d2_imag" fromId="51" toId="159">
</dataflow>
<dataflow id="667" from="d1_26" to="d2_imag" fromId="55" toId="159">
</dataflow>
<dataflow id="668" from="d0" to="d3_real" fromId="50" toId="160">
</dataflow>
<dataflow id="669" from="d1_25" to="d3_real" fromId="54" toId="160">
</dataflow>
<dataflow id="670" from="d0_9" to="d3_imag" fromId="51" toId="161">
</dataflow>
<dataflow id="671" from="d1_26" to="d3_imag" fromId="55" toId="161">
</dataflow>
<dataflow id="672" from="d0_10" to="d2_real_6" fromId="52" toId="162">
</dataflow>
<dataflow id="673" from="d1_27" to="d2_real_6" fromId="57" toId="162">
</dataflow>
<dataflow id="674" from="d0_11" to="d2_imag_6" fromId="53" toId="163">
</dataflow>
<dataflow id="675" from="d1" to="d2_imag_6" fromId="56" toId="163">
</dataflow>
<dataflow id="676" from="d0_10" to="d3_real_6" fromId="52" toId="164">
</dataflow>
<dataflow id="677" from="d1_27" to="d3_real_6" fromId="57" toId="164">
</dataflow>
<dataflow id="678" from="d0_11" to="d3_imag_6" fromId="53" toId="165">
</dataflow>
<dataflow id="679" from="d1" to="d3_imag_6" fromId="56" toId="165">
</dataflow>
<dataflow id="680" from="d0" to="d2_real" fromId="50" toId="166">
</dataflow>
<dataflow id="681" from="d1_25" to="d2_real" fromId="54" toId="166">
</dataflow>
<dataflow id="683" from="_ssdm_op_SpecFUCore" to="specfucore_ln470" fromId="682" toId="167">
</dataflow>
<dataflow id="684" from="d2_real" to="specfucore_ln470" fromId="166" toId="167">
</dataflow>
<dataflow id="686" from="StgValue_685" to="specfucore_ln470" fromId="685" toId="167">
</dataflow>
<dataflow id="688" from="StgValue_687" to="specfucore_ln470" fromId="687" toId="167">
</dataflow>
<dataflow id="689" from="StgValue_272" to="specfucore_ln470" fromId="272" toId="167">
</dataflow>
<dataflow id="690" from="d0_9" to="d2_imag" fromId="51" toId="168">
</dataflow>
<dataflow id="691" from="d1_26" to="d2_imag" fromId="55" toId="168">
</dataflow>
<dataflow id="692" from="_ssdm_op_SpecFUCore" to="specfucore_ln471" fromId="682" toId="169">
</dataflow>
<dataflow id="693" from="d2_imag" to="specfucore_ln471" fromId="168" toId="169">
</dataflow>
<dataflow id="694" from="StgValue_685" to="specfucore_ln471" fromId="685" toId="169">
</dataflow>
<dataflow id="695" from="StgValue_687" to="specfucore_ln471" fromId="687" toId="169">
</dataflow>
<dataflow id="696" from="StgValue_272" to="specfucore_ln471" fromId="272" toId="169">
</dataflow>
<dataflow id="697" from="d0" to="d3_real" fromId="50" toId="170">
</dataflow>
<dataflow id="698" from="d1_25" to="d3_real" fromId="54" toId="170">
</dataflow>
<dataflow id="699" from="_ssdm_op_SpecFUCore" to="specfucore_ln472" fromId="682" toId="171">
</dataflow>
<dataflow id="700" from="d3_real" to="specfucore_ln472" fromId="170" toId="171">
</dataflow>
<dataflow id="702" from="StgValue_701" to="specfucore_ln472" fromId="701" toId="171">
</dataflow>
<dataflow id="703" from="StgValue_687" to="specfucore_ln472" fromId="687" toId="171">
</dataflow>
<dataflow id="704" from="StgValue_272" to="specfucore_ln472" fromId="272" toId="171">
</dataflow>
<dataflow id="705" from="d0_9" to="d3_imag" fromId="51" toId="172">
</dataflow>
<dataflow id="706" from="d1_26" to="d3_imag" fromId="55" toId="172">
</dataflow>
<dataflow id="707" from="_ssdm_op_SpecFUCore" to="specfucore_ln473" fromId="682" toId="173">
</dataflow>
<dataflow id="708" from="d3_imag" to="specfucore_ln473" fromId="172" toId="173">
</dataflow>
<dataflow id="709" from="StgValue_701" to="specfucore_ln473" fromId="701" toId="173">
</dataflow>
<dataflow id="710" from="StgValue_687" to="specfucore_ln473" fromId="687" toId="173">
</dataflow>
<dataflow id="711" from="StgValue_272" to="specfucore_ln473" fromId="272" toId="173">
</dataflow>
<dataflow id="712" from="d0_10" to="d2_real_6" fromId="52" toId="174">
</dataflow>
<dataflow id="713" from="d1_27" to="d2_real_6" fromId="57" toId="174">
</dataflow>
<dataflow id="714" from="_ssdm_op_SpecFUCore" to="specfucore_ln470" fromId="682" toId="175">
</dataflow>
<dataflow id="715" from="d2_real_6" to="specfucore_ln470" fromId="174" toId="175">
</dataflow>
<dataflow id="716" from="StgValue_685" to="specfucore_ln470" fromId="685" toId="175">
</dataflow>
<dataflow id="717" from="StgValue_687" to="specfucore_ln470" fromId="687" toId="175">
</dataflow>
<dataflow id="718" from="StgValue_272" to="specfucore_ln470" fromId="272" toId="175">
</dataflow>
<dataflow id="719" from="d0_11" to="d2_imag_6" fromId="53" toId="176">
</dataflow>
<dataflow id="720" from="d1" to="d2_imag_6" fromId="56" toId="176">
</dataflow>
<dataflow id="721" from="_ssdm_op_SpecFUCore" to="specfucore_ln471" fromId="682" toId="177">
</dataflow>
<dataflow id="722" from="d2_imag_6" to="specfucore_ln471" fromId="176" toId="177">
</dataflow>
<dataflow id="723" from="StgValue_685" to="specfucore_ln471" fromId="685" toId="177">
</dataflow>
<dataflow id="724" from="StgValue_687" to="specfucore_ln471" fromId="687" toId="177">
</dataflow>
<dataflow id="725" from="StgValue_272" to="specfucore_ln471" fromId="272" toId="177">
</dataflow>
<dataflow id="726" from="d0_10" to="d3_real_6" fromId="52" toId="178">
</dataflow>
<dataflow id="727" from="d1_27" to="d3_real_6" fromId="57" toId="178">
</dataflow>
<dataflow id="728" from="_ssdm_op_SpecFUCore" to="specfucore_ln472" fromId="682" toId="179">
</dataflow>
<dataflow id="729" from="d3_real_6" to="specfucore_ln472" fromId="178" toId="179">
</dataflow>
<dataflow id="730" from="StgValue_701" to="specfucore_ln472" fromId="701" toId="179">
</dataflow>
<dataflow id="731" from="StgValue_687" to="specfucore_ln472" fromId="687" toId="179">
</dataflow>
<dataflow id="732" from="StgValue_272" to="specfucore_ln472" fromId="272" toId="179">
</dataflow>
<dataflow id="733" from="d0_11" to="d3_imag_6" fromId="53" toId="180">
</dataflow>
<dataflow id="734" from="d1" to="d3_imag_6" fromId="56" toId="180">
</dataflow>
<dataflow id="735" from="_ssdm_op_SpecFUCore" to="specfucore_ln473" fromId="682" toId="181">
</dataflow>
<dataflow id="736" from="d3_imag_6" to="specfucore_ln473" fromId="180" toId="181">
</dataflow>
<dataflow id="737" from="StgValue_701" to="specfucore_ln473" fromId="701" toId="181">
</dataflow>
<dataflow id="738" from="StgValue_687" to="specfucore_ln473" fromId="687" toId="181">
</dataflow>
<dataflow id="739" from="StgValue_272" to="specfucore_ln473" fromId="272" toId="181">
</dataflow>
<dataflow id="741" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="740" toId="182">
</dataflow>
<dataflow id="742" from="StgValue_263" to="specpipeline_ln0" fromId="263" toId="182">
</dataflow>
<dataflow id="743" from="StgValue_362" to="specpipeline_ln0" fromId="362" toId="182">
</dataflow>
<dataflow id="744" from="StgValue_362" to="specpipeline_ln0" fromId="362" toId="182">
</dataflow>
<dataflow id="745" from="StgValue_362" to="specpipeline_ln0" fromId="362" toId="182">
</dataflow>
<dataflow id="746" from="empty_71" to="specpipeline_ln0" fromId="365" toId="182">
</dataflow>
<dataflow id="748" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln523" fromId="747" toId="183">
</dataflow>
<dataflow id="749" from="StgValue_385" to="speclooptripcount_ln523" fromId="385" toId="183">
</dataflow>
<dataflow id="750" from="StgValue_385" to="speclooptripcount_ln523" fromId="385" toId="183">
</dataflow>
<dataflow id="751" from="StgValue_385" to="speclooptripcount_ln523" fromId="385" toId="183">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecLoopName" to="specloopname_ln523" fromId="752" toId="184">
</dataflow>
<dataflow id="755" from="empty_30" to="specloopname_ln523" fromId="754" toId="184">
</dataflow>
<dataflow id="756" from="_ssdm_op_SpecPerformance" to="specperformance_ln524" fromId="382" toId="185">
</dataflow>
<dataflow id="757" from="StgValue_263" to="specperformance_ln524" fromId="263" toId="185">
</dataflow>
<dataflow id="758" from="StgValue_385" to="specperformance_ln524" fromId="385" toId="185">
</dataflow>
<dataflow id="759" from="StgValue_387" to="specperformance_ln524" fromId="387" toId="185">
</dataflow>
<dataflow id="760" from="StgValue_387" to="specperformance_ln524" fromId="387" toId="185">
</dataflow>
<dataflow id="761" from="StgValue_387" to="specperformance_ln524" fromId="387" toId="185">
</dataflow>
<dataflow id="762" from="StgValue_387" to="specperformance_ln524" fromId="387" toId="185">
</dataflow>
<dataflow id="763" from="StgValue_387" to="specperformance_ln524" fromId="387" toId="185">
</dataflow>
<dataflow id="764" from="StgValue_362" to="specperformance_ln524" fromId="362" toId="185">
</dataflow>
<dataflow id="765" from="empty_71" to="specperformance_ln524" fromId="365" toId="185">
</dataflow>
<dataflow id="766" from="lshr_ln" to="zext_ln523" fromId="40" toId="186">
</dataflow>
<dataflow id="768" from="_ssdm_op_SpecRegionBegin" to="rbegin9_i" fromId="767" toId="187">
</dataflow>
<dataflow id="770" from="empty_40" to="rbegin9_i" fromId="769" toId="187">
</dataflow>
<dataflow id="772" from="_ssdm_op_SpecRegionEnd" to="rend10_i" fromId="771" toId="188">
</dataflow>
<dataflow id="773" from="empty_40" to="rend10_i" fromId="769" toId="188">
</dataflow>
<dataflow id="774" from="rbegin9_i" to="rend10_i" fromId="187" toId="188">
</dataflow>
<dataflow id="775" from="_ssdm_op_SpecRegionBegin" to="rbegin7_i" fromId="767" toId="189">
</dataflow>
<dataflow id="777" from="empty_41" to="rbegin7_i" fromId="776" toId="189">
</dataflow>
<dataflow id="778" from="_ssdm_op_SpecRegionEnd" to="rend8_i" fromId="771" toId="190">
</dataflow>
<dataflow id="779" from="empty_41" to="rend8_i" fromId="776" toId="190">
</dataflow>
<dataflow id="780" from="rbegin7_i" to="rend8_i" fromId="189" toId="190">
</dataflow>
<dataflow id="781" from="_ssdm_op_SpecRegionBegin" to="rbegin5_i" fromId="767" toId="191">
</dataflow>
<dataflow id="783" from="empty_2" to="rbegin5_i" fromId="782" toId="191">
</dataflow>
<dataflow id="784" from="_ssdm_op_SpecRegionEnd" to="rend6_i" fromId="771" toId="192">
</dataflow>
<dataflow id="785" from="empty_2" to="rend6_i" fromId="782" toId="192">
</dataflow>
<dataflow id="786" from="rbegin5_i" to="rend6_i" fromId="191" toId="192">
</dataflow>
<dataflow id="787" from="_ssdm_op_SpecRegionBegin" to="rbegin3_i" fromId="767" toId="193">
</dataflow>
<dataflow id="789" from="empty_19" to="rbegin3_i" fromId="788" toId="193">
</dataflow>
<dataflow id="790" from="_ssdm_op_SpecRegionEnd" to="rend4_i" fromId="771" toId="194">
</dataflow>
<dataflow id="791" from="empty_19" to="rend4_i" fromId="788" toId="194">
</dataflow>
<dataflow id="792" from="rbegin3_i" to="rend4_i" fromId="193" toId="194">
</dataflow>
<dataflow id="793" from="_ssdm_op_SpecRegionBegin" to="rbegin1_i" fromId="767" toId="195">
</dataflow>
<dataflow id="795" from="empty_20" to="rbegin1_i" fromId="794" toId="195">
</dataflow>
<dataflow id="796" from="_ssdm_op_SpecRegionEnd" to="rend2_i" fromId="771" toId="196">
</dataflow>
<dataflow id="797" from="empty_20" to="rend2_i" fromId="794" toId="196">
</dataflow>
<dataflow id="798" from="rbegin1_i" to="rend2_i" fromId="195" toId="196">
</dataflow>
<dataflow id="799" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="767" toId="197">
</dataflow>
<dataflow id="801" from="empty_35" to="rbegin_i" fromId="800" toId="197">
</dataflow>
<dataflow id="802" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="771" toId="198">
</dataflow>
<dataflow id="803" from="empty_35" to="rend_i" fromId="800" toId="198">
</dataflow>
<dataflow id="804" from="rbegin_i" to="rend_i" fromId="197" toId="198">
</dataflow>
<dataflow id="805" from="_ssdm_op_SpecRegionBegin" to="rbegin13_i" fromId="767" toId="199">
</dataflow>
<dataflow id="807" from="empty_46" to="rbegin13_i" fromId="806" toId="199">
</dataflow>
<dataflow id="808" from="_ssdm_op_SpecRegionEnd" to="rend14_i" fromId="771" toId="200">
</dataflow>
<dataflow id="809" from="empty_46" to="rend14_i" fromId="806" toId="200">
</dataflow>
<dataflow id="810" from="rbegin13_i" to="rend14_i" fromId="199" toId="200">
</dataflow>
<dataflow id="811" from="_ssdm_op_SpecRegionBegin" to="rbegin11_i" fromId="767" toId="201">
</dataflow>
<dataflow id="813" from="empty_27" to="rbegin11_i" fromId="812" toId="201">
</dataflow>
<dataflow id="814" from="_ssdm_op_SpecRegionEnd" to="rend12_i" fromId="771" toId="202">
</dataflow>
<dataflow id="815" from="empty_27" to="rend12_i" fromId="812" toId="202">
</dataflow>
<dataflow id="816" from="rbegin11_i" to="rend12_i" fromId="201" toId="202">
</dataflow>
<dataflow id="817" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="255" toId="203">
</dataflow>
<dataflow id="818" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="387" toId="203">
</dataflow>
<dataflow id="819" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="186" toId="203">
</dataflow>
<dataflow id="820" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="259" toId="204">
</dataflow>
<dataflow id="821" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="387" toId="204">
</dataflow>
<dataflow id="822" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="186" toId="204">
</dataflow>
<dataflow id="823" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="257" toId="205">
</dataflow>
<dataflow id="824" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="387" toId="205">
</dataflow>
<dataflow id="825" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="186" toId="205">
</dataflow>
<dataflow id="826" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="261" toId="206">
</dataflow>
<dataflow id="827" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="387" toId="206">
</dataflow>
<dataflow id="828" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="186" toId="206">
</dataflow>
<dataflow id="829" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="256" toId="207">
</dataflow>
<dataflow id="830" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="387" toId="207">
</dataflow>
<dataflow id="831" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="186" toId="207">
</dataflow>
<dataflow id="832" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="260" toId="208">
</dataflow>
<dataflow id="833" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="387" toId="208">
</dataflow>
<dataflow id="834" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="186" toId="208">
</dataflow>
<dataflow id="835" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="258" toId="209">
</dataflow>
<dataflow id="836" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="387" toId="209">
</dataflow>
<dataflow id="837" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="186" toId="209">
</dataflow>
<dataflow id="838" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="262" toId="210">
</dataflow>
<dataflow id="839" from="StgValue_387" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="387" toId="210">
</dataflow>
<dataflow id="840" from="zext_ln523" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="186" toId="210">
</dataflow>
<dataflow id="841" from="d2_real" to="store_ln539" fromId="166" toId="211">
</dataflow>
<dataflow id="842" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" to="store_ln539" fromId="203" toId="211">
</dataflow>
<dataflow id="843" from="d3_real" to="store_ln540" fromId="170" toId="212">
</dataflow>
<dataflow id="844" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" to="store_ln540" fromId="205" toId="212">
</dataflow>
<dataflow id="845" from="d2_real_6" to="store_ln541" fromId="174" toId="213">
</dataflow>
<dataflow id="846" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" to="store_ln541" fromId="207" toId="213">
</dataflow>
<dataflow id="847" from="d3_real_6" to="store_ln542" fromId="178" toId="214">
</dataflow>
<dataflow id="848" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" to="store_ln542" fromId="209" toId="214">
</dataflow>
<dataflow id="849" from="d2_imag" to="store_ln539" fromId="168" toId="215">
</dataflow>
<dataflow id="850" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" to="store_ln539" fromId="204" toId="215">
</dataflow>
<dataflow id="851" from="d3_imag" to="store_ln540" fromId="172" toId="216">
</dataflow>
<dataflow id="852" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" to="store_ln540" fromId="206" toId="216">
</dataflow>
<dataflow id="853" from="d2_imag_6" to="store_ln541" fromId="176" toId="217">
</dataflow>
<dataflow id="854" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" to="store_ln541" fromId="208" toId="217">
</dataflow>
<dataflow id="855" from="d3_imag_6" to="store_ln542" fromId="180" toId="218">
</dataflow>
<dataflow id="856" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" to="store_ln542" fromId="210" toId="218">
</dataflow>
<dataflow id="857" from="tmp" to="StgValue_16" fromId="67" toId="16">
</dataflow>
</dataflows>


</stg>
