var pairs =
{
"syn_maxfan":{"hdl":1,"value":1,"attribute":1,"1000":1,"object":1,"integer":1,"data_in":1}
,"hdl":{"attribute":1}
,"attribute":{"overrides":1,"syn_maxfan":1}
,"overrides":{"default":1}
,"default":{"global":1}
,"global":{"fan-out":1}
,"fan-out":{"guide":1}
,"guide":{"individual":1}
,"individual":{"input":1}
,"input":{"port":1,"clock":1,"31:0":1}
,"port":{"net":1,"clock":1}
,"net":{"register":1}
,"register":{"output":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"objecttype":1}
,"synthesis":{"syn_maxfan":1}
,"lse":{"integer":1,"area":1}
,"integer":{"values":1}
,"values":{"non-integral":1,"syn_maxfan":1}
,"non-integral":{"values":1}
,"example":{"syn_maxfan":1}
,"value":{"5.1":1}
,"5.1":{"truncated":1}
,"module":{"test":1}
,"test":{"registered_data_out":1}
,"registered_data_out":{"clock":1,"synthesis":1,"bit_vector":1}
,"clock":{"data_in":1,"bit":1}
,"output":{"31:0":1}
,"31:0":{"registered_data_out":1,"data_in":1}
,"data_in":{"synthesis":1,"bit_vector":1,"signal":1}
,"reg":{"31:0":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"value":1}
,"entity":{"test":1}
,"bit_vector":{"downto":1}
,"signal":{"1000":1}
,"optimizing":{"lse":1}
,"area":{"speed":1}
}
;Search.control.loadWordPairs(pairs);
