Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 04:51:06 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf3_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[0]
                                                              2.116         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRARDADDR[8]
                                                              2.138         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_42/DIADI[0]
                                                              2.147         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[0]
                                                              2.148         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[3]
                                                              2.190         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[2]
                                                              2.235         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[3]
                                                              2.249         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[13]
                                                              2.251         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[3]
                                                              2.254         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_40/DIADI[0]
                                                              2.260         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[3]
                                                              2.265         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[10]
                                                              2.276         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[2]
                                                              2.293         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[7]
                                                              2.323         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[10]
                                                              2.330         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_49/DIADI[0]
                                                              2.333         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[2]
                                                              2.343         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRARDADDR[3]
                                                              2.355         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[12]
                                                              2.359         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[0]
                                                              2.362         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[3]
                                                              2.370         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[2]
                                                              2.377         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[8]
                                                              2.392         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[10]
                                                              2.397         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[14]
                                                              2.401         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRARDADDR[8]
                                                              2.418         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[7]
                                                              2.419         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[1]
                                                              2.420         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_18/ADDRARDADDR[0]
                                                              2.426         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[10]
                                                              2.431         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[2]
                                                              2.439         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_18/ADDRBWRADDR[10]
                                                              2.455         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ENBWREN
                                                              2.459         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[14]
                                                              2.459         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[6]
                                                              2.465         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_53/ADDRBWRADDR[0]
                                                              2.465         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[7]
                                                              2.466         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[5]
                                                              2.472         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRBWRADDR[10]
                                                              2.475         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[4]
                                                              2.478         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[6]
                                                              2.481         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[6]
                                                              2.482         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[10]
                                                              2.486         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRARDADDR[12]
                                                              2.505         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[12]
                                                              2.505         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[13]
                                                              2.527         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_10/ADDRARDADDR[0]
                                                              2.528         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[3]
                                                              2.548         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[2]
                                                              2.549         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[2]
                                                              2.549         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRARDADDR[4]
                                                              2.549         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[14]
                                                              2.550         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_55/ENARDEN
                                                              2.552         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[1]
                                                              2.554         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[9]
                                                              2.556         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[0]
                                                              2.557         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[8]
                                                              2.559         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[5]
                                                              2.561         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_56/ENARDEN
                                                              2.563         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[12]
                                                              2.572         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[14]
                                                              2.573         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRBWRADDR[3]
                                                              2.575         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[5]
                                                              2.582         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[9]
                                                              2.583         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRARDADDR[3]
                                                              2.588         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[13]
                                                              2.594         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[4]
                                                              2.595         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRBWRADDR[3]
                                                              2.603         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_15/ADDRBWRADDR[3]
                                                              2.603         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[11]
                                                              2.609         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[0]
                                                              2.609         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_10/ADDRARDADDR[3]
                                                              2.609         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_11/ADDRARDADDR[3]
                                                              2.609         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRARDADDR[11]
                                                              2.610         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_10/ADDRBWRADDR[3]
                                                              2.613         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_11/ADDRBWRADDR[3]
                                                              2.613         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[1]
                                                              2.613         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[0]
                                                              2.616         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[4]
                                                              2.618         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRARDADDR[4]
                                                              2.622         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_13/ADDRBWRADDR[8]
                                                              2.625         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRBWRADDR[1]
                                                              2.626         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[0]
                                                              2.629         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRARDADDR[0]
                                                              2.632         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRARDADDR[3]
                                                              2.635         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_42/ADDRARDADDR[4]
                                                              2.637         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[9]
                                                              2.637         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[1]
                                                              2.638         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRARDADDR[3]
                                                              2.659         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRBWRADDR[5]
                                                              2.664         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[5]
                                                              2.664         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_14/ADDRARDADDR[5]
                                                              2.664         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[5]
                                                              2.664         
empty_n_reg_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRARDADDR[10]
                                                              2.666         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_16/ADDRARDADDR[14]
                                                              2.669         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRBWRADDR[10]
                                                              2.677         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_12/ADDRBWRADDR[13]
                                                              2.681         
empty_n_reg/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_50/ADDRBWRADDR[14]
                                                              2.683         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf3_fmaps_memcore_U_1/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_59/ADDRBWRADDR[3]
                                                              2.685         
tptr_reg[0]_rep/C              td_fused_top_td_fused_tdf3_fmaps_memcore_U_0/td_fused_top_td_fused_tdf3_fmaps_memcore_ram_U/ram_reg_0_17/ADDRBWRADDR[4]
                                                              2.686         



