# Elevator_FSM
Verilog design code and testbench for an elevator design controlled thorugh FSM mechanism. Reports of the coverage adn waveforms are also provided along with the code. 

![Screenshot from 2023-10-19 14-04-02](https://github.com/adharsh10/Elevator_FSM/assets/93504705/a38192a8-998c-4f3d-8531-f2413a51bdd0)
