[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\readme.txt]
[file:.\src\Fpga.bde]
Enabled=1
[file:.\src\A8051_exp.bde]
Enabled=1
[file:.\src\Fpga_post_P&R.vhd]
Enabled=1
[file:.\src\Fpga.sdf]
Enabled=1
[file:.\src\Fpga_post_synth.vhd]
Enabled=1
[file:.\src\Fpga.edf]
Enabled=0
[file:.\src\8051\registers.vhd]
Enabled=1
[file:.\src\8051\InternalProgramMemory.vhd]
Enabled=1
[file:.\src\8051\Timers.VHD]
Enabled=1
[file:.\src\8051\Console.vhd]
Enabled=1
[file:.\src\8051\AL8051.vhd]
Enabled=1
[file:.\src\Devices\Types.vhd]
Enabled=1
[file:.\src\Devices\display.vhd]
Enabled=1
[file:.\src\Devices\keyboard.vhd]
Enabled=1
[file:.\src\Devices\pr_sr_register.vhd]
Enabled=1
[file:.\src\Devices\ram.vhd]
Enabled=1
[file:.\src\Devices\Latch.vhd]
Enabled=1
[file:.\src\Devices\TestBench\display_TB.vhd]
Enabled=1
[file:.\src\Devices\TestBench\display_TB_runtest.do]
Enabled=1
[file:.\src\Devices\TestBench\keyboard_TB.vhd]
Enabled=1
[file:.\src\Devices\TestBench\keyboard_TB_runtest.do]
Enabled=1
[file:.\src\Devices\TestBench\pr_sr_register_TB.vhd]
Enabled=1
[file:.\src\Devices\TestBench\pr_sr_register_TB_runtest.do]
Enabled=1
[file:.\src\Devices\TestBench\ram_TB.vhd]
Enabled=1
[file:.\src\Devices\TestBench\ram_TB_runtest.do]
Enabled=1
[file:.\src\Devices\TestBench\Latch_TB.vhd]
Enabled=1
[file:.\src\Devices\TestBench\Latch_TB_runtest.do]
[file:.\src\TestBench\A8051_exp_TB.vhd]
Enabled=1
[file:.\src\TestBench\A8051_exp_TB_post_synth_cfg.vhd]
Enabled=1
[file:.\src\TestBench\A8051_exp_TB_timing_cfg.vhd]
Enabled=1
[file:.\src\TestBench\A8051_exp_TB_behavior.do]
[file:.\src\TestBench\A8051_exp_TB_post_synth.do]
[file:.\src\TestBench\A8051_exp_TB_timing.do]
[file:.\src\TestBench\controller.do]
Enabled=1
[file:.\src\TestBench\display.do]
Enabled=1
[file:.\src\TestBench\keyboard.do]
Enabled=1
[file:.\src\TestBench\pr_sr_register.do]
Enabled=1
