# Five-staged Pipelined MIPS Design

> An implementation for a five-staged pipelined MIPS processor on Xilinx ISE FPGA development platform.
