INFO: [VRFC 10-163] Analyzing VHDL file "C:/VhdlWiz/My_Projects/T04_ForLoopTb/T04_ForLoopTb.srcs/sim_1/imports/exercises/T04_ForLoopTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T04_ForLoopTb
