CLK set to 1
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part1_mac";
part1_mac
set SRC_FILE "part1_mac.sv";
part1_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part1_mac.sv
Compiling source file ./part1_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part1_mac line 22 in file
		'./part1_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part1_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part1_mac'
 Implement Synthetic for 'part1_mac'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     930.2      0.30       3.6      24.0                           21873.7930
    0:00:03     929.4      0.29       3.5      24.0                           21845.0859
    0:00:03     929.4      0.29       3.5      24.0                           21845.0859
    0:00:03     931.0      0.26       2.8      20.0                           21917.7383
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'part1_mac_DP_OP_11J1_122_830_1'
Information: Added key list 'DesignWare' to design 'part1_mac'. (DDB-72)
    0:00:04     830.7      0.16       1.6       0.0                           17824.4238



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     830.7      0.16       1.6       0.0                           17824.4238
    0:00:04     830.7      0.16       1.6       0.0                           17824.4238
    0:00:04     830.7      0.16       1.6       0.0                           17824.4238
    0:00:04     830.7      0.16       1.6       0.0                           17824.4238
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:05     856.0      0.15       1.5       0.0                           18568.5801
    0:00:06     930.5      0.10       0.9       0.0                           21143.4180
    0:00:06     930.5      0.10       0.9       0.0                           21143.4180
    0:00:06     933.4      0.09       0.8       0.0                           21183.6738

  Beginning Delay Optimization
  ----------------------------
    0:00:06     927.8      0.09       0.8       0.0                           21004.1504
    0:00:07     938.4      0.07       0.6       0.0                           21399.9219
    0:00:07     938.4      0.07       0.6       0.0                           21399.9219
    0:00:08     963.2      0.06       0.5       0.0                           22169.0918
    0:00:08     962.7      0.06       0.5       0.0                           22154.7402
    0:00:08     961.3      0.05       0.4       0.0                           22090.1934
    0:00:08     961.3      0.05       0.4       0.0                           22090.1934
    0:00:09     961.3      0.05       0.4       0.0                           22090.1934
    0:00:09     959.5      0.00       0.0       0.0 f_reg[18]/D               21813.3887
    0:00:09     961.3      0.00       0.0       0.0                           21856.5039
    0:00:10     961.3      0.00       0.0       0.0                           21856.5039

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     961.3      0.00       0.0       0.0                           21856.5039
    0:00:10     954.7      0.00       0.0       0.0                           21626.6367


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     954.4      0.00       0.0       0.0                           21623.5957
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     898.3      0.00       0.0       0.0                           19466.7207
    0:00:10     895.6      0.00       0.0       0.0                           19345.4492
    0:00:10     896.4      0.00       0.0       0.0                           19388.2715
    0:00:10     896.4      0.00       0.0       0.0                           19388.2715
    0:00:10     896.4      0.00       0.0       0.0                           19388.2715
    0:00:10     893.2      0.00       0.0       0.0                           19302.1523
    0:00:10     893.2      0.00       0.0       0.0                           19302.1523
    0:00:10     892.7      0.00       0.0       0.0                           19258.9062
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:07 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           697
Number of cells:                          622
Number of combinational cells:            580
Number of sequential cells:                42
Number of macros/black boxes:               0
Number of buf/inv:                        105
Number of references:                      22

Combinational area:                702.771998
Buf/Inv area:                       60.382000
Noncombinational area:             189.923993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   892.695991
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:07 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part1_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 366.4504 uW   (70%)
  Net Switching Power  = 160.3200 uW   (30%)
                         ---------
Total Dynamic Power    = 526.7704 uW  (100%)

Cell Leakage Power     =  20.0754 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         245.8848           22.4370        3.2931e+03          271.6149  (  49.67%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    120.5657          137.8831        1.6782e+04          275.2310  (  50.33%)
--------------------------------------------------------------------------------------------------
Total            366.4504 uW       160.3200 uW     2.0075e+04 nW       546.8459 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:07 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_in_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part1_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_in_reg[5]/CK (DFF_X1)                  0.00       0.00 r
  b_in_reg[5]/Q (DFF_X1)                   0.09       0.09 r
  U180/ZN (XNOR2_X1)                       0.07       0.17 r
  U250/Z (BUF_X2)                          0.07       0.24 r
  U373/ZN (OAI22_X1)                       0.05       0.28 f
  U492/CO (FA_X1)                          0.11       0.40 f
  U382/ZN (OAI21_X1)                       0.05       0.44 r
  U384/ZN (NAND2_X1)                       0.04       0.48 f
  U502/ZN (XNOR2_X1)                       0.06       0.54 f
  U503/ZN (XNOR2_X1)                       0.06       0.61 f
  U511/ZN (NOR2_X2)                        0.05       0.66 r
  U517/ZN (OAI21_X1)                       0.04       0.70 f
  U518/ZN (AOI21_X1)                       0.08       0.78 r
  U532/ZN (INV_X1)                         0.04       0.81 f
  U546/ZN (AOI21_X1)                       0.05       0.86 r
  U549/ZN (XNOR2_X1)                       0.06       0.92 r
  U551/ZN (OAI21_X1)                       0.03       0.95 f
  f_reg[11]/D (DFF_X1)                     0.01       0.96 f
  data arrival time                                   0.96

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  f_reg[11]/CK (DFF_X1)                    0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part1/gates.v'.
1
quit

Thank you...
CLK set to 1.1
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part1_mac";
part1_mac
set SRC_FILE "part1_mac.sv";
part1_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part1_mac.sv
Compiling source file ./part1_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part1_mac line 22 in file
		'./part1_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part1_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part1_mac'
 Implement Synthetic for 'part1_mac'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     939.5      0.21       1.7      27.0                           22202.4941
    0:00:03     939.0      0.21       1.7      27.0                           22188.1406
    0:00:03     939.0      0.21       1.7      27.0                           22188.1406
    0:00:03     939.0      0.20       1.6      27.0                           22181.5098
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Mapping 'part1_mac_DP_OP_11J1_122_830_1'
Information: Added key list 'DesignWare' to design 'part1_mac'. (DDB-72)
    0:00:04     822.7      0.10       0.5       0.0                           17591.5469



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     822.7      0.10       0.5       0.0                           17591.5469
    0:00:04     822.7      0.10       0.5       0.0                           17591.5469
    0:00:04     823.3      0.10       0.5       0.0                           17634.7930
    0:00:04     823.3      0.10       0.5       0.0                           17634.7930
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     861.3      0.05       0.3       0.0                           18849.8750
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449

  Beginning Delay Optimization
  ----------------------------
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05     906.8      0.00       0.0       0.0                           20344.0449
    0:00:05     893.5      0.00       0.0       0.0                           19949.2227


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05     892.4      0.00       0.0       0.0                           19916.7598
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:05     842.4      0.00       0.0       0.0                           18070.3984
    0:00:05     842.4      0.00       0.0       0.0                           18070.3984
    0:00:05     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06     842.4      0.00       0.0       0.0                           18070.3984
    0:00:06     838.2      0.00       0.0       0.0                           17863.4004
    0:00:06     838.2      0.00       0.0       0.0                           17863.4004
    0:00:06     838.2      0.00       0.0       0.0                           17863.4004
    0:00:06     838.2      0.00       0.0       0.0                           17863.4004
    0:00:06     835.8      0.00       0.0       0.0                           17810.2988
    0:00:06     835.8      0.00       0.0       0.0                           17810.2988
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:16 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           618
Number of cells:                          542
Number of combinational cells:            500
Number of sequential cells:                42
Number of macros/black boxes:               0
Number of buf/inv:                         83
Number of references:                      20

Combinational area:                645.848000
Buf/Inv area:                       45.486000
Noncombinational area:             189.923993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   835.771993
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:17 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part1_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 325.2054 uW   (71%)
  Net Switching Power  = 130.6065 uW   (29%)
                         ---------
Total Dynamic Power    = 455.8119 uW  (100%)

Cell Leakage Power     =  18.3444 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         223.8002           21.0651        3.2928e+03          248.1581  (  52.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    101.4052          109.5414        1.5052e+04          225.9982  (  47.66%)
--------------------------------------------------------------------------------------------------
Total            325.2055 uW       130.6065 uW     1.8344e+04 nW       474.1562 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:17 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_in_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part1_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_in_reg[9]/CK (DFF_X1)                  0.00       0.00 r
  b_in_reg[9]/QN (DFF_X1)                  0.11       0.11 f
  U164/ZN (NAND2_X1)                       0.05       0.16 r
  U165/ZN (AND2_X1)                        0.04       0.20 r
  U166/ZN (OR2_X2)                         0.06       0.26 r
  U206/ZN (OAI22_X1)                       0.05       0.31 f
  U219/ZN (OR2_X1)                         0.06       0.36 f
  U238/CO (FA_X1)                          0.09       0.46 f
  U240/CO (FA_X1)                          0.11       0.56 f
  U399/S (FA_X1)                           0.13       0.69 f
  U250/ZN (NOR2_X1)                        0.06       0.75 r
  U387/ZN (OAI21_X1)                       0.04       0.79 f
  U150/ZN (AOI21_X1)                       0.06       0.85 r
  U388/ZN (OAI21_X2)                       0.05       0.90 f
  U441/ZN (NAND2_X1)                       0.05       0.96 r
  U576/ZN (NAND2_X1)                       0.03       0.99 f
  U580/ZN (OAI211_X1)                      0.03       1.02 r
  U582/ZN (NAND2_X1)                       0.03       1.05 f
  f_reg[19]/D (DFF_X1)                     0.01       1.06 f
  data arrival time                                   1.06

  clock clk (rise edge)                    1.10       1.10
  clock network delay (ideal)              0.00       1.10
  f_reg[19]/CK (DFF_X1)                    0.00       1.10 r
  library setup time                      -0.04       1.06
  data required time                                  1.06
  -----------------------------------------------------------
  data required time                                  1.06
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part1/gates.v'.
1
quit

Thank you...
CLK set to 1.2
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.2
1.2
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part1_mac";
part1_mac
set SRC_FILE "part1_mac.sv";
part1_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part1_mac.sv
Compiling source file ./part1_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part1_mac line 22 in file
		'./part1_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part1_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part1_mac'
 Implement Synthetic for 'part1_mac'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     940.3      0.21       0.8      29.8                           22378.8867
    0:00:02     940.3      0.21       0.8      29.8                           22378.8867
    0:00:02     940.3      0.21       0.8      29.8                           22378.8867
    0:00:02     940.3      0.21       0.8      29.8                           22378.8867
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Added key list 'DesignWare' to design 'part1_mac'. (DDB-72)
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297

  Beginning Delay Optimization
  ----------------------------
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     816.4      0.00       0.0      35.6                           17276.9297
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:03     817.4      0.00       0.0       0.0                           17319.3281
    0:00:03     817.4      0.00       0.0       0.0                           17319.3281

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     817.4      0.00       0.0       0.0                           17319.3281
    0:00:03     813.2      0.00       0.0       0.0                           17204.5039


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     813.2      0.00       0.0       0.0                           17204.5039
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:03     807.6      0.00       0.0       0.0                           17054.0684
    0:00:04     806.8      0.00       0.0       0.0                           17026.2109
    0:00:04     806.8      0.00       0.0       0.0                           17026.2109
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:24 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           564
Number of cells:                          483
Number of combinational cells:            441
Number of sequential cells:                42
Number of macros/black boxes:               0
Number of buf/inv:                         80
Number of references:                      18

Combinational area:                616.854002
Buf/Inv area:                       44.422000
Noncombinational area:             189.923993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   806.777995
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:24 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part1_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 295.1938 uW   (73%)
  Net Switching Power  = 110.8546 uW   (27%)
                         ---------
Total Dynamic Power    = 406.0484 uW  (100%)

Cell Leakage Power     =  17.2256 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         205.2646           17.6513        3.2915e+03          226.2073  (  53.44%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     89.9292           93.2034        1.3934e+04          197.0666  (  46.56%)
--------------------------------------------------------------------------------------------------
Total            295.1938 uW       110.8546 uW     1.7226e+04 nW       423.2739 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:24 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_in_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part1_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_in_reg[9]/CK (DFF_X1)                  0.00       0.00 r
  b_in_reg[9]/Q (DFF_X1)                   0.09       0.09 r
  U315/Z (BUF_X1)                          0.10       0.19 r
  U348/ZN (XNOR2_X1)                       0.08       0.27 r
  U349/ZN (OAI22_X1)                       0.05       0.32 f
  U374/ZN (OR2_X1)                         0.06       0.38 f
  U391/CO (FA_X1)                          0.09       0.47 f
  U397/S (FA_X1)                           0.13       0.60 f
  U406/S (FA_X1)                           0.14       0.74 r
  U396/ZN (NOR2_X1)                        0.03       0.77 f
  U408/ZN (NOR2_X1)                        0.06       0.82 r
  U458/ZN (AND2_X1)                        0.05       0.87 r
  U459/ZN (NAND2_X1)                       0.03       0.90 f
  U460/ZN (OAI22_X1)                       0.05       0.94 r
  U471/ZN (NAND2_X1)                       0.03       0.97 f
  U482/ZN (NAND2_X1)                       0.03       1.01 r
  U517/ZN (AOI21_X1)                       0.03       1.04 f
  U520/ZN (XNOR2_X1)                       0.05       1.09 f
  U521/ZN (NAND2_X1)                       0.03       1.12 r
  U523/ZN (NAND2_X1)                       0.03       1.15 f
  f_reg[19]/D (DFF_X1)                     0.01       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                    1.20       1.20
  clock network delay (ideal)              0.00       1.20
  f_reg[19]/CK (DFF_X1)                    0.00       1.20 r
  library setup time                      -0.04       1.16
  data required time                                  1.16
  -----------------------------------------------------------
  data required time                                  1.16
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part1/gates.v'.
1
quit

Thank you...
CLK set to 1.3
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.3
1.3
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part1_mac";
part1_mac
set SRC_FILE "part1_mac.sv";
part1_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part1_mac.sv
Compiling source file ./part1_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part1_mac line 22 in file
		'./part1_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part1_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part1_mac'
 Implement Synthetic for 'part1_mac'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     930.5      0.23       0.6      28.4                           21913.8203
    0:00:03     929.4      0.23       0.6      28.4                           21885.1152
    0:00:03     929.4      0.23       0.6      28.4                           21885.1152
    0:00:03     929.4      0.23       0.6      28.4                           21885.1152
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Added key list 'DesignWare' to design 'part1_mac'. (DDB-72)
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355

  Beginning Delay Optimization
  ----------------------------
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     812.1      0.00       0.0      34.9                           17094.4355
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:04     813.2      0.00       0.0       0.0                           17136.8340
    0:00:04     813.2      0.00       0.0       0.0                           17136.8340

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     813.2      0.00       0.0       0.0                           17136.8340
    0:00:04     807.8      0.00       0.0       0.0                           16993.3027


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     807.8      0.00       0.0       0.0                           16993.3027
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     803.9      0.00       0.0       0.0                           16884.7461
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
    0:00:04     803.3      0.00       0.0       0.0                           16867.3535
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:32 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           553
Number of cells:                          469
Number of combinational cells:            427
Number of sequential cells:                42
Number of macros/black boxes:               0
Number of buf/inv:                         79
Number of references:                      17

Combinational area:                613.396003
Buf/Inv area:                       42.560000
Noncombinational area:             189.923993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   803.319996
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:32 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part1_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 272.7581 uW   (73%)
  Net Switching Power  = 100.6001 uW   (27%)
                         ---------
Total Dynamic Power    = 373.3582 uW  (100%)

Cell Leakage Power     =  17.0995 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         189.3919           19.2190        3.2914e+03          211.9023  (  54.27%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     83.3662           81.3811        1.3808e+04          178.5554  (  45.73%)
--------------------------------------------------------------------------------------------------
Total            272.7581 uW       100.6001 uW     1.7099e+04 nW       390.4577 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:32 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part1_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_in_reg[7]/CK (DFF_X1)                  0.00       0.00 r
  b_in_reg[7]/Q (DFF_X1)                   0.11       0.11 f
  U264/ZN (XNOR2_X1)                       0.16       0.27 r
  U300/ZN (NAND2_X1)                       0.07       0.35 f
  U311/ZN (OAI22_X1)                       0.06       0.41 r
  U337/S (FA_X1)                           0.12       0.53 f
  U324/S (FA_X1)                           0.13       0.66 r
  U339/S (FA_X1)                           0.11       0.78 f
  U313/ZN (NOR2_X1)                        0.06       0.84 r
  U321/ZN (OAI21_X1)                       0.04       0.87 f
  U322/ZN (AOI21_X1)                       0.06       0.94 r
  U92/ZN (OAI21_X1)                        0.05       0.99 f
  U409/ZN (NAND2_X1)                       0.04       1.03 r
  U412/ZN (NAND2_X1)                       0.04       1.07 f
  U473/ZN (NAND2_X1)                       0.04       1.10 r
  U475/ZN (NAND2_X1)                       0.03       1.13 f
  U477/ZN (XNOR2_X1)                       0.05       1.18 f
  U479/ZN (AOI21_X1)                       0.04       1.22 r
  U480/ZN (INV_X1)                         0.02       1.24 f
  f_reg[16]/D (DFF_X1)                     0.01       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                    1.30       1.30
  clock network delay (ideal)              0.00       1.30
  f_reg[16]/CK (DFF_X1)                    0.00       1.30 r
  library setup time                      -0.04       1.26
  data required time                                  1.26
  -----------------------------------------------------------
  data required time                                  1.26
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part1/gates.v'.
1
quit

Thank you...
CLK set to 1.4
dc_shell -f runsynth.tcl

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.4
1.4
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part1_mac";
part1_mac
set SRC_FILE "part1_mac.sv";
part1_mac.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./part1_mac.sv
Compiling source file ./part1_mac.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part1_mac line 22 in file
		'./part1_mac.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part1_mac'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part1_mac'
 Implement Synthetic for 'part1_mac'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     922.0      0.30       1.0      28.4                           21788.1621
    0:00:03     922.0      0.30       1.0      28.4                           21788.1621
    0:00:03     922.0      0.30       1.0      28.4                           21788.1621
    0:00:03     922.0      0.30       1.0      28.4                           21788.1621
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Added key list 'DesignWare' to design 'part1_mac'. (DDB-72)
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305

  Beginning Delay Optimization
  ----------------------------
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     810.5      0.00       0.0      35.6                           17129.7305
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:03     811.6      0.00       0.0       0.0                           17172.1309
    0:00:03     811.6      0.00       0.0       0.0                           17172.1309

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     811.6      0.00       0.0       0.0                           17172.1309
    0:00:03     806.8      0.00       0.0       0.0                           17042.9512


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     805.7      0.00       0.0       0.0                           17014.9062
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:03     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     797.7      0.00       0.0       0.0                           16784.1621
    0:00:04     796.4      0.00       0.0       0.0                           16726.4160
    0:00:04     796.4      0.00       0.0       0.0                           16726.4160
    0:00:04     796.4      0.00       0.0       0.0                           16726.4160
    0:00:04     796.4      0.00       0.0       0.0                           16726.4160
    0:00:04     795.6      0.00       0.0       0.0                           16697.7090
    0:00:04     795.6      0.00       0.0       0.0                           16697.7090
    0:00:04     793.5      0.00       0.0       0.0                           16607.2246
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:39 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           44
Number of nets:                           545
Number of cells:                          459
Number of combinational cells:            417
Number of sequential cells:                42
Number of macros/black boxes:               0
Number of buf/inv:                         78
Number of references:                      19

Combinational area:                603.022002
Buf/Inv area:                       42.028000
Noncombinational area:             190.455993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   793.477996
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:39 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part1_mac              5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 252.2502 uW   (73%)
  Net Switching Power  =  93.0965 uW   (27%)
                         ---------
Total Dynamic Power    = 345.3467 uW  (100%)

Cell Leakage Power     =  16.7881 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         176.0336           17.6280        3.3262e+03          196.9877  (  54.40%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     76.2165           75.4685        1.3462e+04          165.1470  (  45.60%)
--------------------------------------------------------------------------------------------------
Total            252.2501 uW        93.0965 uW     1.6788e+04 nW       362.1348 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part1_mac
Version: J-2014.09-SP5-2
Date   : Sun Oct  3 13:34:39 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part1_mac          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  b_in_reg[7]/CK (DFF_X2)                  0.00       0.00 r
  b_in_reg[7]/Q (DFF_X2)                   0.15       0.15 r
  U267/ZN (XNOR2_X2)                       0.13       0.28 r
  U95/ZN (NAND2_X1)                        0.10       0.37 f
  U302/ZN (OAI22_X1)                       0.07       0.44 r
  U322/S (HA_X1)                           0.08       0.53 r
  U335/CO (FA_X1)                          0.07       0.60 r
  U341/S (FA_X1)                           0.11       0.71 f
  U353/S (FA_X1)                           0.13       0.85 r
  U93/ZN (OR2_X1)                          0.05       0.89 r
  U358/ZN (INV_X1)                         0.03       0.92 f
  U359/ZN (OAI21_X1)                       0.05       0.97 r
  U391/ZN (NAND2_X1)                       0.03       1.00 f
  U392/ZN (NAND2_X1)                       0.03       1.03 r
  U454/ZN (NAND3_X1)                       0.04       1.07 f
  U457/ZN (NAND2_X1)                       0.04       1.11 r
  U486/ZN (NAND2_X1)                       0.03       1.14 f
  U488/ZN (NAND3_X1)                       0.03       1.17 r
  U501/S (FA_X1)                           0.11       1.28 f
  U502/ZN (AOI22_X1)                       0.05       1.33 r
  U503/ZN (INV_X1)                         0.02       1.35 f
  f_reg[18]/D (DFF_X1)                     0.01       1.36 f
  data arrival time                                   1.36

  clock clk (rise edge)                    1.40       1.40
  clock network delay (ideal)              0.00       1.40
  f_reg[18]/CK (DFF_X1)                    0.00       1.40 r
  library setup time                      -0.04       1.36
  data required time                                  1.36
  -----------------------------------------------------------
  data required time                                  1.36
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj1/part1/gates.v'.
1
quit

Thank you...
