GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v'
Analyzing Verilog file 'H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v'
WARN  (EX3073) : Port 'addr' remains unconnected for this instance("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":58)
Compiling module 'top'("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":1)
Compiling module 'Gowin_rPLL'("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'lcd_driver_8'("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 17("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v":113)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "rfrsh_rate" of module "lcd_driver_8" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v":13)
WARN  (EX0211) : The output port "led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":4)
WARN  (EX0211) : The output port "led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":4)
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":4)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":4)
WARN  (EX0211) : The output port "led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":4)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\impl\gwsynthesis\Pmod_sc1602.vg" completed
[100%] Generate report file "H:\git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\impl\gwsynthesis\Pmod_sc1602_syn.rpt.html" completed
GowinSynthesis finish
