

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:256:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:256:4,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Parsing file _cuobjdump_complete_output_jNVCwJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_emE3cN"
Running: cat _ptx_emE3cN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GgCZvR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GgCZvR --output-file  /dev/null 2> _ptx_emE3cNinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_emE3cN _ptx2_GgCZvR _ptx_emE3cNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 35872 (ipc=71.7) sim_rate=35872 (inst/sec) elapsed = 0:0:00:01 / Fri Mar  4 17:16:45 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 60192 (ipc=60.2) sim_rate=30096 (inst/sec) elapsed = 0:0:00:02 / Fri Mar  4 17:16:46 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 156544 (ipc=44.7) sim_rate=52181 (inst/sec) elapsed = 0:0:00:03 / Fri Mar  4 17:16:47 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(10,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(11,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 334720 (ipc=60.9) sim_rate=83680 (inst/sec) elapsed = 0:0:00:04 / Fri Mar  4 17:16:48 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(14,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 765216 (ipc=109.3) sim_rate=153043 (inst/sec) elapsed = 0:0:00:05 / Fri Mar  4 17:16:49 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(10,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1163104 (ipc=145.4) sim_rate=193850 (inst/sec) elapsed = 0:0:00:06 / Fri Mar  4 17:16:50 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(14,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(6,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(9,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1895072 (ipc=210.6) sim_rate=270724 (inst/sec) elapsed = 0:0:00:07 / Fri Mar  4 17:16:51 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(10,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(13,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2688864 (ipc=268.9) sim_rate=336108 (inst/sec) elapsed = 0:0:00:08 / Fri Mar  4 17:16:52 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(4,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(8,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(15,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3036512 (ipc=289.2) sim_rate=337390 (inst/sec) elapsed = 0:0:00:09 / Fri Mar  4 17:16:53 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(15,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(7,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(11,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3585088 (ipc=311.7) sim_rate=358508 (inst/sec) elapsed = 0:0:00:10 / Fri Mar  4 17:16:54 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,2,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4273184 (ipc=328.7) sim_rate=388471 (inst/sec) elapsed = 0:0:00:11 / Fri Mar  4 17:16:55 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(13,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(9,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(10,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,3,0) tid=(12,1,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(15,2,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4976270 (ipc=355.4) sim_rate=414689 (inst/sec) elapsed = 0:0:00:12 / Fri Mar  4 17:16:56 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(9,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(12,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(6,2,0) tid=(9,6,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,3,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5717366 (ipc=381.2) sim_rate=439797 (inst/sec) elapsed = 0:0:00:13 / Fri Mar  4 17:16:57 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,4,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 5997092 (ipc=386.9) sim_rate=428363 (inst/sec) elapsed = 0:0:00:14 / Fri Mar  4 17:16:58 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(7,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(12,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6549316 (ipc=374.2) sim_rate=436621 (inst/sec) elapsed = 0:0:00:15 / Fri Mar  4 17:16:59 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(9,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(8,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(3,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(13,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7038532 (ipc=380.5) sim_rate=439908 (inst/sec) elapsed = 0:0:00:16 / Fri Mar  4 17:17:00 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(11,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(11,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(10,0,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7591908 (ipc=379.6) sim_rate=446582 (inst/sec) elapsed = 0:0:00:17 / Fri Mar  4 17:17:01 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(14,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(14,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,0,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7973668 (ipc=379.7) sim_rate=442981 (inst/sec) elapsed = 0:0:00:18 / Fri Mar  4 17:17:02 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(9,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(12,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(7,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(11,0,0) tid=(9,2,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(13,2,0) tid=(9,4,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(13,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(13,1,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8959348 (ipc=398.2) sim_rate=471544 (inst/sec) elapsed = 0:0:00:19 / Fri Mar  4 17:17:03 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,1,0) tid=(15,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(12,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,2,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 9360052 (ipc=407.0) sim_rate=468002 (inst/sec) elapsed = 0:0:00:20 / Fri Mar  4 17:17:04 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(3,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,4,0) tid=(8,3,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(13,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 9900830 (ipc=404.1) sim_rate=471468 (inst/sec) elapsed = 0:0:00:21 / Fri Mar  4 17:17:05 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,4,0) tid=(13,5,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25323,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25324,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,0,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25373,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25374,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25391,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25395,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25396,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25399,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25400,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25411,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25411,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25412,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25412,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25415,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25416,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25433,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25434,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25455,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25456,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25459,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25460,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25467,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25468,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25475,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25476,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25477,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25478,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25489,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25490,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25499,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25500,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 10177225 (ipc=399.1) sim_rate=462601 (inst/sec) elapsed = 0:0:00:22 / Fri Mar  4 17:17:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25501,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25519,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25520,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25525,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25526,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25539,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25540,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25543,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25544,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25561,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25565,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25566,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25567,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25568,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25569,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25570,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25570,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25573,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25574,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25585,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25586,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25588,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25589,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25589,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25590,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25590,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25591,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25605,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25606,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(25606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25615,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25616,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25617,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25618,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25627,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25628,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (25666,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(25667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (25672,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(25673,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,5,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25677,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25678,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(9,3,0) tid=(15,6,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 10471882 (ipc=395.2) sim_rate=455299 (inst/sec) elapsed = 0:0:00:23 / Fri Mar  4 17:17:07 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(10,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,1,0) tid=(11,6,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(8,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10880101 (ipc=395.6) sim_rate=453337 (inst/sec) elapsed = 0:0:00:24 / Fri Mar  4 17:17:08 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(14,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(8,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,5,0) tid=(11,1,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(9,3,0) tid=(8,4,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(11,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 11382645 (ipc=399.4) sim_rate=455305 (inst/sec) elapsed = 0:0:00:25 / Fri Mar  4 17:17:09 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(11,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(7,5,0) tid=(10,4,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(10,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(9,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(8,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(12,4,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29433,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29434,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 11951380 (ipc=405.1) sim_rate=459668 (inst/sec) elapsed = 0:0:00:26 / Fri Mar  4 17:17:10 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(9,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(14,6,0) tid=(0,5,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,5,0) tid=(10,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(15,6,0) tid=(13,6,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(9,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,5,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 12567173 (ipc=412.0) sim_rate=465450 (inst/sec) elapsed = 0:0:00:27 / Fri Mar  4 17:17:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30568,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30569,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,6,0) tid=(8,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(9,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,5,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 13093091 (ipc=415.7) sim_rate=467610 (inst/sec) elapsed = 0:0:00:28 / Fri Mar  4 17:17:12 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(15,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(15,5,0) tid=(9,3,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(11,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 13618540 (ipc=419.0) sim_rate=469604 (inst/sec) elapsed = 0:0:00:29 / Fri Mar  4 17:17:13 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(8,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(9,1,0) tid=(13,6,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(10,6,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 13896077 (ipc=421.1) sim_rate=463202 (inst/sec) elapsed = 0:0:00:30 / Fri Mar  4 17:17:14 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(10,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(12,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,7,0) tid=(13,6,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,6,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 14498681 (ipc=426.4) sim_rate=467699 (inst/sec) elapsed = 0:0:00:31 / Fri Mar  4 17:17:15 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,5,0) tid=(8,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,1,0) tid=(12,6,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(9,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 15048604 (ipc=430.0) sim_rate=470268 (inst/sec) elapsed = 0:0:00:32 / Fri Mar  4 17:17:16 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(13,5,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35171,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35172,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(10,5,0) tid=(15,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(6,4,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 15462329 (ipc=429.5) sim_rate=468555 (inst/sec) elapsed = 0:0:00:33 / Fri Mar  4 17:17:17 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(15,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(14,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,5,0) tid=(12,4,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(11,6,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 15928867 (ipc=430.5) sim_rate=468496 (inst/sec) elapsed = 0:0:00:34 / Fri Mar  4 17:17:18 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(13,6,0) tid=(13,3,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(12,6,0) tid=(8,3,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37696,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37697,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,0,0) tid=(12,1,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(9,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(13,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(9,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 16582565 (ipc=430.7) sim_rate=473787 (inst/sec) elapsed = 0:0:00:35 / Fri Mar  4 17:17:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38632,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38633,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,5,0) tid=(13,4,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(11,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,5,0) tid=(12,6,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39485,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39486,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 17039381 (ipc=431.4) sim_rate=473316 (inst/sec) elapsed = 0:0:00:36 / Fri Mar  4 17:17:20 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39777,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(39778,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,4,0) tid=(8,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(9,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 17502443 (ipc=432.2) sim_rate=473039 (inst/sec) elapsed = 0:0:00:37 / Fri Mar  4 17:17:21 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(14,6,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40648,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40649,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40723,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40724,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40726,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40727,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40766,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40767,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40823,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40824,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40839,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40840,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(15,5,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40999,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41000,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,7,0) tid=(3,7,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(9,4,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41379,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(41380,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 18006442 (ipc=433.9) sim_rate=473853 (inst/sec) elapsed = 0:0:00:38 / Fri Mar  4 17:17:22 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,5,0) tid=(11,7,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,7,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41701,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(41702,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(8,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(10,5,0) tid=(8,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(14,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 18432128 (ipc=433.7) sim_rate=472618 (inst/sec) elapsed = 0:0:00:39 / Fri Mar  4 17:17:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42641,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42642,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(14,6,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42689,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(42690,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42700,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42908,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42925,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42926,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42926,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42927,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42976,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(42977,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43013,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43014,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,8,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43111,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43112,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43143,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43144,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43234,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43235,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43244,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43245,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43254,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43254,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(43255,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43255,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43270,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43271,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43282,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43282,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(43283,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(43283,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43283,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43284,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43288,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43289,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43299,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43300,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43315,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43316,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43320,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(43321,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43378,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43379,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,8,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43418,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43419,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43447,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(43448,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43481,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(43482,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 18725429 (ipc=430.5) sim_rate=468135 (inst/sec) elapsed = 0:0:00:40 / Fri Mar  4 17:17:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43503,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43504,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43591,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43592,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43613,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43614,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(8,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 18895683 (ipc=429.4) sim_rate=460870 (inst/sec) elapsed = 0:0:00:41 / Fri Mar  4 17:17:25 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,2,0) tid=(9,3,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,9,0) tid=(11,4,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(15,7,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 19329911 (ipc=429.6) sim_rate=460235 (inst/sec) elapsed = 0:0:00:42 / Fri Mar  4 17:17:26 2016
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,5,0) tid=(8,3,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(14,7,0) tid=(6,2,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,9,0) tid=(4,7,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(5,7,0) tid=(14,5,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1,9,0) tid=(1,6,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(3,8,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 19886549 (ipc=432.3) sim_rate=462477 (inst/sec) elapsed = 0:0:00:43 / Fri Mar  4 17:17:27 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,8,0) tid=(4,5,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(4,9,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46353,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46354,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46371,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(46372,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(15,7,0) tid=(13,7,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,8,0) tid=(5,4,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1,9,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 20428721 (ipc=434.7) sim_rate=464289 (inst/sec) elapsed = 0:0:00:44 / Fri Mar  4 17:17:28 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(7,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,8,0) tid=(8,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(9,9,0) tid=(2,4,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(9,9,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47661,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47662,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(14,9,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 20969438 (ipc=436.9) sim_rate=465987 (inst/sec) elapsed = 0:0:00:45 / Fri Mar  4 17:17:29 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,10,0) tid=(8,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(6,5,0) tid=(9,2,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,9,0) tid=(13,6,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(9,8,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 21474650 (ipc=438.3) sim_rate=466840 (inst/sec) elapsed = 0:0:00:46 / Fri Mar  4 17:17:30 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(13,8,0) tid=(14,2,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(14,8,0) tid=(6,5,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,8,0) tid=(0,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(12,7,0) tid=(14,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(4,9,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 21954910 (ipc=439.1) sim_rate=467125 (inst/sec) elapsed = 0:0:00:47 / Fri Mar  4 17:17:31 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(10,8,0) tid=(0,2,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(10,9,0) tid=(4,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,8,0) tid=(4,6,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,10,0) tid=(14,3,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(10,8,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 22440036 (ipc=440.0) sim_rate=467500 (inst/sec) elapsed = 0:0:00:48 / Fri Mar  4 17:17:32 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(12,8,0) tid=(15,2,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,9,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (51300,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(51301,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(4,7,0) tid=(9,1,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,6,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (51720,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(51721,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(9,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 22904782 (ipc=440.5) sim_rate=467444 (inst/sec) elapsed = 0:0:00:49 / Fri Mar  4 17:17:33 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(9,8,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (52178,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(52179,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52186,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52187,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,9,0) tid=(3,4,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(15,9,0) tid=(6,3,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(9,9,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 23306142 (ipc=439.7) sim_rate=466122 (inst/sec) elapsed = 0:0:00:50 / Fri Mar  4 17:17:34 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,9,0) tid=(9,4,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(14,8,0) tid=(11,2,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,10,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53864,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53865,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(10,7,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 23678660 (ipc=438.5) sim_rate=464287 (inst/sec) elapsed = 0:0:00:51 / Fri Mar  4 17:17:35 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,9,0) tid=(0,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,8,0) tid=(8,6,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(14,7,0) tid=(0,4,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,10,0) tid=(14,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(14,9,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 24146975 (ipc=439.0) sim_rate=464364 (inst/sec) elapsed = 0:0:00:52 / Fri Mar  4 17:17:36 2016
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,8,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55270,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55271,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55348,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55349,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(7,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(13,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 24605065 (ipc=439.4) sim_rate=464246 (inst/sec) elapsed = 0:0:00:53 / Fri Mar  4 17:17:37 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(15,8,0) tid=(3,7,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(10,7,0) tid=(11,6,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,8,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56460,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(56461,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (56528,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(56529,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56545,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56546,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56563,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56564,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56615,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56616,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(15,8,0) tid=(15,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,10,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (56919,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(56920,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56967,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56968,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 25049719 (ipc=439.5) sim_rate=463883 (inst/sec) elapsed = 0:0:00:54 / Fri Mar  4 17:17:38 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,8,0) tid=(1,5,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(6,1,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57548,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57549,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(8,8,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57601,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57602,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57801,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57802,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57889,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57890,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 25486384 (ipc=439.4) sim_rate=463388 (inst/sec) elapsed = 0:0:00:55 / Fri Mar  4 17:17:39 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(10,10,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58065,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58066,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58075,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58076,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58217,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58218,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58244,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58245,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58265,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58266,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(7,10,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58335,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58399,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58400,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(8,8,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58664,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58751,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58752,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (58772,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(58773,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(6,0,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58806,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58849,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58850,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58975,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58976,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 25875484 (ipc=438.6) sim_rate=462062 (inst/sec) elapsed = 0:0:00:56 / Fri Mar  4 17:17:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (59029,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(59030,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(5,10,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59051,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59052,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59052,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59053,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (59064,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(59065,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59091,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59092,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (59213,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(59214,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59236,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59237,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(0,10,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59270,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59327,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59328,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59453,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59454,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(7,9,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 26096462 (ipc=438.6) sim_rate=457832 (inst/sec) elapsed = 0:0:00:57 / Fri Mar  4 17:17:41 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(9,1,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59734,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59735,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59926,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59927,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(11,11,0) tid=(5,4,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(4,12,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60242,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60243,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60263,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60264,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60328,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(60329,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,10,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (60405,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(60406,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60419,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60420,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60489,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60490,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 26545816 (ipc=438.8) sim_rate=457686 (inst/sec) elapsed = 0:0:00:58 / Fri Mar  4 17:17:42 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(14,8,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60706,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60707,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60757,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60758,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,11,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (60790,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(60791,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60811,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60812,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60866,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60867,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60918,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(60919,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(14,11,0) tid=(4,7,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,10,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61194,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61195,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61218,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61219,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61243,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61244,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(11,10,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 27044835 (ipc=439.8) sim_rate=458387 (inst/sec) elapsed = 0:0:00:59 / Fri Mar  4 17:17:43 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(8,10,0) tid=(1,4,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(15,9,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61802,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61803,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,11,0) tid=(10,3,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(5,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,11,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62331,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(62332,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(15,11,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 27570910 (ipc=441.1) sim_rate=459515 (inst/sec) elapsed = 0:0:01:00 / Fri Mar  4 17:17:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62592,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62593,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(13,11,0) tid=(12,4,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(10,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(12,11,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 27850975 (ipc=442.1) sim_rate=456573 (inst/sec) elapsed = 0:0:01:01 / Fri Mar  4 17:17:45 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(8,11,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63263,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(63264,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63290,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(63291,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63335,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63336,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(10,10,0) tid=(9,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(12,12,0) tid=(9,5,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(13,13,0) tid=(6,3,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,11,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63901,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63902,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 28402034 (ipc=443.8) sim_rate=458097 (inst/sec) elapsed = 0:0:01:02 / Fri Mar  4 17:17:46 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(13,10,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64184,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64185,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,11,0) tid=(14,6,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,12,0) tid=(2,7,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(4,11,0) tid=(13,2,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,14,0) tid=(6,7,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,10,0) tid=(9,3,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(2,13,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 29006748 (ipc=446.3) sim_rate=460424 (inst/sec) elapsed = 0:0:01:03 / Fri Mar  4 17:17:47 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,10,0) tid=(0,5,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(12,13,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65469,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65470,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(13,13,0) tid=(0,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,10,0) tid=(10,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(8,10,0) tid=(12,6,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(4,14,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 29594620 (ipc=448.4) sim_rate=462415 (inst/sec) elapsed = 0:0:01:04 / Fri Mar  4 17:17:48 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(14,13,0) tid=(8,4,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,11,0) tid=(1,2,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(8,12,0) tid=(2,3,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(15,13,0) tid=(8,6,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,14,0) tid=(8,3,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(2,13,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 30171022 (ipc=450.3) sim_rate=464169 (inst/sec) elapsed = 0:0:01:05 / Fri Mar  4 17:17:49 2016
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,12,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (67269,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(67270,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67283,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67284,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,14,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67352,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(67353,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 30452109 (ipc=451.1) sim_rate=461395 (inst/sec) elapsed = 0:0:01:06 / Fri Mar  4 17:17:50 2016
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(3,13,0) tid=(12,4,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(2,11,0) tid=(11,3,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(4,13,0) tid=(9,2,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(15,11,0) tid=(10,4,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(6,0,0) tid=(8,1,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(7,13,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (68437,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(68438,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68439,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(68440,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 30988718 (ipc=452.4) sim_rate=462518 (inst/sec) elapsed = 0:0:01:07 / Fri Mar  4 17:17:51 2016
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,13,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (68608,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(68609,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68703,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(68704,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(10,11,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (68875,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(68876,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,12,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (69012,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(69013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69091,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(69092,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(14,12,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69254,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69255,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,12,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (69421,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(69422,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(15,11,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 31538944 (ipc=453.8) sim_rate=463808 (inst/sec) elapsed = 0:0:01:08 / Fri Mar  4 17:17:52 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(11,14,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (69758,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(69759,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(6,12,0) tid=(10,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,14,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (70124,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(70125,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (70134,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(70135,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(9,14,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70259,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70260,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(9,10,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (70413,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(70414,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 32072919 (ipc=454.9) sim_rate=464824 (inst/sec) elapsed = 0:0:01:09 / Fri Mar  4 17:17:53 2016
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(14,14,0) tid=(2,7,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(4,13,0) tid=(14,5,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(6,14,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (71104,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(71105,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71135,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71136,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,11,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (71285,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(71286,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,15,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71382,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71383,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(6,12,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 32613532 (ipc=456.1) sim_rate=465907 (inst/sec) elapsed = 0:0:01:10 / Fri Mar  4 17:17:54 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(15,13,0) tid=(0,4,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(10,10,0) tid=(8,2,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,14,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72128,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72129,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72147,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(72148,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72186,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(72187,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,15,0) tid=(0,2,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(8,15,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 33212260 (ipc=458.1) sim_rate=467778 (inst/sec) elapsed = 0:0:01:11 / Fri Mar  4 17:17:55 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(8,15,0) tid=(12,2,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(9,15,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (72899,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(72900,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(13,10,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 33518620 (ipc=459.2) sim_rate=465536 (inst/sec) elapsed = 0:0:01:12 / Fri Mar  4 17:17:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73014,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73015,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(13,15,0) tid=(2,2,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(15,14,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73377,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73378,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(9,13,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73447,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73448,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (73454,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(73455,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(14,11,0) tid=(4,3,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,15,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73755,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(73756,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (73761,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(73762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73792,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73793,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (73871,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(73872,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(5,15,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73952,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(73953,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (73998,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(73999,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 34125203 (ipc=461.2) sim_rate=467468 (inst/sec) elapsed = 0:0:01:13 / Fri Mar  4 17:17:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74043,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74044,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(15,15,0) tid=(5,5,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(11,13,0) tid=(9,0,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,15,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 34406028 (ipc=461.8) sim_rate=464946 (inst/sec) elapsed = 0:0:01:14 / Fri Mar  4 17:17:58 2016
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(3,12,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (74606,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(74607,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(11,12,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (74854,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(74855,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74858,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74859,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (74938,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(74939,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (74959,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(74960,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,15,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75021,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75022,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (75029,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(75030,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75121,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(75122,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75145,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(75146,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75157,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75158,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,16,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75215,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75216,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (75224,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(75225,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75248,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(75249,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75328,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75329,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(10,14,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75375,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(75376,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 34922351 (ipc=462.5) sim_rate=465631 (inst/sec) elapsed = 0:0:01:15 / Fri Mar  4 17:17:59 2016
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(12,15,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75573,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75574,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(14,15,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75880,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75881,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,15,0) tid=(3,3,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(13,14,0) tid=(10,5,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(9,16,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (76437,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(76438,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(8,15,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 35439448 (ipc=463.3) sim_rate=466308 (inst/sec) elapsed = 0:0:01:16 / Fri Mar  4 17:18:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (76527,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(76528,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (76642,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(76643,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,16,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (76704,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(76705,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(6,15,0) tid=(0,2,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,16,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 35740102 (ipc=464.2) sim_rate=464157 (inst/sec) elapsed = 0:0:01:17 / Fri Mar  4 17:18:01 2016
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(13,14,0) tid=(12,0,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(12,12,0) tid=(7,5,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(13,17,0) tid=(3,4,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(6,13,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77719,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(77720,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(6,16,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77767,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77768,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (77784,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(77785,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,17,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 36367029 (ipc=466.2) sim_rate=466243 (inst/sec) elapsed = 0:0:01:18 / Fri Mar  4 17:18:02 2016
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(2,15,0) tid=(11,7,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,17,0) tid=(3,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,16,0) tid=(14,7,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,16,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (78737,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(78738,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(9,16,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (78786,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(78787,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,17,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78934,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78935,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78966,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78967,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 36926190 (ipc=467.4) sim_rate=467420 (inst/sec) elapsed = 0:0:01:19 / Fri Mar  4 17:18:03 2016
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(15,17,0) tid=(10,2,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,18,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (79357,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(79358,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(11,13,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 37211879 (ipc=468.1) sim_rate=465148 (inst/sec) elapsed = 0:0:01:20 / Fri Mar  4 17:18:04 2016
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(15,16,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (79700,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(79701,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79715,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79716,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (79749,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(79750,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,18,0) tid=(8,2,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,18,0) tid=(12,3,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,14,0) tid=(8,3,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(5,18,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 37727246 (ipc=468.7) sim_rate=465768 (inst/sec) elapsed = 0:0:01:21 / Fri Mar  4 17:18:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (80513,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(80514,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(10,17,0) tid=(4,5,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(15,17,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (80798,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(80799,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(9,14,0) tid=(1,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(8,17,0) tid=(0,7,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,18,0) tid=(2,7,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(14,16,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 38269287 (ipc=469.6) sim_rate=466698 (inst/sec) elapsed = 0:0:01:22 / Fri Mar  4 17:18:06 2016
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,14,0) tid=(2,5,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(8,16,0) tid=(15,3,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(6,14,0) tid=(14,2,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(11,17,0) tid=(15,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(9,17,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 38816596 (ipc=470.5) sim_rate=467669 (inst/sec) elapsed = 0:0:01:23 / Fri Mar  4 17:18:07 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(1,17,0) tid=(5,4,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,18,0) tid=(15,6,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(8,17,0) tid=(0,7,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(7,17,0) tid=(2,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(7,16,0) tid=(4,7,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(1,17,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 39403181 (ipc=471.9) sim_rate=469085 (inst/sec) elapsed = 0:0:01:24 / Fri Mar  4 17:18:08 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(6,17,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (83532,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(83533,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(14,14,0) tid=(1,2,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(9,16,0) tid=(10,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(12,17,0) tid=(8,0,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(7,14,0) tid=(8,4,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(8,15,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 39946375 (ipc=472.7) sim_rate=469957 (inst/sec) elapsed = 0:0:01:25 / Fri Mar  4 17:18:09 2016
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(12,17,0) tid=(8,6,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(8,18,0) tid=(4,6,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(3,17,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85138,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(85139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (85201,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(85202,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(12,16,0) tid=(13,1,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(9,16,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 40406666 (ipc=472.6) sim_rate=469844 (inst/sec) elapsed = 0:0:01:26 / Fri Mar  4 17:18:10 2016
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,17,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (85869,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(85870,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(8,18,0) tid=(3,7,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(14,17,0) tid=(4,1,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(5,18,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 40866668 (ipc=472.4) sim_rate=469731 (inst/sec) elapsed = 0:0:01:27 / Fri Mar  4 17:18:11 2016
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(5,16,0) tid=(1,5,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,16,0) tid=(11,6,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(13,15,0) tid=(5,6,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(12,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(14,15,0) tid=(6,3,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(10,15,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 41392240 (ipc=473.1) sim_rate=470366 (inst/sec) elapsed = 0:0:01:28 / Fri Mar  4 17:18:12 2016
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(12,16,0) tid=(9,1,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(14,18,0) tid=(9,6,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,17,0) tid=(12,1,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,18,0) tid=(0,1,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,18,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 41918669 (ipc=473.7) sim_rate=470996 (inst/sec) elapsed = 0:0:01:29 / Fri Mar  4 17:18:13 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(11,18,0) tid=(8,3,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(11,16,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (88872,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(88873,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(12,15,0) tid=(12,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(12,15,0) tid=(0,6,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(9,16,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (89463,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(89464,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 42416283 (ipc=473.9) sim_rate=471292 (inst/sec) elapsed = 0:0:01:30 / Fri Mar  4 17:18:14 2016
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(5,17,0) tid=(12,2,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(13,18,0) tid=(10,2,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,17,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (90058,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(90059,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90110,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90111,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(1,17,0) tid=(4,6,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(10,17,0) tid=(7,5,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,18,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 42916031 (ipc=474.2) sim_rate=471604 (inst/sec) elapsed = 0:0:01:31 / Fri Mar  4 17:18:15 2016
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,18,0) tid=(13,5,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(10,15,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90935,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(90936,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(5,17,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91210,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(91211,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,14,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (91385,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(91386,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 43389198 (ipc=474.2) sim_rate=471621 (inst/sec) elapsed = 0:0:01:32 / Fri Mar  4 17:18:16 2016
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,18,0) tid=(7,4,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(12,17,0) tid=(8,1,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,19,0) tid=(10,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(7,16,0) tid=(15,5,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(5,19,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 43822807 (ipc=473.8) sim_rate=471212 (inst/sec) elapsed = 0:0:01:33 / Fri Mar  4 17:18:17 2016
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(6,16,0) tid=(15,4,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(5,17,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (92876,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(92877,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(14,17,0) tid=(11,5,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(3,19,0) tid=(5,7,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(11,17,0) tid=(14,0,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(8,17,0) tid=(9,6,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(9,15,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 44554260 (ipc=474.0) sim_rate=473981 (inst/sec) elapsed = 0:0:01:34 / Fri Mar  4 17:18:18 2016
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,19,0) tid=(8,5,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(11,15,0) tid=(3,2,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(2,19,0) tid=(15,3,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(5,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (94624,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(94625,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (94785,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(94786,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(10,17,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94968,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94969,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 45050750 (ipc=474.2) sim_rate=474218 (inst/sec) elapsed = 0:0:01:35 / Fri Mar  4 17:18:19 2016
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(12,14,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (95022,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(95023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (95024,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(95025,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(10,17,0) tid=(6,3,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(7,18,0) tid=(4,5,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(13,15,0) tid=(9,6,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(4,19,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 45489003 (ipc=473.8) sim_rate=473843 (inst/sec) elapsed = 0:0:01:36 / Fri Mar  4 17:18:20 2016
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(14,16,0) tid=(4,3,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(10,19,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (96402,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(96403,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (96408,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(96409,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (96431,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(96432,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (96470,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(96471,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(12,18,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (96721,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(96722,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(10,19,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (96899,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(96900,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 45888205 (ipc=473.1) sim_rate=473074 (inst/sec) elapsed = 0:0:01:37 / Fri Mar  4 17:18:21 2016
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(3,19,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (97130,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(97131,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(7,16,0) tid=(2,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(8,19,0) tid=(12,2,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(5,17,0) tid=(8,4,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(7,19,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 46332736 (ipc=472.8) sim_rate=472783 (inst/sec) elapsed = 0:0:01:38 / Fri Mar  4 17:18:22 2016
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(3,16,0) tid=(0,3,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(14,18,0) tid=(13,3,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(5,19,0) tid=(0,1,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,19,0) tid=(10,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(3,16,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 46811228 (ipc=472.8) sim_rate=472840 (inst/sec) elapsed = 0:0:01:39 / Fri Mar  4 17:18:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (99029,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(99030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (99045,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(99046,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(11,19,0) tid=(5,3,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(12,19,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (99369,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(99370,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (99382,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(99383,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (99549,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(99550,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(11,16,0) tid=(3,1,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(10,19,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (99873,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(99874,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 47282186 (ipc=472.8) sim_rate=472821 (inst/sec) elapsed = 0:0:01:40 / Fri Mar  4 17:18:24 2016
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,19,0) tid=(8,3,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(3,17,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (100373,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(100374,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (100393,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(100394,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (100409,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(100410,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(11,19,0) tid=(15,2,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(9,17,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (100752,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(100753,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(7,19,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 47730007 (ipc=472.6) sim_rate=472574 (inst/sec) elapsed = 0:0:01:41 / Fri Mar  4 17:18:25 2016
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(7,20,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (101207,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(101208,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(10,16,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (101427,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(101428,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101448,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(101449,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(7,16,0) tid=(12,1,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(5,19,0) tid=(6,6,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(12,19,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 48169988 (ipc=472.3) sim_rate=472254 (inst/sec) elapsed = 0:0:01:42 / Fri Mar  4 17:18:26 2016
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,19,0) tid=(8,3,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,19,0) tid=(2,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(14,20,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (102819,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(102820,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (102864,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(102865,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(2,20,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (102991,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(102992,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (102997,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(102998,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 48576449 (ipc=471.6) sim_rate=471616 (inst/sec) elapsed = 0:0:01:43 / Fri Mar  4 17:18:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (103035,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(103036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103043,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (103059,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(103060,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103067,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103068,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(10,20,0) tid=(5,4,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(5,21,0) tid=(3,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(9,20,0) tid=(3,1,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(8,20,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 48997226 (ipc=471.1) sim_rate=471127 (inst/sec) elapsed = 0:0:01:44 / Fri Mar  4 17:18:28 2016
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(9,18,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (104134,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(104135,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (104224,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(104225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (104236,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(104237,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,21,0) tid=(3,1,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(14,17,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (104599,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(104600,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,20,0) tid=(11,2,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(2,21,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (104973,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(104974,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 49456541 (ipc=471.0) sim_rate=471014 (inst/sec) elapsed = 0:0:01:45 / Fri Mar  4 17:18:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (105127,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(105128,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,21,0) tid=(8,7,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(5,20,0) tid=(2,2,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,20,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (105779,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(105780,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(8,19,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105966,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(105967,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 49904700 (ipc=470.8) sim_rate=470799 (inst/sec) elapsed = 0:0:01:46 / Fri Mar  4 17:18:30 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(9,19,0) tid=(7,6,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(9,21,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (106412,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(106413,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(8,20,0) tid=(12,2,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(9,19,0) tid=(8,6,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(14,20,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 50374535 (ipc=470.8) sim_rate=470790 (inst/sec) elapsed = 0:0:01:47 / Fri Mar  4 17:18:31 2016
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(4,19,0) tid=(7,5,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,19,0) tid=(4,4,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(14,20,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (107523,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(107524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (107553,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(107554,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(13,21,0) tid=(11,2,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(1,22,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 50815013 (ipc=470.5) sim_rate=470509 (inst/sec) elapsed = 0:0:01:48 / Fri Mar  4 17:18:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (108062,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(108063,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(15,21,0) tid=(9,2,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(10,20,0) tid=(4,0,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(14,21,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (108784,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(108785,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(0,21,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 51260935 (ipc=470.3) sim_rate=470283 (inst/sec) elapsed = 0:0:01:49 / Fri Mar  4 17:18:33 2016
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(5,19,0) tid=(13,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(4,14,0) tid=(11,5,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(12,20,0) tid=(11,6,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(3,20,0) tid=(4,1,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(0,21,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 51694957 (ipc=470.0) sim_rate=469954 (inst/sec) elapsed = 0:0:01:50 / Fri Mar  4 17:18:34 2016
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,19,0) tid=(13,6,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(8,15,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110399,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110400,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (110411,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(110412,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110415,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110416,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (110518,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(110519,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(13,20,0) tid=(7,6,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(14,20,0) tid=(13,1,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(9,21,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 52165560 (ipc=470.0) sim_rate=469960 (inst/sec) elapsed = 0:0:01:51 / Fri Mar  4 17:18:35 2016
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(5,21,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (111319,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(111320,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(13,20,0) tid=(6,6,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(4,22,0) tid=(13,4,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(11,21,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 52590684 (ipc=469.6) sim_rate=469559 (inst/sec) elapsed = 0:0:01:52 / Fri Mar  4 17:18:36 2016
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(9,20,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112287,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(112288,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(7,22,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (112416,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(112417,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (112434,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(112435,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (112570,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(112571,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(9,20,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (112794,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(112795,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (112853,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(112854,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(4,20,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (112987,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(112988,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(14,20,0) tid=(1,4,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,21,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 53171388 (ipc=468.5) sim_rate=470543 (inst/sec) elapsed = 0:0:01:53 / Fri Mar  4 17:18:37 2016
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(12,20,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (113836,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(113837,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(12,22,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (113927,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(113928,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114090,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(114091,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (114107,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(114108,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(5,22,0) tid=(9,7,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(8,20,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 53546679 (ipc=467.7) sim_rate=469707 (inst/sec) elapsed = 0:0:01:54 / Fri Mar  4 17:18:38 2016
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(15,21,0) tid=(11,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(14,21,0) tid=(8,5,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(8,22,0) tid=(12,2,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(6,22,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 53922310 (ipc=466.9) sim_rate=468889 (inst/sec) elapsed = 0:0:01:55 / Fri Mar  4 17:18:39 2016
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(10,21,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (115779,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(115780,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(13,22,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (116022,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(116023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116030,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(116031,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(13,20,0) tid=(13,7,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(5,23,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 54308158 (ipc=466.2) sim_rate=468173 (inst/sec) elapsed = 0:0:01:56 / Fri Mar  4 17:18:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (116648,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(116649,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(5,21,0) tid=(13,3,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(13,22,0) tid=(6,7,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(6,19,0) tid=(13,6,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(3,21,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (117475,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(117476,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(4,21,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (117789,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(117790,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (117800,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(117801,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(6,19,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117990,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(117991,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 54918580 (ipc=465.4) sim_rate=469389 (inst/sec) elapsed = 0:0:01:57 / Fri Mar  4 17:18:41 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(11,15,0) tid=(0,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(2,23,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (118705,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(118706,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(2,21,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118876,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(118877,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (118962,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(118963,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (118986,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(118987,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (118991,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(118992,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 55261979 (ipc=464.4) sim_rate=468321 (inst/sec) elapsed = 0:0:01:58 / Fri Mar  4 17:18:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (119016,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(119017,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(14,23,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (119076,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(119077,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (119138,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(119139,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (119227,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(119228,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (119236,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(119237,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119318,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (119346,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(119347,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (119367,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(119368,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(9,24,0) tid=(8,5,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(14,21,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (119921,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(119922,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(0,24,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (119932,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(119933,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 55588978 (ipc=463.2) sim_rate=467134 (inst/sec) elapsed = 0:0:01:59 / Fri Mar  4 17:18:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (120042,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(120043,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (120061,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(120062,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (120074,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(120075,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(8,23,0) tid=(12,6,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(6,22,0) tid=(13,2,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(9,19,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (120910,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(120911,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 55947925 (ipc=462.4) sim_rate=466232 (inst/sec) elapsed = 0:0:02:00 / Fri Mar  4 17:18:44 2016
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(12,24,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (121041,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(121042,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121102,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(121103,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121110,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121111,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (121175,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(121176,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(10,20,0) tid=(6,1,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(15,24,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (121822,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (121822,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(121823,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(121823,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(12,23,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (121855,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(121856,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 56309203 (ipc=461.6) sim_rate=465365 (inst/sec) elapsed = 0:0:02:01 / Fri Mar  4 17:18:45 2016
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,22,0) tid=(8,2,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(8,23,0) tid=(1,7,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(0,24,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122765,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(122766,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(2,25,0) tid=(4,4,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(5,24,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (123318,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(123319,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (123334,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(123335,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (123350,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(123351,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(5,24,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 56874681 (ipc=460.5) sim_rate=466185 (inst/sec) elapsed = 0:0:02:02 / Fri Mar  4 17:18:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (123559,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(123560,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(2,25,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123722,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(123723,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (123803,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(123804,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(3,24,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124066,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(124067,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(3,24,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124135,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(124136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (124335,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(124336,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(10,24,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (124380,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(124381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (124412,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(124413,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (124414,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(124415,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 57270484 (ipc=460.0) sim_rate=465613 (inst/sec) elapsed = 0:0:02:03 / Fri Mar  4 17:18:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124622,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(124623,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(11,25,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (124651,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(124652,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (124668,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(124669,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (124694,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(124695,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (124711,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(124712,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (124746,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(124747,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (124756,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(124757,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(10,25,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124925,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(124926,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (124962,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(124963,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124966,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(124967,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (124984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(124985,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (125006,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(125007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (125031,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(125032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (125089,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(125090,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125118,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(125119,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (125138,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(125139,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(3,26,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (125180,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(125181,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(10,16,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 57637425 (ipc=459.3) sim_rate=464817 (inst/sec) elapsed = 0:0:02:04 / Fri Mar  4 17:18:48 2016
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(6,25,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (125741,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(125742,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125776,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(125777,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (125830,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(125831,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (125867,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(125868,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(6,26,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (126208,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(126209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (126214,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(126215,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(7,26,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126287,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(126288,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (126360,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(126361,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 58005387 (ipc=458.5) sim_rate=464043 (inst/sec) elapsed = 0:0:02:05 / Fri Mar  4 17:18:49 2016
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(10,26,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (126591,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(126592,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (126611,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(126612,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (126651,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(126652,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(8,26,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126775,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126776,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (126813,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(126814,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (126877,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(126878,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(6,27,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126992,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126993,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 58236141 (ipc=458.6) sim_rate=462191 (inst/sec) elapsed = 0:0:02:06 / Fri Mar  4 17:18:50 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(8,26,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (127218,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(127219,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (127267,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(127268,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (127299,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(127300,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(13,26,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (127476,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(127477,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(5,17,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (127693,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(127694,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (127698,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(127699,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(14,20,0) tid=(12,1,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(7,28,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127941,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(127942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (127968,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(127969,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (127975,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(127976,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 58736192 (ipc=458.9) sim_rate=462489 (inst/sec) elapsed = 0:0:02:07 / Fri Mar  4 17:18:51 2016
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(9,28,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (128155,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(128156,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (128161,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(128162,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (128177,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(128178,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (128225,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(128226,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (128236,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(128237,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(4,27,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128297,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(128298,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(1,28,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (128426,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(128427,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(12,22,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (128636,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(128637,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (128648,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(128649,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (128692,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(128693,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(5,26,0) tid=(11,5,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(13,28,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (128911,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(128912,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 59331851 (ipc=459.9) sim_rate=463530 (inst/sec) elapsed = 0:0:02:08 / Fri Mar  4 17:18:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (129021,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(129022,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(13,26,0) tid=(1,5,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(7,27,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (129437,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(129438,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (129453,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(129454,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(3,26,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129493,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(129494,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 59595351 (ipc=460.2) sim_rate=461979 (inst/sec) elapsed = 0:0:02:09 / Fri Mar  4 17:18:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (129583,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(129584,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,29,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (129650,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(129651,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (129670,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(129671,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(5,28,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (129831,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(129832,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129927,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(129928,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (129935,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(129936,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (129947,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(129948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (129969,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(129970,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (129990,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(129991,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(4,29,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (130008,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(130009,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130021,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130022,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (130026,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(130027,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (130066,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(130067,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(3,28,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (130220,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(130221,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (130248,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(130249,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (130313,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(130314,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(9,28,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 60147565 (ipc=460.9) sim_rate=462673 (inst/sec) elapsed = 0:0:02:10 / Fri Mar  4 17:18:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (130511,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(130512,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(14,27,0) tid=(0,4,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(15,27,0) tid=(13,0,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(9,23,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 60427378 (ipc=461.3) sim_rate=461277 (inst/sec) elapsed = 0:0:02:11 / Fri Mar  4 17:18:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (131031,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(131032,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(7,28,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (131075,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(131076,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (131087,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(131088,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (131097,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(131098,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (131109,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(131110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (131139,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(131140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (131203,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(131204,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(15,27,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (131273,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(131274,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (131279,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(131280,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (131307,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(131308,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(10,29,0) tid=(7,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(0,30,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (131565,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(131566,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (131747,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(131748,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(8,29,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (131761,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(131762,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (131821,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(131822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (131889,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(131890,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (131933,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(131934,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (131951,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(131952,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,31,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (131971,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(131972,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 60960597 (ipc=461.8) sim_rate=461822 (inst/sec) elapsed = 0:0:02:12 / Fri Mar  4 17:18:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (132078,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(132079,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (132102,0), 4 CTAs running
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(13,31,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (132146,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (132179,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (132225,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (132230,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (132272,0), 4 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(15,29,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (132320,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132340,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (132384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (132397,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (132400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (132447,0), 4 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(5,30,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (132502,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (132544,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (132661,0), 2 CTAs running
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(0,29,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (132832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (132874,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (132875,0), 2 CTAs running
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(3,31,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (132900,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 61486321 (ipc=462.3) sim_rate=462303 (inst/sec) elapsed = 0:0:02:13 / Fri Mar  4 17:18:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (133059,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(11,31,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (133194,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (133212,0), 1 CTAs running
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(5,30,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (133399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(2,31,0) tid=(6,1,0)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(4,30,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (133831,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (133874,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (133884,0), 3 CTAs running
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(6,30,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (133922,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 61951863 (ipc=462.3) sim_rate=462327 (inst/sec) elapsed = 0:0:02:14 / Fri Mar  4 17:18:58 2016
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(6,19,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (134220,0), 1 CTAs running
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(12,30,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (134572,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134605,0), 3 CTAs running
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,31,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (134705,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (134839,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134869,0), 1 CTAs running
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(14,29,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (134942,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (135021,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (135061,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (135134,0), 1 CTAs running
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(0,31,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (135225,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (135241,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (135379,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (135413,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 62478768 (ipc=461.1) sim_rate=462805 (inst/sec) elapsed = 0:0:02:15 / Fri Mar  4 17:18:59 2016
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(9,31,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (135664,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (135674,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135694,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (135696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (135736,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (135777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (135809,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (135962,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (135963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (135976,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (136115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (136128,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (136150,0), 1 CTAs running
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(14,31,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (136479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (136541,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (136565,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (136574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (136605,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (136943,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137205,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (137225,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (137233,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (137253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137265,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (137269,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (137293,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (137372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (137576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (137852,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (138646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (138807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 2.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 138808
gpu_sim_insn = 62682608
gpu_ipc =     451.5778
gpu_tot_sim_cycle = 138808
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     451.5778
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 29729
gpu_stall_icnt2sh    = 77385
gpu_total_sim_rate=464315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1273427
	L1I_total_cache_misses = 92228
	L1I_total_cache_miss_rate = 0.0724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 135281
L1D_cache:
	L1D_cache_core[0]: Access = 17374, Miss = 3455, Miss_rate = 0.199, Pending_hits = 230, Reservation_fails = 16032
	L1D_cache_core[1]: Access = 16195, Miss = 3424, Miss_rate = 0.211, Pending_hits = 220, Reservation_fails = 16181
	L1D_cache_core[2]: Access = 16891, Miss = 3381, Miss_rate = 0.200, Pending_hits = 212, Reservation_fails = 17104
	L1D_cache_core[3]: Access = 16267, Miss = 3402, Miss_rate = 0.209, Pending_hits = 189, Reservation_fails = 16242
	L1D_cache_core[4]: Access = 16427, Miss = 2986, Miss_rate = 0.182, Pending_hits = 179, Reservation_fails = 13018
	L1D_cache_core[5]: Access = 16935, Miss = 3269, Miss_rate = 0.193, Pending_hits = 184, Reservation_fails = 14898
	L1D_cache_core[6]: Access = 16832, Miss = 3201, Miss_rate = 0.190, Pending_hits = 260, Reservation_fails = 13764
	L1D_cache_core[7]: Access = 16621, Miss = 3428, Miss_rate = 0.206, Pending_hits = 203, Reservation_fails = 13826
	L1D_cache_core[8]: Access = 16689, Miss = 3146, Miss_rate = 0.189, Pending_hits = 263, Reservation_fails = 13724
	L1D_cache_core[9]: Access = 16828, Miss = 2940, Miss_rate = 0.175, Pending_hits = 230, Reservation_fails = 11684
	L1D_cache_core[10]: Access = 16940, Miss = 3181, Miss_rate = 0.188, Pending_hits = 241, Reservation_fails = 13373
	L1D_cache_core[11]: Access = 16733, Miss = 3013, Miss_rate = 0.180, Pending_hits = 272, Reservation_fails = 12952
	L1D_cache_core[12]: Access = 17041, Miss = 2926, Miss_rate = 0.172, Pending_hits = 219, Reservation_fails = 11285
	L1D_cache_core[13]: Access = 16904, Miss = 3214, Miss_rate = 0.190, Pending_hits = 149, Reservation_fails = 14128
	L1D_cache_core[14]: Access = 16083, Miss = 3250, Miss_rate = 0.202, Pending_hits = 128, Reservation_fails = 13633
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 48216
	L1D_total_cache_miss_rate = 0.1923
	L1D_total_cache_pending_hits = 3179
	L1D_total_cache_reservation_fails = 211844
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 348
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11661
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 15630
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2374
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 2692
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 4487
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52705
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11960
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 33606
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 37297
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 183736
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181199
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 92228
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 135281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
8166, 8363, 7652, 7663, 7860, 7810, 8261, 8222, 8018, 8020, 8285, 8264, 8404, 8440, 7758, 6993, 8237, 8229, 8249, 8243, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 227258
gpgpu_n_mem_read_local = 2692
gpgpu_n_mem_write_local = 37310
gpgpu_n_mem_read_global = 3443
gpgpu_n_mem_write_global = 9363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227258
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:456117	W0_Idle:510201	W0_Scoreboard:787083	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27544 {8:3443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 107168 {8:13396,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 309144 {264:1171,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 21536 {8:2692,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 4991344 {40:838,72:37,136:36435,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 908952 {264:3443,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1821856 {136:13396,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 710688 {264:2692,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 298480 {8:37310,}
maxmrqlatency = 714 
maxdqlatency = 0 
maxmflatency = 1813 
averagemflatency = 256 
max_icnt2mem_latency = 997 
max_icnt2sh_latency = 138807 
mrq_lat_table:5298 	471 	466 	894 	1968 	1682 	1748 	1636 	373 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40280 	7898 	2431 	1058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19847 	10665 	9040 	22877 	1847 	1502 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	3889 	1920 	344 	0 	0 	222 	504 	1120 	4292 	2862 	5428 	9946 	18999 	2129 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	14 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        44        33        33        22        20        18        19        18        16        19        19        21        16        16        16 
dram[1]:        42        42        32        31        18        22        19        22        12        18        42        15        23        15        17        16 
dram[2]:        44        45        41        40        30        30        24        20        22        22        18        23        15        25        20        24 
dram[3]:        43        42        39        41        27        29        20        22        22        20        19        27        25        45        18        20 
dram[4]:        45        46        44        45        33        31        20        22        22        22        18        22        21        18        20        20 
dram[5]:        44        45        40        41        26        28        20        22        20        20        23        53        16        18        16        16 
maximum service time to same row:
dram[0]:     37160     22537     61877     67388     45112     45166     68468     42020     46550     30055     57912     62890     47716     50253     78124     50006 
dram[1]:     22569     34411     64603     64060     67332     43171     49915     65485     32279     34506     67315     62904     49900     58607     52718     68458 
dram[2]:     31180     21291     66730     61350     73820     38748     18198     65032     31180     19075     63072     57653     41003     61943     31382     48438 
dram[3]:     29732     18044     67098     64033     45861     40441     65840     45747     23859     39188     63001     59485     61565     56172     66913     40275 
dram[4]:     23758     30459     61271     66522     37198     52637     65577     24263     27979     30463     57779     63341     61006     61495     72968     33031 
dram[5]:     28775     32638     63844     67132     49532     44091     45609     60444     42681     33253     59600     66649     41001     61312     50026     65883 
average row accesses per activate:
dram[0]:  4.212121  5.956522  6.687500  9.800000  3.395349  4.156250  3.258065  3.228571  3.975000  3.489362  5.272727  4.791667  5.851852  4.093750  4.647059  4.304348 
dram[1]:  3.829268  6.761905 10.222222  7.071429  3.666667  3.657895  3.439394  3.666667  3.050848  3.270833  6.750000  4.193548  4.612903  4.200000  4.425000  4.727273 
dram[2]:  5.458333  6.947369 12.375000 14.428572  4.343750  5.370370  3.137500  3.860000  4.583333  4.023256  4.760000  4.379310  4.437500  5.151515  4.590909  4.882353 
dram[3]:  5.818182 10.909091 13.000000  8.454545  4.187500  3.413043  3.306452  3.894737  4.025000  3.813953  4.800000  6.750000  4.562500  5.692307  4.216216  3.535714 
dram[4]:  5.954545  6.750000 12.000000 10.200000  4.323529  4.135135  3.482759  3.263889  4.270270  3.725490  5.080000  5.454545  5.500000  6.095238  4.594594  4.789474 
dram[5]:  5.640000  4.228571  9.454545 11.222222  4.272727  4.025000  2.869565  3.327869  4.628572  3.750000  4.500000  9.833333  5.520000  4.914286  3.981132  3.974359 
average row locality = 14548/3282 = 4.432663
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        52        42        39        55        50        71        84        63        65        51        52        64        56        58        75 
dram[1]:        62        54        37        39        51        55        81        66        70        62        48        53        59        60        66        62 
dram[2]:        50        50        36        37        52        52        88        69        64        66        52        55        60        67        74        61 
dram[3]:        48        46        34        34        52        59        73        80        63        63        50        48        59        60        61        70 
dram[4]:        49        51        39        36        53        55        69        85        61        71        53        53        61        55        64        69 
dram[5]:        54        56        40        37        54        62        94        70        63        74        52        48        57        66        76        60 
total reads: 5575
bank skew: 94/34 = 2.76
chip skew: 963/900 = 1.07
number of total write accesses:
dram[0]:        86        85        65        59        91        83       131       142        96        99        65        63        94        75       100       123 
dram[1]:        95        88        55        60        81        84       146       121       110        95        60        77        84        87       111        94 
dram[2]:        81        82        63        64        87        93       163       124       101       107        67        72        82       103       128       105 
dram[3]:        80        74        57        59        82        98       132       142        98       101        70        60        87        88        95       128 
dram[4]:        82        84        69        66        94        98       133       150        97       119        74        67        93        73       106       113 
dram[5]:        87        92        64        64        87        99       170       133        99       121        74        70        81       106       135        95 
total reads: 8973
bank skew: 170/55 = 3.09
chip skew: 1577/1448 = 1.09
average mf latency per bank:
dram[0]:        886       742      1135      1042       951       932       932       706      1013       942      1339      1292      1015      1072       775       673
dram[1]:        720       715      1088      1051       864       849       733       827       795       916      1264      1094      1043       877       675       818
dram[2]:        913       860      1204      1241      1001       969       668       916       940       884      1261      1241      1092       897       684       780
dram[3]:        851       918      1268      1267       916       782       807       747       964       875      1206      1343       991      1003       806       663
dram[4]:        783       824      1185      1225       968       919       926       762      1042       845      1207      1293       979      1153       782       761
dram[5]:        722       738      1122      1127       858       841       613       826       952       762      1142      1266      1058       847       609       838
maximum mf latency per bank:
dram[0]:       1472      1237      1813      1255      1572      1381      1585      1459      1550      1325      1423      1311      1432      1192      1619      1641
dram[1]:        938       995      1471      1329      1136      1256      1314      1167      1116      1288      1109      1125      1458      1112      1221      1332
dram[2]:       1507      1373      1524      1513      1379      1347      1472      1788      1437      1453      1421      1395      1392      1459      1376      1363
dram[3]:       1110      1244      1374      1401      1214      1236      1325      1430      1300      1185      1252      1270      1284      1258      1162      1154
dram[4]:       1515      1641      1611      1544      1480      1612      1669      1745      1596      1608      1526      1509      1466      1525      1655      1643
dram[5]:       1141      1235      1430      1516      1206      1247      1310      1269      1472      1218      1198      1175      1153      1201      1291      1375

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=175001 n_act=561 n_pre=545 n_req=2387 n_rd=3720 n_write=3399 bw_util=0.07771
n_activity=31996 dram_eff=0.445
bk0: 212a 178110i bk1: 208a 178591i bk2: 168a 178624i bk3: 156a 179135i bk4: 220a 176347i bk5: 200a 177138i bk6: 284a 174314i bk7: 336a 173661i bk8: 252a 176424i bk9: 260a 176351i bk10: 204a 177471i bk11: 208a 178099i bk12: 256a 176876i bk13: 224a 177419i bk14: 232a 177577i bk15: 300a 175850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.858797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=174988 n_act=569 n_pre=553 n_req=2373 n_rd=3700 n_write=3416 bw_util=0.07767
n_activity=31133 dram_eff=0.4571
bk0: 248a 177619i bk1: 216a 178813i bk2: 148a 179304i bk3: 156a 178986i bk4: 204a 176976i bk5: 220a 176732i bk6: 324a 174152i bk7: 264a 175678i bk8: 280a 176538i bk9: 248a 176674i bk10: 192a 178431i bk11: 212a 177300i bk12: 236a 176640i bk13: 240a 177103i bk14: 264a 176960i bk15: 248a 176481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.781117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=174983 n_act=523 n_pre=507 n_req=2455 n_rd=3732 n_write=3481 bw_util=0.07873
n_activity=32131 dram_eff=0.449
bk0: 200a 178272i bk1: 200a 178595i bk2: 144a 179070i bk3: 148a 179214i bk4: 208a 176891i bk5: 208a 176566i bk6: 352a 173492i bk7: 276a 174253i bk8: 256a 176840i bk9: 264a 176420i bk10: 208a 177526i bk11: 220a 177409i bk12: 240a 176824i bk13: 268a 176401i bk14: 296a 176319i bk15: 244a 176594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=175256 n_act=523 n_pre=507 n_req=2351 n_rd=3600 n_write=3340 bw_util=0.07575
n_activity=30943 dram_eff=0.4486
bk0: 192a 178566i bk1: 184a 179188i bk2: 136a 179353i bk3: 136a 179154i bk4: 208a 177397i bk5: 236a 176552i bk6: 292a 174852i bk7: 320a 174820i bk8: 252a 176489i bk9: 252a 176314i bk10: 200a 177829i bk11: 192a 178454i bk12: 236a 176781i bk13: 240a 176826i bk14: 244a 177105i bk15: 280a 176330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.839968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=174989 n_act=521 n_pre=505 n_req=2442 n_rd=3696 n_write=3515 bw_util=0.07871
n_activity=31801 dram_eff=0.4535
bk0: 196a 178696i bk1: 204a 178758i bk2: 156a 179138i bk3: 144a 179564i bk4: 212a 177407i bk5: 220a 176200i bk6: 276a 174442i bk7: 340a 173588i bk8: 244a 176625i bk9: 284a 175674i bk10: 212a 177586i bk11: 212a 177353i bk12: 244a 176688i bk13: 220a 177705i bk14: 256a 176658i bk15: 276a 176350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=183226 n_nop=174493 n_act=585 n_pre=569 n_req=2540 n_rd=3852 n_write=3727 bw_util=0.08273
n_activity=34586 dram_eff=0.4383
bk0: 216a 178647i bk1: 224a 177782i bk2: 160a 178595i bk3: 148a 178800i bk4: 216a 177017i bk5: 248a 176557i bk6: 376a 172952i bk7: 280a 174857i bk8: 252a 176491i bk9: 296a 175735i bk10: 208a 177583i bk11: 192a 178186i bk12: 228a 177970i bk13: 264a 177053i bk14: 304a 176114i bk15: 240a 177050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.842162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5467, Miss = 457, Miss_rate = 0.084, Pending_hits = 148, Reservation_fails = 918
L2_cache_bank[1]: Access = 5578, Miss = 473, Miss_rate = 0.085, Pending_hits = 114, Reservation_fails = 216
L2_cache_bank[2]: Access = 5370, Miss = 474, Miss_rate = 0.088, Pending_hits = 128, Reservation_fails = 398
L2_cache_bank[3]: Access = 5454, Miss = 451, Miss_rate = 0.083, Pending_hits = 112, Reservation_fails = 158
L2_cache_bank[4]: Access = 5341, Miss = 476, Miss_rate = 0.089, Pending_hits = 156, Reservation_fails = 231
L2_cache_bank[5]: Access = 5587, Miss = 457, Miss_rate = 0.082, Pending_hits = 160, Reservation_fails = 218
L2_cache_bank[6]: Access = 5536, Miss = 440, Miss_rate = 0.079, Pending_hits = 125, Reservation_fails = 187
L2_cache_bank[7]: Access = 5712, Miss = 460, Miss_rate = 0.081, Pending_hits = 138, Reservation_fails = 142
L2_cache_bank[8]: Access = 5583, Miss = 449, Miss_rate = 0.080, Pending_hits = 160, Reservation_fails = 381
L2_cache_bank[9]: Access = 5352, Miss = 475, Miss_rate = 0.089, Pending_hits = 150, Reservation_fails = 165
L2_cache_bank[10]: Access = 5711, Miss = 490, Miss_rate = 0.086, Pending_hits = 141, Reservation_fails = 252
L2_cache_bank[11]: Access = 5543, Miss = 473, Miss_rate = 0.085, Pending_hits = 168, Reservation_fails = 387
L2_total_cache_accesses = 66234
L2_total_cache_misses = 5575
L2_total_cache_miss_rate = 0.0842
L2_total_cache_pending_hits = 1700
L2_total_cache_reservation_fails = 3653
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2548
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 113
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 32580
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4017
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 880
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 291
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3140
L2_cache_data_port_util = 0.150
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=167787
icnt_total_pkts_simt_to_mem=238638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2491
	minimum = 6
	maximum = 569
Network latency average = 13.5525
	minimum = 6
	maximum = 544
Slowest packet = 1020
Flit latency average = 13.2244
	minimum = 6
	maximum = 540
Slowest flit = 3948
Fragmentation average = 0.108753
	minimum = 0
	maximum = 503
Injected packet rate average = 0.0350329
	minimum = 0.0298614 (at node 4)
	maximum = 0.0405956 (at node 22)
Accepted packet rate average = 0.0350329
	minimum = 0.0292923 (at node 12)
	maximum = 0.0411504 (at node 22)
Injected flit rate average = 0.108443
	minimum = 0.0932871 (at node 19)
	maximum = 0.122961 (at node 7)
Accepted flit rate average= 0.108443
	minimum = 0.0686056 (at node 3)
	maximum = 0.147506 (at node 25)
Injected packet length average = 3.09546
Accepted packet length average = 3.09546
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2491 (1 samples)
	minimum = 6 (1 samples)
	maximum = 569 (1 samples)
Network latency average = 13.5525 (1 samples)
	minimum = 6 (1 samples)
	maximum = 544 (1 samples)
Flit latency average = 13.2244 (1 samples)
	minimum = 6 (1 samples)
	maximum = 540 (1 samples)
Fragmentation average = 0.108753 (1 samples)
	minimum = 0 (1 samples)
	maximum = 503 (1 samples)
Injected packet rate average = 0.0350329 (1 samples)
	minimum = 0.0298614 (1 samples)
	maximum = 0.0405956 (1 samples)
Accepted packet rate average = 0.0350329 (1 samples)
	minimum = 0.0292923 (1 samples)
	maximum = 0.0411504 (1 samples)
Injected flit rate average = 0.108443 (1 samples)
	minimum = 0.0932871 (1 samples)
	maximum = 0.122961 (1 samples)
Accepted flit rate average = 0.108443 (1 samples)
	minimum = 0.0686056 (1 samples)
	maximum = 0.147506 (1 samples)
Injected packet size average = 3.09546 (1 samples)
Accepted packet size average = 3.09546 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 464315 (inst/sec)
gpgpu_simulation_rate = 1028 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 134239.750000 
