Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Tue May 28 11:58:55 2019
| Host             : eolab running 64-bit SUSE Linux Enterprise Server 12
| Command          : report_power -file base_zynq_design_wrapper_power_routed.rpt -pb base_zynq_design_wrapper_power_summary_routed.pb -rpx base_zynq_design_wrapper_power_routed.rpx
| Design           : base_zynq_design_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.454  |
| Dynamic (W)              | 2.201  |
| Device Static (W)        | 0.253  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 80.7   |
| Junction Temperature (C) | 29.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.059 |        8 |       --- |             --- |
| Slice Logic              |     0.140 |    86066 |       --- |             --- |
|   LUT as Logic           |     0.130 |    42231 |    218600 |           19.32 |
|   CARRY4                 |     0.008 |     3740 |     54650 |            6.84 |
|   Register               |     0.001 |    24571 |    437200 |            5.62 |
|   F7/F8 Muxes            |    <0.001 |     1699 |    218600 |            0.78 |
|   LUT as Distributed RAM |    <0.001 |      172 |     70400 |            0.24 |
|   LUT as Shift Register  |    <0.001 |       83 |     70400 |            0.12 |
|   Others                 |     0.000 |     1843 |       --- |             --- |
| Signals                  |     0.207 |    82441 |       --- |             --- |
| Block RAM                |     0.021 |      120 |       545 |           22.02 |
| MMCM                     |     0.103 |        1 |         8 |           12.50 |
| DSPs                     |     0.093 |      192 |       900 |           21.33 |
| I/O                      |     0.000 |        1 |       362 |            0.28 |
| PS7                      |     1.577 |        1 |       --- |             --- |
| Static Power             |     0.253 |          |           |                 |
| Total                    |     2.454 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.584 |       0.519 |      0.064 |
| Vccaux    |       1.800 |     0.111 |       0.057 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.002 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.746 |       0.728 |      0.018 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                                 | Domain                                                                  | Constraint (ns) |
+---------------------------------------+-------------------------------------------------------------------------+-----------------+
| clk_fpga_0                            | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0                  |            10.0 |
| clk_fpga_0                            | base_zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]     |            10.0 |
| clk_out1_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clk_out1_base_zynq_design_clk_wiz_1_0 |            25.0 |
| clk_out2_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clk_out2_base_zynq_design_clk_wiz_1_0 |            12.5 |
| clk_out3_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clk_out3_base_zynq_design_clk_wiz_1_0 |            12.5 |
| clkfbout_base_zynq_design_clk_wiz_1_0 | base_zynq_design_i/clk_wiz_1/inst/clkfbout_base_zynq_design_clk_wiz_1_0 |            50.0 |
+---------------------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| base_zynq_design_wrapper                                                               |     2.201 |
|   base_zynq_design_i                                                                   |     2.201 |
|     axi_dwidth_converter_0                                                             |     0.002 |
|       inst                                                                             |     0.002 |
|         gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                      |     0.001 |
|           USE_READ.read_addr_inst                                                      |    <0.001 |
|             cmd_queue                                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_12_17                                         |    <0.001 |
|                             RAM_reg_0_31_18_23                                         |    <0.001 |
|                             RAM_reg_0_31_24_25                                         |    <0.001 |
|                             RAM_reg_0_31_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_READ.read_data_inst                                                      |    <0.001 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                          |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_6_8                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             cmd_queue                                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_12_17                                         |    <0.001 |
|                             RAM_reg_0_31_18_23                                         |    <0.001 |
|                             RAM_reg_0_31_24_25                                         |    <0.001 |
|                             RAM_reg_0_31_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|         gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst              |    <0.001 |
|           gen_axi4_axi3.axi3_conv_inst                                                 |    <0.001 |
|             USE_READ.USE_SPLIT_R.read_addr_inst                                        |    <0.001 |
|               USE_R_CHANNEL.cmd_queue                                                  |    <0.001 |
|                 inst                                                                   |    <0.001 |
|                   fifo_gen_inst                                                        |    <0.001 |
|                     inst_fifo_gen                                                      |    <0.001 |
|                       gconvfifo.rf                                                     |    <0.001 |
|                         grf.rf                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                          |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |    <0.001 |
|                             gdm.dm_gen.dm                                              |    <0.001 |
|                               RAM_reg_0_31_0_0                                         |    <0.001 |
|                           rstblk                                                       |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             USE_WRITE.USE_SPLIT_W.write_resp_inst                                      |    <0.001 |
|             USE_WRITE.write_addr_inst                                                  |    <0.001 |
|               USE_BURSTS.cmd_queue                                                     |    <0.001 |
|                 inst                                                                   |    <0.001 |
|                   fifo_gen_inst                                                        |    <0.001 |
|                     inst_fifo_gen                                                      |    <0.001 |
|                       gconvfifo.rf                                                     |    <0.001 |
|                         grf.rf                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                          |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |    <0.001 |
|                             gdm.dm_gen.dm                                              |    <0.001 |
|                               RAM_reg_0_31_0_4                                         |    <0.001 |
|                           rstblk                                                       |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|               USE_B_CHANNEL.cmd_b_queue                                                |    <0.001 |
|                 inst                                                                   |    <0.001 |
|                   fifo_gen_inst                                                        |    <0.001 |
|                     inst_fifo_gen                                                      |    <0.001 |
|                       gconvfifo.rf                                                     |    <0.001 |
|                         grf.rf                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                          |    <0.001 |
|                             grss.rsts                                                  |    <0.001 |
|                             rpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                             gwss.wsts                                                  |    <0.001 |
|                             wpntr                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                        |    <0.001 |
|                             gdm.dm_gen.dm                                              |    <0.001 |
|                               RAM_reg_0_31_0_4                                         |    <0.001 |
|                           rstblk                                                       |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             USE_WRITE.write_data_inst                                                  |    <0.001 |
|     axi_protocol_converter_0                                                           |    <0.001 |
|       inst                                                                             |    <0.001 |
|         gen_axi4_axi3.axi3_conv_inst                                                   |    <0.001 |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|             USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_0                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_BURSTS.cmd_queue                                                       |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_6_7                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_4                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|     axi_protocol_converter_1                                                           |    <0.001 |
|       inst                                                                             |    <0.001 |
|         gen_axi4_axi3.axi3_conv_inst                                                   |    <0.001 |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|             USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_0                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_BURSTS.cmd_queue                                                       |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_4                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|     axi_protocol_converter_2                                                           |     0.001 |
|       inst                                                                             |     0.001 |
|         gen_axi4_axi3.axi3_conv_inst                                                   |     0.001 |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|             USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_0                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_BURSTS.cmd_queue                                                       |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_6_7                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_4                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|     axi_protocol_converter_3                                                           |    <0.001 |
|       inst                                                                             |    <0.001 |
|         gen_axi4_axi3.axi3_conv_inst                                                   |    <0.001 |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|             USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_0                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_BURSTS.cmd_queue                                                       |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_6_7                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_4                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|     axi_protocol_converter_4                                                           |     0.001 |
|       inst                                                                             |     0.001 |
|         gen_axi4_axi3.axi3_conv_inst                                                   |     0.001 |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|             USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_0                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|           USE_WRITE.write_addr_inst                                                    |    <0.001 |
|             USE_BURSTS.cmd_queue                                                       |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_5                                           |    <0.001 |
|                             RAM_reg_0_31_6_7                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|               inst                                                                     |    <0.001 |
|                 fifo_gen_inst                                                          |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           grss.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwss.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_31_0_4                                           |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           USE_WRITE.write_data_inst                                                    |    <0.001 |
|     clk_wiz_1                                                                          |     0.105 |
|       inst                                                                             |     0.105 |
|     nuraghe_soc_1                                                                      |     0.507 |
|       inst                                                                             |     0.507 |
|         axi2per_datamem_i                                                              |    <0.001 |
|           axi2per_i                                                                    |    <0.001 |
|             ar_buffer_i                                                                |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             aw_buffer_i                                                                |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             b_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             r_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             req_channel_i                                                              |    <0.001 |
|             res_channel_i                                                              |    <0.001 |
|             w_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|         axi2per_wrap_i                                                                 |     0.003 |
|           axi2per_i                                                                    |     0.003 |
|             ar_buffer_i                                                                |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             aw_buffer_i                                                                |     0.001 |
|               buffer_i                                                                 |     0.001 |
|             b_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             r_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             req_channel_i                                                              |    <0.001 |
|             res_channel_i                                                              |    <0.001 |
|             w_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|         cluster_interconnect_wrap_i                                                    |     0.007 |
|           dma_tcdm_xbar_i                                                              |    <0.001 |
|           hwce_p2p_tcdm_i                                                              |     0.006 |
|             hwce_xbar_i                                                                |    <0.001 |
|           xbar_pe_inst                                                                 |    <0.001 |
|             RequestBlock[0].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[1].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[2].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[3].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[4].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[5].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[6].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|             RequestBlock[7].CH0_CH1.i_RequestBlock2CH_PE                               |    <0.001 |
|               MONO_CH1.POLY_CH0.i_MUX2_REQ_PE                                          |    <0.001 |
|         cluster_peripherals_i                                                          |     0.002 |
|           cluster_control_unit_i                                                       |    <0.001 |
|           event_unit_i                                                                 |    <0.001 |
|             HW_barrier_i                                                               |    <0.001 |
|               HW_bar[0].HW_barrier_logic_i                                             |    <0.001 |
|               HW_bar[1].HW_barrier_logic_i                                             |    <0.001 |
|               HW_bar[2].HW_barrier_logic_i                                             |    <0.001 |
|               HW_bar[3].HW_barrier_logic_i                                             |    <0.001 |
|               HW_bar[4].HW_barrier_logic_i                                             |    <0.001 |
|               HW_bar[5].HW_barrier_logic_i                                             |    <0.001 |
|             event_unit_input_i                                                         |    <0.001 |
|             event_unit_mux[0].event_unit_mux_i                                         |    <0.001 |
|             event_unit_mux[1].event_unit_mux_i                                         |    <0.001 |
|             event_unit_sm[0].event_unit_SM_i                                           |    <0.001 |
|             interrupt_mask_gen[0].interrupt_mask_i                                     |    <0.001 |
|             interrupt_mask_gen[1].interrupt_mask_i                                     |    <0.001 |
|           icache_ctrl_unit_i                                                           |    <0.001 |
|           tcdm_pipe_unit_i                                                             |    <0.001 |
|           timer_unit_i                                                                 |    <0.001 |
|         core_data_memory_i                                                             |    <0.001 |
|           mem_i                                                                        |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     has_mux_a.A                                                        |    <0.001 |
|                     has_mux_b.B                                                        |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[4].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[5].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[6].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[7].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|         core_region_i                                                                  |     0.014 |
|           ORION_CORE                                                                   |     0.013 |
|             debug_unit_i                                                               |    <0.001 |
|             ex_stage_i                                                                 |     0.001 |
|               alu_i                                                                    |    <0.001 |
|               mult_i                                                                   |     0.001 |
|             hwloop_regs_i                                                              |    <0.001 |
|             id_stage_i                                                                 |     0.009 |
|               controller_i                                                             |    <0.001 |
|               exc_controller_i                                                         |    <0.001 |
|               hwloop_controller_i                                                      |    <0.001 |
|               registers_i                                                              |     0.005 |
|             if_stage_i                                                                 |    <0.001 |
|             instr_core_interface_i                                                     |    <0.001 |
|             load_store_unit_i                                                          |    <0.001 |
|             sp_registers_i                                                             |    <0.001 |
|             wb_stage_i                                                                 |    <0.001 |
|           core_demux_i                                                                 |     0.001 |
|             periph_FIFO_i                                                              |     0.001 |
|               FIFO_REQ                                                                 |     0.001 |
|           periph_demux_i                                                               |    <0.001 |
|         dmac_wei_wrap_i                                                                |     0.056 |
|           axi2per_wrap_i                                                               |     0.002 |
|             axi2per_i                                                                  |     0.002 |
|               ar_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               aw_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               b_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               r_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               req_channel_i                                                            |    <0.001 |
|               res_channel_i                                                            |    <0.001 |
|               w_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|           master_slice_i                                                               |     0.001 |
|             axi_slice_i                                                                |     0.001 |
|               dc_archan                                                                |    <0.001 |
|                 empty_synch                                                            |    <0.001 |
|                 read_tr                                                                |    <0.001 |
|               dc_awchan                                                                |    <0.001 |
|                 empty_synch                                                            |    <0.001 |
|                 read_tr                                                                |    <0.001 |
|               dc_bchan                                                                 |    <0.001 |
|                 buffer                                                                 |    <0.001 |
|                 full                                                                   |    <0.001 |
|                   full_synch                                                           |    <0.001 |
|                 write_tr                                                               |    <0.001 |
|               dc_rchan                                                                 |    <0.001 |
|                 buffer                                                                 |    <0.001 |
|                 full                                                                   |    <0.001 |
|                   full_synch                                                           |    <0.001 |
|                 write_tr                                                               |    <0.001 |
|               dc_wchan                                                                 |    <0.001 |
|                 empty_synch                                                            |    <0.001 |
|                 read_tr                                                                |    <0.001 |
|           mchan0_per_i                                                                 |     0.026 |
|             ctrl_unit_i                                                                |     0.012 |
|               ctrl_if_bind[0].ctrl_if_i                                                |     0.001 |
|                 command_fifo_i                                                         |    <0.001 |
|                 ctrl_fsm_i                                                             |    <0.001 |
|                 ext_addr_fifo_i                                                        |    <0.001 |
|                 tcdm_addr_fifo_i                                                       |    <0.001 |
|               rx_trans_queue_i                                                         |     0.002 |
|               rx_trans_unpack_i                                                        |     0.001 |
|               rx_twd_trans_splitter_i                                                  |     0.005 |
|               synch_unit_bind[0].synch_unit_i                                          |     0.001 |
|               trans_allocator_i                                                        |    <0.001 |
|               trans_queue_i                                                            |     0.001 |
|               twd_ext_trans_queue_i                                                    |    <0.001 |
|               twd_tcdm_trans_queue_i                                                   |    <0.001 |
|             ext_unit_i                                                                 |     0.004 |
|               ar_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               ext_rx_if_i                                                              |    <0.001 |
|               r_buffer_i                                                               |     0.002 |
|                 buffer_i                                                               |     0.002 |
|               rx_cmd_queue_i                                                           |     0.002 |
|               rx_opc_buf_i                                                             |    <0.001 |
|               rx_tid_gen_i                                                             |    <0.001 |
|             tcdm_unit_i                                                                |     0.002 |
|               beat_queue_rx[0].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               beat_queue_rx[1].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               tcdm_rx_cmd_queue_i                                                      |    <0.001 |
|               tcdm_rx_cmd_unpack_i                                                     |    <0.001 |
|               tcdm_synch_rx_i                                                          |    <0.001 |
|                 synch[0].synch_i                                                       |    <0.001 |
|                 synch[1].synch_i                                                       |    <0.001 |
|             trans_unit_i                                                               |     0.007 |
|               trans_aligner_rx_i                                                       |     0.004 |
|               trans_buffer_ext_rx_i                                                    |     0.001 |
|               trans_buffers_tcdm_i                                                     |     0.002 |
|                 rx_buffer[0].rx_buffer_i                                               |     0.001 |
|                 rx_buffer[1].rx_buffer_i                                               |     0.001 |
|               trans_queue_rx_i                                                         |    <0.001 |
|           mchan1_per_i                                                                 |     0.024 |
|             ctrl_unit_i                                                                |     0.010 |
|               ctrl_if_bind[0].ctrl_if_i                                                |     0.001 |
|                 command_fifo_i                                                         |    <0.001 |
|                 ctrl_fsm_i                                                             |    <0.001 |
|                 ext_addr_fifo_i                                                        |    <0.001 |
|                 tcdm_addr_fifo_i                                                       |    <0.001 |
|               rx_trans_queue_i                                                         |     0.002 |
|               rx_trans_unpack_i                                                        |     0.001 |
|               rx_twd_trans_splitter_i                                                  |     0.003 |
|               synch_unit_bind[0].synch_unit_i                                          |    <0.001 |
|               trans_allocator_i                                                        |    <0.001 |
|               trans_queue_i                                                            |     0.001 |
|               twd_ext_trans_queue_i                                                    |    <0.001 |
|               twd_tcdm_trans_queue_i                                                   |    <0.001 |
|             ext_unit_i                                                                 |     0.005 |
|               ar_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               ext_rx_if_i                                                              |    <0.001 |
|               r_buffer_i                                                               |     0.002 |
|                 buffer_i                                                               |     0.002 |
|               rx_cmd_queue_i                                                           |     0.002 |
|               rx_opc_buf_i                                                             |    <0.001 |
|               rx_tid_gen_i                                                             |    <0.001 |
|             tcdm_unit_i                                                                |     0.001 |
|               beat_queue_rx[0].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               beat_queue_rx[1].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               tcdm_rx_cmd_queue_i                                                      |    <0.001 |
|               tcdm_rx_cmd_unpack_i                                                     |    <0.001 |
|               tcdm_synch_rx_i                                                          |    <0.001 |
|                 synch[0].synch_i                                                       |    <0.001 |
|                 synch[1].synch_i                                                       |    <0.001 |
|             trans_unit_i                                                               |     0.007 |
|               trans_aligner_rx_i                                                       |     0.003 |
|               trans_buffer_ext_rx_i                                                    |     0.001 |
|               trans_buffers_tcdm_i                                                     |     0.002 |
|                 rx_buffer[0].rx_buffer_i                                               |    <0.001 |
|                 rx_buffer[1].rx_buffer_i                                               |     0.001 |
|               trans_queue_rx_i                                                         |    <0.001 |
|           slave_slice_i                                                                |     0.002 |
|             axi_slice_i                                                                |     0.002 |
|               dc_archan                                                                |    <0.001 |
|                 buffer                                                                 |    <0.001 |
|                 full                                                                   |    <0.001 |
|                   full_synch                                                           |    <0.001 |
|                 write_tr                                                               |    <0.001 |
|               dc_awchan                                                                |    <0.001 |
|                 buffer                                                                 |    <0.001 |
|                 full                                                                   |    <0.001 |
|                   full_synch                                                           |    <0.001 |
|                 write_tr                                                               |    <0.001 |
|               dc_bchan                                                                 |    <0.001 |
|                 empty_synch                                                            |    <0.001 |
|                 read_tr                                                                |    <0.001 |
|               dc_rchan                                                                 |    <0.001 |
|                 empty_synch                                                            |    <0.001 |
|                 read_tr                                                                |    <0.001 |
|               dc_wchan                                                                 |    <0.001 |
|                 buffer                                                                 |    <0.001 |
|                 full                                                                   |    <0.001 |
|                   full_synch                                                           |    <0.001 |
|                 write_tr                                                               |    <0.001 |
|           uC_to_wei_0_i                                                                |    <0.001 |
|           uC_to_wei_1_i                                                                |    <0.001 |
|           wei_to_uC_i                                                                  |    <0.001 |
|         dmac_wrap_i                                                                    |     0.035 |
|           mchan_actload_prog_i                                                         |     0.002 |
|           mchan_actstore_prog_i                                                        |     0.002 |
|           mchan_load_i                                                                 |     0.014 |
|             ctrl_unit_i                                                                |     0.006 |
|               ctrl_if_bind[0].ctrl_if_i                                                |    <0.001 |
|                 command_fifo_i                                                         |    <0.001 |
|                 ctrl_fsm_i                                                             |    <0.001 |
|                 ext_addr_fifo_i                                                        |    <0.001 |
|                 tcdm_addr_fifo_i                                                       |    <0.001 |
|               rx_trans_queue_i                                                         |    <0.001 |
|               rx_trans_unpack_i                                                        |    <0.001 |
|               rx_twd_trans_splitter_i                                                  |     0.002 |
|               synch_unit_bind[0].synch_unit_i                                          |    <0.001 |
|               trans_allocator_i                                                        |    <0.001 |
|               trans_queue_i                                                            |    <0.001 |
|               twd_ext_trans_queue_i                                                    |    <0.001 |
|               twd_tcdm_trans_queue_i                                                   |    <0.001 |
|             ext_unit_i                                                                 |     0.002 |
|               ar_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               ext_rx_if_i                                                              |    <0.001 |
|               r_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               rx_cmd_queue_i                                                           |    <0.001 |
|               rx_opc_buf_i                                                             |    <0.001 |
|               rx_tid_gen_i                                                             |    <0.001 |
|             tcdm_unit_i                                                                |     0.001 |
|               beat_queue_rx[0].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               beat_queue_rx[1].tcdm_beat_queue_rx_i                                    |    <0.001 |
|               tcdm_rx_cmd_queue_i                                                      |    <0.001 |
|               tcdm_rx_cmd_unpack_i                                                     |    <0.001 |
|               tcdm_synch_rx_i                                                          |    <0.001 |
|                 synch[0].synch_i                                                       |    <0.001 |
|                 synch[1].synch_i                                                       |    <0.001 |
|             trans_unit_i                                                               |     0.005 |
|               trans_aligner_rx_i                                                       |     0.002 |
|               trans_buffer_ext_rx_i                                                    |    <0.001 |
|               trans_buffers_tcdm_i                                                     |     0.002 |
|                 rx_buffer[0].rx_buffer_i                                               |     0.001 |
|                 rx_buffer[1].rx_buffer_i                                               |     0.001 |
|               trans_queue_rx_i                                                         |    <0.001 |
|           mchan_store_i                                                                |     0.017 |
|             ctrl_unit_i                                                                |     0.007 |
|               ctrl_if_bind[1].ctrl_if_i                                                |    <0.001 |
|                 command_fifo_i                                                         |    <0.001 |
|                 ctrl_fsm_i                                                             |    <0.001 |
|                 ext_addr_fifo_i                                                        |    <0.001 |
|                 tcdm_addr_fifo_i                                                       |    <0.001 |
|               synch_unit_bind[0].synch_unit_i                                          |    <0.001 |
|               trans_allocator_i                                                        |    <0.001 |
|               trans_queue_i                                                            |    <0.001 |
|               twd_ext_trans_queue_i                                                    |    <0.001 |
|               twd_tcdm_trans_queue_i                                                   |    <0.001 |
|               tx_trans_queue_i                                                         |     0.001 |
|               tx_trans_unpack_i                                                        |    <0.001 |
|               tx_twd_trans_splitter_i                                                  |     0.003 |
|             ext_unit_i                                                                 |     0.001 |
|               aw_buffer_i                                                              |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               b_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|               ext_tx_if_i                                                              |    <0.001 |
|               tx_cmd_queue_i                                                           |    <0.001 |
|               tx_tid_gen_i                                                             |    <0.001 |
|               w_buffer_i                                                               |    <0.001 |
|                 buffer_i                                                               |    <0.001 |
|             tcdm_unit_i                                                                |     0.006 |
|               beat_queue_tx[0].tcdm_beat_queue_tx_i                                    |     0.004 |
|               beat_queue_tx[1].tcdm_beat_queue_tx_i                                    |    <0.001 |
|               tcdm_if_tx[0].tcdm_if_tx_i                                               |    <0.001 |
|                 tcdm_tx_cmd_queue_i                                                    |    <0.001 |
|               tcdm_if_tx[1].tcdm_if_tx_i                                               |    <0.001 |
|                 tcdm_tx_cmd_queue_i                                                    |    <0.001 |
|               tcdm_synch_tx_i                                                          |    <0.001 |
|                 synch[0].synch_i                                                       |    <0.001 |
|                 synch[1].synch_i                                                       |    <0.001 |
|               tcdm_tx_cmd_queue_i                                                      |    <0.001 |
|               tcdm_tx_cmd_unpack_i                                                     |    <0.001 |
|             trans_unit_i                                                               |     0.003 |
|               trans_aligner_tx_i                                                       |     0.002 |
|               trans_buffer_ext_tx_i                                                    |    <0.001 |
|               trans_buffers_tcdm_i                                                     |    <0.001 |
|                 tx_buffer[0].tx_buffer_i                                               |    <0.001 |
|                 tx_buffer[1].tx_buffer_i                                               |    <0.001 |
|               trans_queue_tx_i                                                         |    <0.001 |
|           uC_to_prog_i                                                                 |    <0.001 |
|         hwce_wrap_i                                                                    |     0.356 |
|           hwce_top_i                                                                   |     0.356 |
|             engine_i                                                                   |     0.312 |
|               SHIFT_ADDERS[0].shift_adder_i                                            |     0.003 |
|               SHIFT_ADDERS[1].shift_adder_i                                            |     0.003 |
|               SHIFT_ADDERS[2].shift_adder_i                                            |     0.003 |
|               SHIFT_ADDERS[3].shift_adder_i                                            |     0.004 |
|               SoP_col[0].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[0].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[0].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[0].SoP[3].hwce_sop_i                                             |     0.003 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[10].SoP[0].hwce_sop_i                                            |     0.013 |
|                 genblk1[0].dsp_i                                                       |     0.003 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.004 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[10].SoP[1].hwce_sop_i                                            |     0.012 |
|                 genblk1[0].dsp_i                                                       |     0.004 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.003 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[10].SoP[2].hwce_sop_i                                            |     0.012 |
|                 genblk1[0].dsp_i                                                       |     0.003 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.003 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[10].SoP[3].hwce_sop_i                                            |     0.014 |
|                 genblk1[0].dsp_i                                                       |     0.004 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.004 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[11].SoP[0].hwce_sop_i                                            |     0.003 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[11].SoP[1].hwce_sop_i                                            |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[11].SoP[2].hwce_sop_i                                            |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[11].SoP[3].hwce_sop_i                                            |     0.003 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[1].SoP[0].hwce_sop_i                                             |     0.009 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.002 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[1].SoP[1].hwce_sop_i                                             |     0.010 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.003 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[1].SoP[2].hwce_sop_i                                             |     0.011 |
|                 genblk1[0].dsp_i                                                       |     0.003 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.003 |
|                 genblk1[3].dsp_i                                                       |     0.003 |
|               SoP_col[1].SoP[3].hwce_sop_i                                             |     0.010 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.002 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[2].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[2].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[2].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[2].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[3].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[3].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[3].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[3].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[4].SoP[0].hwce_sop_i                                             |     0.023 |
|                 genblk1[0].dsp_i                                                       |     0.006 |
|                 genblk1[1].dsp_i                                                       |     0.005 |
|                 genblk1[2].dsp_i                                                       |     0.007 |
|                 genblk1[3].dsp_i                                                       |     0.005 |
|               SoP_col[4].SoP[1].hwce_sop_i                                             |     0.022 |
|                 genblk1[0].dsp_i                                                       |     0.005 |
|                 genblk1[1].dsp_i                                                       |     0.005 |
|                 genblk1[2].dsp_i                                                       |     0.006 |
|                 genblk1[3].dsp_i                                                       |     0.005 |
|               SoP_col[4].SoP[2].hwce_sop_i                                             |     0.022 |
|                 genblk1[0].dsp_i                                                       |     0.006 |
|                 genblk1[1].dsp_i                                                       |     0.005 |
|                 genblk1[2].dsp_i                                                       |     0.006 |
|                 genblk1[3].dsp_i                                                       |     0.005 |
|               SoP_col[4].SoP[3].hwce_sop_i                                             |     0.023 |
|                 genblk1[0].dsp_i                                                       |     0.005 |
|                 genblk1[1].dsp_i                                                       |     0.005 |
|                 genblk1[2].dsp_i                                                       |     0.007 |
|                 genblk1[3].dsp_i                                                       |     0.006 |
|               SoP_col[5].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[5].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[5].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[5].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[6].SoP[0].hwce_sop_i                                             |     0.003 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[6].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[6].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[6].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[7].SoP[0].hwce_sop_i                                             |     0.009 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.002 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[7].SoP[1].hwce_sop_i                                             |     0.010 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.003 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[7].SoP[2].hwce_sop_i                                             |     0.010 |
|                 genblk1[0].dsp_i                                                       |     0.003 |
|                 genblk1[1].dsp_i                                                       |     0.002 |
|                 genblk1[2].dsp_i                                                       |     0.002 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[7].SoP[3].hwce_sop_i                                             |     0.010 |
|                 genblk1[0].dsp_i                                                       |     0.002 |
|                 genblk1[1].dsp_i                                                       |     0.003 |
|                 genblk1[2].dsp_i                                                       |     0.002 |
|                 genblk1[3].dsp_i                                                       |     0.002 |
|               SoP_col[8].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[8].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[8].SoP[2].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[8].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[9].SoP[0].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[9].SoP[1].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[9].SoP[2].hwce_sop_i                                             |     0.003 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               SoP_col[9].SoP[3].hwce_sop_i                                             |     0.002 |
|                 genblk1[0].dsp_i                                                       |    <0.001 |
|                 genblk1[1].dsp_i                                                       |    <0.001 |
|                 genblk1[2].dsp_i                                                       |    <0.001 |
|                 genblk1[3].dsp_i                                                       |    <0.001 |
|               fsm_i                                                                    |    <0.001 |
|             pipe_pooling_gen[0].pipe_pooling_i                                         |    <0.001 |
|             pipe_pooling_gen[1].pipe_pooling_i                                         |    <0.001 |
|             pipe_pooling_gen[2].pipe_pooling_i                                         |    <0.001 |
|             pipe_pooling_gen[3].pipe_pooling_i                                         |    <0.001 |
|             weight_loader_i                                                            |    <0.001 |
|               weights_i                                                                |    <0.001 |
|             weights_mem_dp_wrap_i                                                      |     0.011 |
|               banks_gen[0].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[10].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[11].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[12].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[13].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[14].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[15].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[16].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[17].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[18].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[19].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[1].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[20].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[21].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[22].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[23].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[24].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[25].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[26].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[27].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[28].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[29].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[2].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[30].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[31].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[32].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[33].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[34].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[35].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[36].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[37].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[38].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[39].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[3].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[40].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[41].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[42].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[43].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[44].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[45].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[46].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[47].bank_1024_gen.tcdm_bank_i                                  |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[4].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[5].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[6].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[7].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[8].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|               banks_gen[9].bank_1024_gen.tcdm_bank_i                                   |    <0.001 |
|                 U0                                                                     |    <0.001 |
|                   inst_blk_mem_gen                                                     |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                       valid.cstr                                                       |    <0.001 |
|                         ramloop[0].ram.r                                               |    <0.001 |
|                           prim_noinit.ram                                              |    <0.001 |
|             wrapper_i                                                                  |     0.030 |
|               sink_i                                                                   |     0.001 |
|                 addressgen_sink_i                                                      |     0.001 |
|               source_i_xin                                                             |     0.012 |
|                 addressgen_sink_i                                                      |     0.003 |
|               source_i_yin                                                             |     0.001 |
|                 addressgen_source_i                                                    |     0.001 |
|               wrapper_fsm_i                                                            |    <0.001 |
|               wrapper_slave_i                                                          |     0.011 |
|                 slave_i                                                                |     0.011 |
|                   regfile_i                                                            |     0.010 |
|                     data_src_encoder_i                                                 |     0.000 |
|           peripheral_wrap                                                              |    <0.001 |
|         l2_mem_if_i                                                                    |     0.003 |
|           axi_mem_if_i                                                                 |     0.003 |
|             R_CTRL_HP                                                                  |    <0.001 |
|             R_CTRL_LP                                                                  |    <0.001 |
|             Slave_ar_buffer_LP                                                         |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_aw_buffer_LP                                                         |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_b_buffer_HP                                                          |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_b_buffer_LP                                                          |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_r_buffer_HP                                                          |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_r_buffer_LP                                                          |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             Slave_w_buffer_LP                                                          |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             W_CTRL_HP                                                                  |    <0.001 |
|             W_CTRL_LP                                                                  |    <0.001 |
|         l2_ram_i                                                                       |     0.002 |
|           l2_mem_i                                                                     |     0.002 |
|             U0                                                                         |     0.002 |
|               inst_blk_mem_gen                                                         |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |     0.002 |
|                   valid.cstr                                                           |     0.002 |
|                     has_mux_a.A                                                        |    <0.001 |
|                     has_mux_b.B                                                        |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[4].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[5].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[6].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[7].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|         per2axi_wrap_i                                                                 |     0.004 |
|           per2axi_i                                                                    |     0.004 |
|             ar_buffer_i                                                                |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             aw_buffer_i                                                                |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             b_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|             r_buffer_i                                                                 |     0.002 |
|               buffer_i                                                                 |     0.002 |
|             res_channel_i                                                              |    <0.001 |
|             w_buffer_i                                                                 |    <0.001 |
|               buffer_i                                                                 |    <0.001 |
|         soc_bus_wrap_i                                                                 |     0.002 |
|           soc_bus_i                                                                    |     0.002 |
|             _REQ_BLOCK_GEN[0].REQ_BLOCK                                                |    <0.001 |
|               AR_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               AW_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   INCR.FAN_IN_REQ                                                      |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _REQ_BLOCK_GEN[1].REQ_BLOCK                                                |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _REQ_BLOCK_GEN[2].REQ_BLOCK                                                |    <0.001 |
|               AR_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               AW_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _REQ_BLOCK_GEN[3].REQ_BLOCK                                                |    <0.001 |
|               AR_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               AW_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _REQ_BLOCK_GEN[4].REQ_BLOCK                                                |    <0.001 |
|               AR_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               AW_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _REQ_BLOCK_GEN[5].REQ_BLOCK                                                |    <0.001 |
|               AR_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               AW_ALLOCATOR                                                             |    <0.001 |
|                 AW_ARB_TREE                                                            |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ALLOC                                                                 |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _RESP_BLOCK_GEN[0].RESP_BLOCK                                              |    <0.001 |
|               AR_ADDR_DEC                                                              |    <0.001 |
|               AW_ADDR_DEC                                                              |    <0.001 |
|               BR_ALLOC                                                                 |    <0.001 |
|                 ARB_TREE.BR_ARB_TREE                                                   |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               BW_ALLOC                                                                 |    <0.001 |
|                 ARB_TREE.BW_ARB_TREE                                                   |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ADDR_DEC                                                              |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|             _RESP_BLOCK_GEN[1].RESP_BLOCK                                              |    <0.001 |
|               AR_ADDR_DEC                                                              |    <0.001 |
|               AW_ADDR_DEC                                                              |    <0.001 |
|               BR_ALLOC                                                                 |    <0.001 |
|                 ARB_TREE.BR_ARB_TREE                                                   |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               BW_ALLOC                                                                 |    <0.001 |
|                 ARB_TREE.BW_ARB_TREE                                                   |    <0.001 |
|                   RR_REQ                                                               |    <0.001 |
|               DW_ADDR_DEC                                                              |    <0.001 |
|                 MASTER_ID_FIFO                                                         |    <0.001 |
|         stdout_id_remap_wrap_i                                                         |    <0.001 |
|           axi_id_remap_i                                                               |    <0.001 |
|             genblk1_1.AR_BR_REMAP                                                      |    <0.001 |
|             genblk1_1.AW_BW_REMAP                                                      |    <0.001 |
|         tcdm_sram_island                                                               |     0.021 |
|           bram_bank_gen[0].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[0].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[0].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[1].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[2].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[3].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[4].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[5].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[6].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[10].(null)[7].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[0].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[1].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[2].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[3].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[4].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[5].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[6].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[11].(null)[7].tcdm_bank_i_x                                    |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[12].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[13].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[14].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[15].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[16].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[17].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[18].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[19].tcdm_bank_i_y                                              |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[1].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[2].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[3].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[4].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[5].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[6].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[7].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[8].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[0].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[1].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[2].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[3].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[4].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[5].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[6].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           bram_bank_gen[9].(null)[7].tcdm_bank_i_x                                     |    <0.001 |
|             U0                                                                         |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|         to_ps_id_remap_wrap_i                                                          |    <0.001 |
|           axi_id_remap_i                                                               |    <0.001 |
|             genblk1_1.AR_BR_REMAP                                                      |    <0.001 |
|             genblk1_1.AW_BW_REMAP                                                      |    <0.001 |
|     processing_system7_0                                                               |     1.579 |
|       inst                                                                             |     1.579 |
|     processing_system7_0_axi_periph                                                    |     0.004 |
|       m00_couplers                                                                     |     0.001 |
|         auto_ds                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_8                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       s00_couplers                                                                     |     0.002 |
|         auto_pc                                                                        |     0.000 |
|         auto_us                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_samd.crossbar_samd                                                       |    <0.001 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     rst_processing_system7_0_50M                                                       |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     soc_AXI_ctrl_v1_0_0                                                                |    <0.001 |
|       inst                                                                             |    <0.001 |
|         soc_AXI_ctrl_v1_0_S00_AXI_inst                                                 |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


