# 8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation
Under dev.
