###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69224   # Number of WRITE/WRITEP commands
num_reads_done                 =       403305   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       320084   # Number of read row buffer hits
num_read_cmds                  =       403304   # Number of READ/READP commands
num_writes_done                =        69228   # Number of read requests issued
num_write_row_hits             =        51204   # Number of write row buffer hits
num_act_cmds                   =       101509   # Number of ACT commands
num_pre_cmds                   =       101480   # Number of PRE commands
num_ondemand_pres              =        78856   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9242079   # Cyles of rank active rank.0
rank_active_cycles.1           =      8931621   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       757921   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1068379   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       432621   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3719   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          806   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          976   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1521   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          980   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1430   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2721   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6119   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3812   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17828   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =          184   # Write cmd latency (cycles)
write_latency[40-59]           =          344   # Write cmd latency (cycles)
write_latency[60-79]           =          837   # Write cmd latency (cycles)
write_latency[80-99]           =         1575   # Write cmd latency (cycles)
write_latency[100-119]         =         2083   # Write cmd latency (cycles)
write_latency[120-139]         =         2695   # Write cmd latency (cycles)
write_latency[140-159]         =         3126   # Write cmd latency (cycles)
write_latency[160-179]         =         3549   # Write cmd latency (cycles)
write_latency[180-199]         =         3600   # Write cmd latency (cycles)
write_latency[200-]            =        51231   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       201463   # Read request latency (cycles)
read_latency[40-59]            =        59420   # Read request latency (cycles)
read_latency[60-79]            =        57908   # Read request latency (cycles)
read_latency[80-99]            =        15769   # Read request latency (cycles)
read_latency[100-119]          =        12046   # Read request latency (cycles)
read_latency[120-139]          =        10961   # Read request latency (cycles)
read_latency[140-159]          =         5207   # Read request latency (cycles)
read_latency[160-179]          =         4038   # Read request latency (cycles)
read_latency[180-199]          =         3366   # Read request latency (cycles)
read_latency[200-]             =        33126   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.45566e+08   # Write energy
read_energy                    =  1.62612e+09   # Read energy
act_energy                     =  2.77729e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.63802e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.12822e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76706e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57333e+09   # Active standby energy rank.1
average_read_latency           =      81.4943   # Average read request latency (cycles)
average_interarrival           =      21.1624   # Average request interarrival latency (cycles)
total_energy                   =  1.51711e+10   # Total energy (pJ)
average_power                  =      1517.11   # Average power (mW)
average_bandwidth              =      4.03228   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        90413   # Number of WRITE/WRITEP commands
num_reads_done                 =       434392   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       329756   # Number of read row buffer hits
num_read_cmds                  =       434396   # Number of READ/READP commands
num_writes_done                =        90416   # Number of read requests issued
num_write_row_hits             =        63408   # Number of write row buffer hits
num_act_cmds                   =       132072   # Number of ACT commands
num_pre_cmds                   =       132042   # Number of PRE commands
num_ondemand_pres              =       110192   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9074509   # Cyles of rank active rank.0
rank_active_cycles.1           =      9038698   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       925491   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       961302   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       486242   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2665   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          719   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          929   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1534   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          912   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1402   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2709   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6079   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3868   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17755   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          183   # Write cmd latency (cycles)
write_latency[40-59]           =          256   # Write cmd latency (cycles)
write_latency[60-79]           =          744   # Write cmd latency (cycles)
write_latency[80-99]           =         1706   # Write cmd latency (cycles)
write_latency[100-119]         =         2436   # Write cmd latency (cycles)
write_latency[120-139]         =         3367   # Write cmd latency (cycles)
write_latency[140-159]         =         4018   # Write cmd latency (cycles)
write_latency[160-179]         =         4753   # Write cmd latency (cycles)
write_latency[180-199]         =         5121   # Write cmd latency (cycles)
write_latency[200-]            =        67828   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       193858   # Read request latency (cycles)
read_latency[40-59]            =        58278   # Read request latency (cycles)
read_latency[60-79]            =        69063   # Read request latency (cycles)
read_latency[80-99]            =        19522   # Read request latency (cycles)
read_latency[100-119]          =        15103   # Read request latency (cycles)
read_latency[120-139]          =        13309   # Read request latency (cycles)
read_latency[140-159]          =         6648   # Read request latency (cycles)
read_latency[160-179]          =         5146   # Read request latency (cycles)
read_latency[180-199]          =         4312   # Read request latency (cycles)
read_latency[200-]             =        49153   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.51342e+08   # Write energy
read_energy                    =  1.75148e+09   # Read energy
act_energy                     =  3.61349e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.44236e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.61425e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66249e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64015e+09   # Active standby energy rank.1
average_read_latency           =       103.91   # Average read request latency (cycles)
average_interarrival           =      19.0542   # Average request interarrival latency (cycles)
total_energy                   =  1.54771e+10   # Total energy (pJ)
average_power                  =      1547.71   # Average power (mW)
average_bandwidth              =      4.47836   # Average bandwidth
