//ENV
#SIM ModelSIM
#SYN FPGA Xilinx

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../src/vhdl
#VAR test_path     ../vhdl



${src_path}/write_back.vhd
${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd

#TB ${test_path}/tb_write_back.vhd


//SIMULATOR
#S vsim
#P -t ns
#P -novopt

#T tb_write_back
#R 10 ns

//SIGNALS
#U /tb_write_back
#N 1
#Z 1 10
#R ns


clk
rst


#HEX writeback_out
#HEX writeback_in
#HEX regdest_out
#HEX regdest_in


//END
