

================================================================
== Synthesis Summary Report of 'Radix2wECC'
================================================================
+ General Information: 
    * Date:           Thu Dec 26 18:43:27 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        HardwareAcceleratedECC-PointMultiplication
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-------------+-------------+-----+
    |                   Modules                  |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |             |             |     |
    |                   & Loops                  |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|      FF     |     LUT     | URAM|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-------------+-------------+-----+
    |+ Radix2wECC                                |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|  14 (5%)|   -|  21098 (19%)|  33860 (63%)|    -|
    | + Radix2wECC_Pipeline_1                    |  Timing|  -0.00|        9|     90.000|         -|        9|     -|        no|        -|   -|     47 (~0%)|     70 (~0%)|    -|
    |  o Loop 1                                  |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_2                    |  Timing|  -0.00|        9|     90.000|         -|        9|     -|        no|        -|   -|     47 (~0%)|     70 (~0%)|    -|
    |  o Loop 1                                  |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_33_1      |       -|   1.29|       10|    100.000|         -|       10|     -|        no|        -|   -|    241 (~0%)|     944 (1%)|    -|
    |  o VITIS_LOOP_33_1                         |       -|   7.30|        8|     80.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_3                    |  Timing|  -0.00|        9|     90.000|         -|        9|     -|        no|        -|   -|     47 (~0%)|     70 (~0%)|    -|
    |  o Loop 1                                  |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_36_2      |       -|   1.29|        9|     90.000|         -|        9|     -|        no|        -|   -|    239 (~0%)|     944 (1%)|    -|
    |  o VITIS_LOOP_36_2                         |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_39_3      |       -|   1.29|        9|     90.000|         -|        9|     -|        no|        -|   -|    239 (~0%)|     944 (1%)|    -|
    |  o VITIS_LOOP_39_3                         |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + bf_inv                                   |       -|   0.26|        -|          -|         -|        -|     -|        no|        -|   -|    1415 (1%)|   5467 (10%)|    -|
    |  o VITIS_LOOP_75_1                         |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|            -|            -|    -|
    |   + bf_inv_Pipeline_VITIS_LOOP_25_1        |       -|   1.72|        -|          -|         -|        -|     -|        no|        -|   -|     18 (~0%)|     857 (1%)|    -|
    |    o VITIS_LOOP_25_1                       |       -|   7.30|        -|          -|         1|        1|     -|       yes|        -|   -|            -|            -|    -|
    |   + bf_inv_Pipeline_VITIS_LOOP_25_18       |       -|   1.72|        -|          -|         -|        -|     -|        no|        -|   -|     18 (~0%)|     857 (1%)|    -|
    |    o VITIS_LOOP_25_1                       |       -|   7.30|        -|          -|         1|        1|     -|       yes|        -|   -|            -|            -|    -|
    |   + bf_inv_Pipeline_VITIS_LOOP_33_1        |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     10 (~0%)|     78 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_inv_Pipeline_VITIS_LOOP_33_19       |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     10 (~0%)|     78 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + bf_mult_2                                |       -|   0.34|    55406|  5.541e+05|         -|    55406|     -|        no|        -|   -|    1208 (1%)|    1855 (3%)|    -|
    |  o VITIS_LOOP_56_1                         |       -|   7.30|    55405|  5.540e+05|       342|        -|   162|        no|        -|   -|            -|            -|    -|
    |   + bf_mult_2_Pipeline_VITIS_LOOP_33_1     |       -|   0.34|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     20 (~0%)|     721 (1%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         2|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_mult_2_Pipeline_VITIS_LOOP_33_15    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + bf_mult_1                                |       -|   0.34|    55406|  5.541e+05|         -|    55406|     -|        no|        -|   -|   1045 (~0%)|    1855 (3%)|    -|
    |  o VITIS_LOOP_56_1                         |       -|   7.30|    55405|  5.540e+05|       342|        -|   162|        no|        -|   -|            -|            -|    -|
    |   + bf_mult_1_Pipeline_VITIS_LOOP_33_1     |       -|   0.34|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     20 (~0%)|     721 (1%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         2|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_mult_1_Pipeline_VITIS_LOOP_33_16    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_33_110    |       -|   0.91|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     873 (1%)|    -|
    |  o VITIS_LOOP_33_1                         |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_33_111    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |  o VITIS_LOOP_33_1                         |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_33_112    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |  o VITIS_LOOP_33_1                         |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_VITIS_LOOP_77_7      |       -|   0.47|        8|     80.000|         -|        8|     -|        no|        -|   -|    407 (~0%)|    3751 (7%)|    -|
    |  o VITIS_LOOP_77_7                         |       -|   7.30|        6|     60.000|         2|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_17                   |  Timing|  -0.00|        9|     90.000|         -|        9|     -|        no|        -|   -|     41 (~0%)|     68 (~0%)|    -|
    |  o Loop 1                                  |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | + Radix2wECC_Pipeline_18                   |  Timing|  -0.00|        9|     90.000|         -|        9|     -|        no|        -|   -|     41 (~0%)|     68 (~0%)|    -|
    |  o Loop 1                                  |       -|   7.30|        7|     70.000|         3|        1|     6|       yes|        -|   -|            -|            -|    -|
    | o VITIS_LOOP_115_1                         |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|            -|            -|    -|
    |  + point_add                               |       -|   0.26|        -|          -|         -|        -|     -|        no|        -|   -|    8453 (7%)|  12725 (23%)|    -|
    |   + point_add_Pipeline_VITIS_LOOP_33_13    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    176 (~0%)|     55 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + point_add_Pipeline_VITIS_LOOP_33_14    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    176 (~0%)|     55 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_inv                                 |       -|   0.26|        -|          -|         -|        -|     -|        no|        -|   -|    1415 (1%)|   5467 (10%)|    -|
    |    o VITIS_LOOP_75_1                       |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|            -|            -|    -|
    |     + bf_inv_Pipeline_VITIS_LOOP_25_1      |       -|   1.72|        -|          -|         -|        -|     -|        no|        -|   -|     18 (~0%)|     857 (1%)|    -|
    |      o VITIS_LOOP_25_1                     |       -|   7.30|        -|          -|         1|        1|     -|       yes|        -|   -|            -|            -|    -|
    |     + bf_inv_Pipeline_VITIS_LOOP_25_18     |       -|   1.72|        -|          -|         -|        -|     -|        no|        -|   -|     18 (~0%)|     857 (1%)|    -|
    |      o VITIS_LOOP_25_1                     |       -|   7.30|        -|          -|         1|        1|     -|       yes|        -|   -|            -|            -|    -|
    |     + bf_inv_Pipeline_VITIS_LOOP_33_1      |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     10 (~0%)|     78 (~0%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |     + bf_inv_Pipeline_VITIS_LOOP_33_19     |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     10 (~0%)|     78 (~0%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_mult_1                              |       -|   0.34|    55406|  5.541e+05|         -|    55406|     -|        no|        -|   -|   1045 (~0%)|    1855 (3%)|    -|
    |    o VITIS_LOOP_56_1                       |       -|   7.30|    55405|  5.540e+05|       342|        -|   162|        no|        -|   -|            -|            -|    -|
    |     + bf_mult_1_Pipeline_VITIS_LOOP_33_1   |       -|   0.34|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     20 (~0%)|     721 (1%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         2|        1|   166|       yes|        -|   -|            -|            -|    -|
    |     + bf_mult_1_Pipeline_VITIS_LOOP_33_16  |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_mult_2                              |       -|   0.34|    55406|  5.541e+05|         -|    55406|     -|        no|        -|   -|    1208 (1%)|    1855 (3%)|    -|
    |    o VITIS_LOOP_56_1                       |       -|   7.30|    55405|  5.540e+05|       342|        -|   162|        no|        -|   -|            -|            -|    -|
    |     + bf_mult_2_Pipeline_VITIS_LOOP_33_1   |       -|   0.34|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     20 (~0%)|     721 (1%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         2|        1|   166|       yes|        -|   -|            -|            -|    -|
    |     + bf_mult_2_Pipeline_VITIS_LOOP_33_15  |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_add_1                               |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + bf_mult                                |       -|   0.34|    55406|  5.541e+05|         -|    55406|     -|        no|        -|   -|   1045 (~0%)|    1855 (3%)|    -|
    |    o VITIS_LOOP_56_1                       |       -|   7.30|    55405|  5.540e+05|       342|        -|   162|        no|        -|   -|            -|            -|    -|
    |     + bf_mult_Pipeline_VITIS_LOOP_33_1     |       -|   0.34|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|     20 (~0%)|     721 (1%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         2|        1|   166|       yes|        -|   -|            -|            -|    -|
    |     + bf_mult_Pipeline_VITIS_LOOP_33_17    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |      o VITIS_LOOP_33_1                     |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + point_add_Pipeline_VITIS_LOOP_33_1     |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + point_add_Pipeline_VITIS_LOOP_33_11    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |   + point_add_Pipeline_VITIS_LOOP_33_12    |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |    o VITIS_LOOP_33_1                       |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    | o VITIS_LOOP_53_4_VITIS_LOOP_54_5          |       -|   7.30|        -|          -|         -|        -|     -|        no|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_56_6     |       -|   1.97|        8|     80.000|         -|        8|     -|        no|        -|   -|     11 (~0%)|     93 (~0%)|    -|
    |   o VITIS_LOOP_56_6                        |       -|   7.30|        6|     60.000|         1|        1|     6|       yes|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_92_1     |       -|   2.49|        -|          -|         -|        -|     -|        no|        -|   -|    131 (~0%)|    205 (~0%)|    -|
    |   o VITIS_LOOP_92_1                        |       -|   7.30|        -|          -|         2|        1|     -|       yes|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_33_113   |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_33_1                        |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_33_114   |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_33_1                        |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_33_115   |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_33_1                        |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    |  + Radix2wECC_Pipeline_VITIS_LOOP_33_116   |       -|   3.80|      168|  1.680e+03|         -|      168|     -|        no|        -|   -|    177 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_33_1                        |       -|   7.30|      166|  1.660e+03|         1|        1|   166|       yes|        -|   -|            -|            -|    -|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | k_1      | 0x10   | 32    | W      | Data signal of k                 |                                                          |
| s_axi_control | k_2      | 0x14   | 32    | W      | Data signal of k                 |                                                          |
| s_axi_control | x_o_1    | 0x1c   | 32    | W      | Data signal of x_o               |                                                          |
| s_axi_control | x_o_2    | 0x20   | 32    | W      | Data signal of x_o               |                                                          |
| s_axi_control | y_o_1    | 0x28   | 32    | W      | Data signal of y_o               |                                                          |
| s_axi_control | y_o_2    | 0x2c   | 32    | W      | Data signal of y_o               |                                                          |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| k        | inout     | pointer  |
| x_o      | inout     | pointer  |
| y_o      | inout     | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| k        | m_axi_gmem    | interface |          |                                 |
| k        | s_axi_control | register  | offset   | name=k_1 offset=0x10 range=32   |
| k        | s_axi_control | register  | offset   | name=k_2 offset=0x14 range=32   |
| x_o      | m_axi_gmem    | interface |          |                                 |
| x_o      | s_axi_control | register  | offset   | name=x_o_1 offset=0x1c range=32 |
| x_o      | s_axi_control | register  | offset   | name=x_o_2 offset=0x20 range=32 |
| y_o      | m_axi_gmem    | interface |          |                                 |
| y_o      | s_axi_control | register  | offset   | name=y_o_1 offset=0x28 range=32 |
| y_o      | s_axi_control | register  | offset   | name=y_o_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+-----------------+
| HW Interface | Loop      | Direction | Length | Width | Location        |
+--------------+-----------+-----------+--------+-------+-----------------+
| m_axi_gmem   | anonymous | read      | 6      | 32    | module.cpp:27:2 |
| m_axi_gmem   | anonymous | read      | 6      | 32    | module.cpp:28:2 |
| m_axi_gmem   | anonymous | read      | 6      | 32    | module.cpp:29:2 |
| m_axi_gmem   | anonymous | write     | 6      | 32    | module.cpp:81:5 |
| m_axi_gmem   | anonymous | write     | 6      | 32    | module.cpp:82:5 |
+--------------+-----------+-----------+--------+-------+-----------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+-----------------+
| HW Interface | Variable | Problem                                                                                                           | Location        |
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+-----------------+
| m_axi_gmem   | y_o      | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | module.cpp:82:5 |
| m_axi_gmem   | x_o      | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | module.cpp:81:5 |
| m_axi_gmem   | y_o      | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | module.cpp:29:2 |
| m_axi_gmem   | x_o      | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | module.cpp:28:2 |
| m_axi_gmem   | k        | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | module.cpp:27:2 |
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+-----------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + Radix2wECC                             | 0   |        |             |     |        |         |
|   add_ln116_fu_853_p2                    | -   |        | add_ln116   | add | fabric | 0       |
|   add_ln115_fu_865_p2                    | -   |        | add_ln115   | add | fabric | 0       |
|   add_ln53_fu_910_p2                     | -   |        | add_ln53    | add | fabric | 0       |
|   add_ln53_1_fu_919_p2                   | -   |        | add_ln53_1  | add | fabric | 0       |
|   add_ln86_fu_1033_p2                    | -   |        | add_ln86    | add | fabric | 0       |
|   add_ln86_1_fu_1083_p2                  | -   |        | add_ln86_1  | add | fabric | 0       |
|   add_ln86_2_fu_1093_p2                  | -   |        | add_ln86_2  | add | fabric | 0       |
|   Q_fu_1114_p2                           | -   |        | Q           | sub | fabric | 0       |
|   neg_fu_1133_p2                         | -   |        | neg         | sub | fabric | 0       |
|   add_ln66_fu_1202_p2                    | -   |        | add_ln66    | add | fabric | 0       |
|   add_ln66_1_fu_1208_p2                  | -   |        | add_ln66_1  | add | fabric | 0       |
|   sub_ln66_fu_1221_p2                    | -   |        | sub_ln66    | sub | fabric | 0       |
|   sub_ln66_1_fu_1236_p2                  | -   |        | sub_ln66_1  | sub | fabric | 0       |
|   k_2_fu_1282_p2                         | -   |        | k_2         | add | fabric | 0       |
|  + Radix2wECC_Pipeline_1                 | 0   |        |             |     |        |         |
|    empty_129_fu_94_p2                    | -   |        | empty_129   | add | fabric | 0       |
|  + Radix2wECC_Pipeline_2                 | 0   |        |             |     |        |         |
|    empty_126_fu_94_p2                    | -   |        | empty_126   | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_1   | 0   |        |             |     |        |         |
|    add_ln33_fu_85_p2                     | -   |        | add_ln33    | add | fabric | 0       |
|  + Radix2wECC_Pipeline_3                 | 0   |        |             |     |        |         |
|    empty_125_fu_94_p2                    | -   |        | empty_125   | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_36_2   | 0   |        |             |     |        |         |
|    add_ln36_fu_85_p2                     | -   |        | add_ln36    | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_39_3   | 0   |        |             |     |        |         |
|    add_ln39_fu_85_p2                     | -   |        | add_ln39    | add | fabric | 0       |
|   + bf_inv                               | 0   |        |             |     |        |         |
|     add_ln28_fu_132_p2                   | -   |        | add_ln28    | add | fabric | 0       |
|     add_ln28_1_fu_142_p2                 | -   |        | add_ln28_1  | add | fabric | 0       |
|     j_fu_152_p2                          | -   |        | j           | sub | fabric | 0       |
|     sub_ln80_fu_166_p2                   | -   |        | sub_ln80    | sub | fabric | 0       |
|     sub_ln1691_fu_228_p2                 | -   |        | sub_ln1691  | sub | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_25_1     | 0   |        |             |     |        |         |
|      i_26_fu_78_p2                       | -   |        | i_26        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_25_18    | 0   |        |             |     |        |         |
|      i_24_fu_78_p2                       | -   |        | i_24        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_33_1     | 0   |        |             |     |        |         |
|      i_23_fu_72_p2                       | -   |        | i_23        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_33_19    | 0   |        |             |     |        |         |
|      i_21_fu_72_p2                       | -   |        | i_21        | add | fabric | 0       |
|   + bf_mult_2                            | 0   |        |             |     |        |         |
|     i_15_fu_189_p2                       | -   |        | i_15        | add | fabric | 0       |
|    + bf_mult_2_Pipeline_VITIS_LOOP_33_1  | 0   |        |             |     |        |         |
|      i_14_fu_84_p2                       | -   |        | i_14        | add | fabric | 0       |
|    + bf_mult_2_Pipeline_VITIS_LOOP_33_15 | 0   |        |             |     |        |         |
|      i_13_fu_84_p2                       | -   |        | i_13        | add | fabric | 0       |
|   + bf_mult_1                            | 0   |        |             |     |        |         |
|     i_18_fu_195_p2                       | -   |        | i_18        | add | fabric | 0       |
|    + bf_mult_1_Pipeline_VITIS_LOOP_33_1  | 0   |        |             |     |        |         |
|      i_17_fu_84_p2                       | -   |        | i_17        | add | fabric | 0       |
|    + bf_mult_1_Pipeline_VITIS_LOOP_33_16 | 0   |        |             |     |        |         |
|      i_16_fu_84_p2                       | -   |        | i_16        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_110 | 0   |        |             |     |        |         |
|    i_41_fu_88_p2                         | -   |        | i_41        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_111 | 0   |        |             |     |        |         |
|    i_40_fu_84_p2                         | -   |        | i_40        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_112 | 0   |        |             |     |        |         |
|    i_39_fu_84_p2                         | -   |        | i_39        | add | fabric | 0       |
|  + point_add                             | 0   |        |             |     |        |         |
|   + point_add_Pipeline_VITIS_LOOP_33_13  | 0   |        |             |     |        |         |
|     i_3_fu_79_p2                         | -   |        | i_3         | add | fabric | 0       |
|   + point_add_Pipeline_VITIS_LOOP_33_14  | 0   |        |             |     |        |         |
|     i_2_fu_87_p2                         | -   |        | i_2         | add | fabric | 0       |
|   + bf_inv                               | 0   |        |             |     |        |         |
|     add_ln28_fu_132_p2                   | -   |        | add_ln28    | add | fabric | 0       |
|     add_ln28_1_fu_142_p2                 | -   |        | add_ln28_1  | add | fabric | 0       |
|     j_fu_152_p2                          | -   |        | j           | sub | fabric | 0       |
|     sub_ln80_fu_166_p2                   | -   |        | sub_ln80    | sub | fabric | 0       |
|     sub_ln1691_fu_228_p2                 | -   |        | sub_ln1691  | sub | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_25_1     | 0   |        |             |     |        |         |
|      i_26_fu_78_p2                       | -   |        | i_26        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_25_18    | 0   |        |             |     |        |         |
|      i_24_fu_78_p2                       | -   |        | i_24        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_33_1     | 0   |        |             |     |        |         |
|      i_23_fu_72_p2                       | -   |        | i_23        | add | fabric | 0       |
|    + bf_inv_Pipeline_VITIS_LOOP_33_19    | 0   |        |             |     |        |         |
|      i_21_fu_72_p2                       | -   |        | i_21        | add | fabric | 0       |
|   + bf_mult_1                            | 0   |        |             |     |        |         |
|     i_18_fu_195_p2                       | -   |        | i_18        | add | fabric | 0       |
|    + bf_mult_1_Pipeline_VITIS_LOOP_33_1  | 0   |        |             |     |        |         |
|      i_17_fu_84_p2                       | -   |        | i_17        | add | fabric | 0       |
|    + bf_mult_1_Pipeline_VITIS_LOOP_33_16 | 0   |        |             |     |        |         |
|      i_16_fu_84_p2                       | -   |        | i_16        | add | fabric | 0       |
|   + bf_mult_2                            | 0   |        |             |     |        |         |
|     i_15_fu_189_p2                       | -   |        | i_15        | add | fabric | 0       |
|    + bf_mult_2_Pipeline_VITIS_LOOP_33_1  | 0   |        |             |     |        |         |
|      i_14_fu_84_p2                       | -   |        | i_14        | add | fabric | 0       |
|    + bf_mult_2_Pipeline_VITIS_LOOP_33_15 | 0   |        |             |     |        |         |
|      i_13_fu_84_p2                       | -   |        | i_13        | add | fabric | 0       |
|   + bf_add_1                             | 0   |        |             |     |        |         |
|     i_28_fu_73_p2                        | -   |        | i_28        | add | fabric | 0       |
|   + bf_mult                              | 0   |        |             |     |        |         |
|     i_19_fu_195_p2                       | -   |        | i_19        | add | fabric | 0       |
|    + bf_mult_Pipeline_VITIS_LOOP_33_1    | 0   |        |             |     |        |         |
|      i_12_fu_84_p2                       | -   |        | i_12        | add | fabric | 0       |
|    + bf_mult_Pipeline_VITIS_LOOP_33_17   | 0   |        |             |     |        |         |
|      i_10_fu_84_p2                       | -   |        | i_10        | add | fabric | 0       |
|   + point_add_Pipeline_VITIS_LOOP_33_1   | 0   |        |             |     |        |         |
|     i_8_fu_84_p2                         | -   |        | i_8         | add | fabric | 0       |
|   + point_add_Pipeline_VITIS_LOOP_33_11  | 0   |        |             |     |        |         |
|     i_7_fu_84_p2                         | -   |        | i_7         | add | fabric | 0       |
|   + point_add_Pipeline_VITIS_LOOP_33_12  | 0   |        |             |     |        |         |
|     i_5_fu_84_p2                         | -   |        | i_5         | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_77_7   | 0   |        |             |     |        |         |
|    i_30_fu_106_p2                        | -   |        | i_30        | add | fabric | 0       |
|    sub_ln708_fu_142_p2                   | -   |        | sub_ln708   | sub | fabric | 0       |
|    sub_ln708_1_fu_148_p2                 | -   |        | sub_ln708_1 | sub | fabric | 0       |
|    sub_ln708_2_fu_154_p2                 | -   |        | sub_ln708_2 | sub | fabric | 0       |
|    sub_ln708_3_fu_184_p2                 | -   |        | sub_ln708_3 | sub | fabric | 0       |
|    sub_ln708_4_fu_216_p2                 | -   |        | sub_ln708_4 | sub | fabric | 0       |
|    sub_ln708_5_fu_222_p2                 | -   |        | sub_ln708_5 | sub | fabric | 0       |
|    sub_ln708_6_fu_228_p2                 | -   |        | sub_ln708_6 | sub | fabric | 0       |
|    sub_ln708_7_fu_258_p2                 | -   |        | sub_ln708_7 | sub | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_56_6   | 0   |        |             |     |        |         |
|    j_3_fu_98_p2                          | -   |        | j_3         | add | fabric | 0       |
|    add_ln57_1_fu_115_p2                  | -   |        | add_ln57_1  | add | fabric | 0       |
|    add_ln57_fu_125_p2                    | -   |        | add_ln57    | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_92_1   | 0   |        |             |     |        |         |
|    add_ln94_fu_84_p2                     | -   |        | add_ln94    | add | fabric | 0       |
|    sub_ln93_fu_90_p2                     | -   |        | sub_ln93    | sub | fabric | 0       |
|    sub_ln93_1_fu_121_p2                  | -   |        | sub_ln93_1  | sub | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_113 | 0   |        |             |     |        |         |
|    i_38_fu_84_p2                         | -   |        | i_38        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_114 | 0   |        |             |     |        |         |
|    i_36_fu_84_p2                         | -   |        | i_36        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_115 | 0   |        |             |     |        |         |
|    i_34_fu_84_p2                         | -   |        | i_34        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_VITIS_LOOP_33_116 | 0   |        |             |     |        |         |
|    i_32_fu_92_p2                         | -   |        | i_32        | add | fabric | 0       |
|  + Radix2wECC_Pipeline_17                | 0   |        |             |     |        |         |
|    empty_128_fu_99_p2                    | -   |        | empty_128   | add | fabric | 0       |
|  + Radix2wECC_Pipeline_18                | 0   |        |             |     |        |         |
|    empty_127_fu_99_p2                    | -   |        | empty_127   | add | fabric | 0       |
+------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + Radix2wECC   | 14   | 0    |        |            |         |      |         |
|   buff1_U      | -    | -    |        | buff1      | ram_1p  | auto | 1       |
|   buff2_U      | -    | -    |        | buff2      | ram_1p  | auto | 1       |
|   buff3_U      | -    | -    |        | buff3      | ram_1p  | auto | 1       |
|   values_x_V_U | 5    | -    |        | values_x_V | ram_1p  | auto | 1       |
|   values_y_V_U | 5    | -    |        | values_y_V | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+-------------------------------------+
| Type      | Options                             | Location                            |
+-----------+-------------------------------------+-------------------------------------+
| interface | m_axi depth=6 port=k offset=slave   | module.cpp:18 in radix2wecc, k      |
| interface | m_axi depth=6 port=x_o offset=slave | module.cpp:19 in radix2wecc, x_o    |
| interface | m_axi depth=6 port=y_o offset=slave | module.cpp:20 in radix2wecc, y_o    |
| interface | s_axilite port=return               | module.cpp:21 in radix2wecc, return |
+-----------+-------------------------------------+-------------------------------------+


