/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module bcd_flat(CTLLOADO_0, CTLLOADO_1, CTLLOADO_2, CTLLOADO_3, HITO, FULLO_P, OUTO, NEWO, CTLHITI_0, CTLHITI_1, CTLHITI_2, CTLHITI_3, SHIFTI, LOADI, CLOCKI, RESETI_N);
  output CTLLOADO_0;
  wire CTLLOADO_0;
  output CTLLOADO_1;
  wire CTLLOADO_1;
  output CTLLOADO_2;
  wire CTLLOADO_2;
  output CTLLOADO_3;
  wire CTLLOADO_3;
  output HITO;
  wire HITO;
  output FULLO_P;
  wire FULLO_P;
  output OUTO;
  wire OUTO;
  output NEWO;
  reg NEWO;
  input CTLHITI_0;
  wire CTLHITI_0;
  input CTLHITI_1;
  wire CTLHITI_1;
  input CTLHITI_2;
  wire CTLHITI_2;
  input CTLHITI_3;
  wire CTLHITI_3;
  input SHIFTI;
  wire SHIFTI;
  input LOADI;
  wire LOADI;
  input CLOCKI;
  wire CLOCKI;
  input RESETI_N;
  wire RESETI_N;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire iFifoValid_0;
  wire iFifoValid_1;
  wire iFifoValid_2;
  wire iFifoValid_3;
  wire iNew;
  assign { _15_, _14_, _13_, _12_ } = { CTLHITI_3, CTLHITI_2, CTLHITI_1, CTLHITI_0 } & { CTLLOADO_3, CTLLOADO_2, CTLLOADO_1, CTLLOADO_0 };
  assign _16_ = SHIFTI && _18_;
  assign _17_ = LOADI && _19_;
  assign _18_ = ! LOADI;
  assign _19_ = ! SHIFTI;
  assign _20_ = ~ NEWO;
  assign _21_ = ~ NEWO;
  reg [3:0] _37_;
  always @(posedge CLOCKI)
    _37_ <= { _03_, _02_, _01_, _00_ };
  assign { CTLLOADO_3, CTLLOADO_2, CTLLOADO_1, CTLLOADO_0 } = _37_;
  always @(posedge CLOCKI)
    NEWO <= _04_;
  assign _04_ = RESETI_N ? iNew : 1'h0;
  assign { _03_, _02_, _01_, _00_ } = RESETI_N ? { iFifoValid_3, iFifoValid_2, iFifoValid_1, iFifoValid_0 } : 4'h0;
  assign _22_ = iFifoValid_1 ? NEWO : _21_;
  assign _23_ = LOADI ? _22_ : 1'hx;
  assign _11_ = SHIFTI ? 1'hx : _23_;
  assign _24_ = LOADI ? _11_ : NEWO;
  assign _10_ = SHIFTI ? 1'hx : _24_;
  assign _25_ = iFifoValid_0 ? _20_ : NEWO;
  assign _09_ = SHIFTI ? _25_ : 1'hx;
  assign iNew = SHIFTI ? _09_ : _10_;
  assign { _29_, _28_, _27_, _26_ } = _17_ ? { CTLLOADO_2, CTLLOADO_1, CTLLOADO_0, 1'h1 } : { CTLLOADO_3, CTLLOADO_2, CTLLOADO_1, CTLLOADO_0 };
  assign { _08_, _07_, _06_, _05_ } = _16_ ? 4'hx : { _29_, _28_, _27_, _26_ };
  assign { iFifoValid_3, iFifoValid_2, iFifoValid_1, iFifoValid_0 } = _16_ ? { 1'h0, CTLLOADO_3, CTLLOADO_2, CTLLOADO_1 } : { _08_, _07_, _06_, _05_ };
  assign HITO = | { _15_, _14_, _13_, _12_ };
  assign OUTO = CTLLOADO_0;
  assign FULLO_P = iFifoValid_2;
endmodule
