
---------- Begin Simulation Statistics ----------
final_tick                               2541852562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218994                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   218993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.16                       # Real time elapsed on the host
host_tick_rate                              618194157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195230                       # Number of instructions simulated
sim_ops                                       4195230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011843                       # Number of seconds simulated
sim_ticks                                 11842717500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.128387                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384034                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               850981                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2401                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77790                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803648                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52812                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277581                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224769                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977146                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64558                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26764                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195230                       # Number of instructions committed
system.cpu.committedOps                       4195230                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.642549                       # CPI: cycles per instruction
system.cpu.discardedOps                        191356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607036                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451985                       # DTB hits
system.cpu.dtb.data_misses                       7707                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405414                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849395                       # DTB read hits
system.cpu.dtb.read_misses                       6851                       # DTB read misses
system.cpu.dtb.write_accesses                  201622                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602590                       # DTB write hits
system.cpu.dtb.write_misses                       856                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381522                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661512                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16734979                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177225                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966406                       # ITB accesses
system.cpu.itb.fetch_acv                          556                       # ITB acv
system.cpu.itb.fetch_hits                      958980                       # ITB hits
system.cpu.itb.fetch_misses                      7426                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10935522500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9288000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17081500      0.14%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885164000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11847056000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7997727500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3849328500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23671790                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85416      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541037     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839175     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592501     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195230                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6936811                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22806458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22806458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22806458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22806458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116956.194872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116956.194872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116956.194872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116956.194872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13044491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13044491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13044491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13044491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66894.825641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66894.825641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66894.825641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66894.825641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22456961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22456961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116963.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116963.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12844994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12844994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66901.010417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66901.010417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.271122                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539430299000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.271122                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204445                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204445                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128097                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34832                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86530                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40870                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11109632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11109632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052677                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156972     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157410                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820553536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375929250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461958000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470475801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377594416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848070217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470475801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470475801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188237877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188237877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188237877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470475801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377594416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036308094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121148                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2094                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011611750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762330500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103924                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80371                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.830026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.389648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.550452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34411     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24303     29.85%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9993     12.27%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4547      5.58%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2390      2.94%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1415      1.74%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.15%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          628      0.77%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2800      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.419524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.643175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1270     17.34%     17.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5567     76.01%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.86%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           105      1.43%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6512     88.91%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.39%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468      6.39%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.42%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9389120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7617728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11842712500                       # Total gap between requests
system.mem_ctrls.avgGap                      42587.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4948736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7617728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417871658.257490277290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374946375.272398412228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643241553.300583243370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2522781000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2239549500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290647343000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28978.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32052.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399109.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313945800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166839585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559740300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308679480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175187890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189550560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7648196415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.814309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    440666500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11006851000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267514380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142164495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487733400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312641460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5103167820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497673395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.104133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596156000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10851361500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11835517500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1645362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1645362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1645362                       # number of overall hits
system.cpu.icache.overall_hits::total         1645362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87121                       # number of overall misses
system.cpu.icache.overall_misses::total         87121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5374040000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5374040000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5374040000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5374040000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1732483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1732483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1732483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1732483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61684.783233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61684.783233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61684.783233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61684.783233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86530                       # number of writebacks
system.cpu.icache.writebacks::total             86530                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87121                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5286920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5286920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5286920000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5286920000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050287                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60684.794711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60684.794711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60684.794711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60684.794711                       # average overall mshr miss latency
system.cpu.icache.replacements                  86530                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1645362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1645362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5374040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5374040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1732483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1732483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61684.783233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61684.783233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5286920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5286920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60684.794711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60684.794711                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1667988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.259052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3552086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3552086                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312800                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312800                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312800                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105668                       # number of overall misses
system.cpu.dcache.overall_misses::total        105668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6765677000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6765677000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6765677000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6765677000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64027.681039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64027.681039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64027.681039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64027.681039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34656                       # number of writebacks
system.cpu.dcache.writebacks::total             34656                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4386812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4386812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4386812500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4386812500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63588.051545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63588.051545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63588.051545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63588.051545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059172                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66987.648171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66987.648171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39969                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66752.082864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66752.082864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471023500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61450.358502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61450.358502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59230.107860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59230.107860                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64418000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64418000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71575.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71575.555556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080508                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080508                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70575.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70575.555556                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541852562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.494358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379547                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.037867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.494358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951391                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548471465500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 998937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   998917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.22                       # Real time elapsed on the host
host_tick_rate                              700947559                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213245                       # Number of instructions simulated
sim_ops                                       6213245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004360                       # Number of seconds simulated
sim_ticks                                  4359893000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.353062                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               294719                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                847                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25089                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            270353                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19362                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132540                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113178                       # Number of indirect misses.
system.cpu.branchPred.lookups                  338437                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27054                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10780                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276414                       # Number of instructions committed
system.cpu.committedOps                       1276414                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.771147                       # CPI: cycles per instruction
system.cpu.discardedOps                         62773                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56992                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415588                       # DTB hits
system.cpu.dtb.data_misses                       1493                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36541                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249560                       # DTB read hits
system.cpu.dtb.read_misses                       1231                       # DTB read misses
system.cpu.dtb.write_accesses                   20451                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166028                       # DTB write hits
system.cpu.dtb.write_misses                       262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 684                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1025990                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            294710                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           181652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6516021                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147685                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  161004                       # ITB accesses
system.cpu.itb.fetch_acv                          110                       # ITB acv
system.cpu.itb.fetch_hits                      159711                       # ITB hits
system.cpu.itb.fetch_misses                      1293                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2983     79.59%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.77%     86.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3748                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1323     40.82%     40.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1891     58.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3241                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1322     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1322     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2671                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2881465500     66.05%     66.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39402500      0.90%     66.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4888000      0.11%     67.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1436914500     32.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4362670500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699101                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824128                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3841451500     88.05%     88.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            521219000     11.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8642787                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21455      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803303     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2344      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251065     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165450     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30555      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276414                       # Class of committed instruction
system.cpu.quiesceCycles                        76999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2126766                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2205068643                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2205068643                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2205068643                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2205068643                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118139.225449                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118139.225449                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118139.225449                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118139.225449                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           108                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1270792956                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1270792956                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1270792956                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1270792956                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68084.273024                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68084.273024                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68084.273024                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68084.273024                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4738483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4738483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115572.756098                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115572.756098                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2688483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2688483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65572.756098                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65572.756098                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2200330160                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2200330160                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118144.875430                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118144.875430                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1268104473                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1268104473                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68089.802030                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68089.802030                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50661                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27376                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41763                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6458                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6458                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8428                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5345728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5345728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1510080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1511559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8049223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76169                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001497                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76055     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76169                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1498500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           433863825                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81592500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          221844000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2672896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         949952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3622848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2672896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2672896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1752064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1752064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         613064587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217884246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             830948833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    613064587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        613064587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      401859403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            401859403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      401859403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        613064587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217884246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1232808236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089950750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56607                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69097                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56607                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2836                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   783                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3557                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    850255250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1858461500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15812.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34562.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        89                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38367                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48292                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56607                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.545203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.394618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.140351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14515     40.97%     40.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10616     29.96%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4429     12.50%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1921      5.42%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1026      2.90%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          581      1.64%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          395      1.11%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      0.71%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1696      4.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.815062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.796901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.351950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1173     27.96%     27.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              32      0.76%     28.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            101      2.41%     31.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           409      9.75%     40.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2032     48.43%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           281      6.70%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            87      2.07%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            32      0.76%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            12      0.29%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.36%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3595     85.70%     85.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              249      5.94%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              229      5.46%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      1.72%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.72%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.17%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.07%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3441344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4371968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3622848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4422208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1002.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    830.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1014.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4359893000                       # Total gap between requests
system.mem_ctrls.avgGap                      34683.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2494208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       947136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4371968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 572080094.626175403595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217238358.831283241510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1002769563.381486654282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1329314000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    529147500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110626619250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31829.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35649.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1601033.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147640920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78454035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219776340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188588160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     344198400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1896599760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         77275680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2952533295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.203155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    184116750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    145600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4030731250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105364980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55999020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164205720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168057900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     344198400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1852515960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        114238080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2804580060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.268094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    280719250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    145600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3933711000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97287643                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              800500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6578103000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       466038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           466038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       466038                       # number of overall hits
system.cpu.icache.overall_hits::total          466038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41764                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41764                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41764                       # number of overall misses
system.cpu.icache.overall_misses::total         41764                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2726966500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2726966500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2726966500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2726966500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       507802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       507802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       507802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       507802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082245                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082245                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082245                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082245                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65294.667656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65294.667656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65294.667656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65294.667656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41763                       # number of writebacks
system.cpu.icache.writebacks::total             41763                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41764                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2685202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2685202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2685202500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2685202500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64294.667656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64294.667656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64294.667656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64294.667656                       # average overall mshr miss latency
system.cpu.icache.replacements                  41763                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       466038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          466038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41764                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41764                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2726966500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2726966500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       507802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       507802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65294.667656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65294.667656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2685202500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2685202500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64294.667656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64294.667656                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              529953                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41763                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.689534                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1057368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1057368                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380335                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380335                       # number of overall hits
system.cpu.dcache.overall_hits::total          380335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21809                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21809                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21809                       # number of overall misses
system.cpu.dcache.overall_misses::total         21809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1449350500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1449350500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1449350500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1449350500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66456.531707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66456.531707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66456.531707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66456.531707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8752                       # number of writebacks
system.cpu.dcache.writebacks::total              8752                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14540                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14540                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    977909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    977909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    977909000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    977909000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91294000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91294000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67256.464924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67256.464924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67256.464924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67256.464924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102692.913386                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102692.913386                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    683315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    683315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72026.457257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72026.457257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    585535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    585535500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91294000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91294000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72494.181008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72494.181008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194656.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194656.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    766035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    766035500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62168.113943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62168.113943                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    392373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    392373500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60710.738047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60710.738047                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24682500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24682500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79364.951768                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79364.951768                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78364.951768                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78364.951768                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6618903000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              354125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14845                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.854833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            840143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           840143                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2870017057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   275858                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1769.10                       # Real time elapsed on the host
host_tick_rate                              181757015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   488018505                       # Number of instructions simulated
sim_ops                                     488018505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.321546                       # Number of seconds simulated
sim_ticks                                321545592000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.000637                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28535232                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            150180394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1940275                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         151179961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10925502                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        87268266                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         76342764                       # Number of indirect misses.
system.cpu.branchPred.lookups               163462381                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5463391                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       232465                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   481805260                       # Number of instructions committed
system.cpu.committedOps                     481805260                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.334226                       # CPI: cycles per instruction
system.cpu.discardedOps                      21641162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                168394369                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    171192693                       # DTB hits
system.cpu.dtb.data_misses                       2177                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                111659328                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    113193520                       # DTB read hits
system.cpu.dtb.read_misses                        770                       # DTB read misses
system.cpu.dtb.write_accesses                56735041                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    57999173                       # DTB write hits
system.cpu.dtb.write_misses                      1407                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1686                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          277386887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         125441070                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63739641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        75237345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.749498                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142979848                       # ITB accesses
system.cpu.itb.fetch_acv                          139                       # ITB acv
system.cpu.itb.fetch_hits                   142979562                       # ITB hits
system.cpu.itb.fetch_misses                       286                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    23      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13953      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     929      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2145      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1091      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5346496     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5364638                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5366916                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      168                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5895     35.76%     35.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      56      0.34%     36.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     329      2.00%     38.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10203     61.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16483                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5894     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       56      0.46%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      329      2.70%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5894     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12173                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             313892655500     97.62%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               107695000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               346369000      0.11%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7194322500      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         321541042000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.577673                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738518                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2067                      
system.cpu.kern.mode_good::user                  2067                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2168                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2067                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.953413                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976151                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30426617000      9.46%      9.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         291114425000     90.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       23                       # number of times the context was actually changed
system.cpu.numCycles                        642837071                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       168                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22136683      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               268497356     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13397      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1304      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              127701802     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              58000001     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               468      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              454      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5453787      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                481805260                       # Class of committed instruction
system.cpu.quiesceCycles                       254113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       567599726                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       696424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1392595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72925                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72925                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72925                       # number of overall misses
system.iocache.overall_misses::total            72925                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8595471868                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8595471868                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8595471868                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8595471868                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72925                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72925                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72925                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72925                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117867.286500                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117867.286500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117867.286500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117867.286500                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           445                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   15                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72925                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72925                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72925                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72925                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4945153281                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4945153281                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4945153281                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4945153281                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67811.495111                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67811.495111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67811.495111                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67811.495111                       # average overall mshr miss latency
system.iocache.replacements                     72925                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          157                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              157                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19661944                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19661944                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125235.312102                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125235.312102                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11811944                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11811944                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75235.312102                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75235.312102                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8575809924                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8575809924                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117851.389677                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117851.389677                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4933341337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4933341337                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67795.477916                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67795.477916                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72941                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656325                       # Number of tag accesses
system.iocache.tags.data_accesses              656325                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 579                       # Transaction distribution
system.membus.trans_dist::ReadResp             507410                       # Transaction distribution
system.membus.trans_dist::WriteReq               1300                       # Transaction distribution
system.membus.trans_dist::WriteResp              1300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       337595                       # Transaction distribution
system.membus.trans_dist::WritebackClean       229605                       # Transaction distribution
system.membus.trans_dist::CleanEvict           128971                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            116572                       # Transaction distribution
system.membus.trans_dist::ReadExResp           116572                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         229605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        277226                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       688815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       688815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1180941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1184699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2019376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29389440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29389440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42141952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42147744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76195104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              145                       # Total snoops (count)
system.membus.snoopTraffic                       9280                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            698068                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000209                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014460                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  697922     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              698068                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3750000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3739213719                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             844444                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2119666750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1224585000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14694720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25193024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39888512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14694720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14694720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21606080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21606080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          229605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          393641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              623258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       337595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             337595                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45700269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78349773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124052430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45700269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45700269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67194452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67194452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67194452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45700269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78349773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191246882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    566018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    217300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    383103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000640600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1735448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      623258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     567200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    623258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   567200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30877                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9239783750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3002075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20497565000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15389.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34139.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       235                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   356984                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  391467                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                623258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               567200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  545350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    770                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       417970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.603900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.454462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.510789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       211692     50.65%     50.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       121696     29.12%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38129      9.12%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15222      3.64%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7756      1.86%     94.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4195      1.00%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2744      0.66%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1974      0.47%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14562      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       417970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.575686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.611965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4324     12.66%     12.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3708     10.85%     23.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20394     59.70%     83.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3816     11.17%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1427      4.18%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           363      1.06%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            86      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            24      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.568731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.488019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.688131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33593     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           430      1.26%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            42      0.12%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            15      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            19      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-215            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34162                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38426560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1461952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36224512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39888512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36300800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  321544389000                       # Total gap between requests
system.mem_ctrls.avgGap                     270101.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13907200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24518592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36224512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43251098.276601471007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76252303.281458139420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2388.463779655857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112657467.249621018767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       229605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       393641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       567200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7518151000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12978051500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1362500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7612303466750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32743.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32969.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113541.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13420845.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1827340200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            971258145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2452882740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1615699620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25382173440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101014194450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38408922240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171672470835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.897759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98913302250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10736960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 211895329750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1156987020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            614956980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1834080360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1338888240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25382173440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61988374950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71272770240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163588231230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.755944                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 184659409250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10736960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 126149222750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74068                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74068                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4664200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1113000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73082000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2458000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           379920868                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2570500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 336                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283688.283008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    321411192000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    134400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146041296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146041296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146041296                       # number of overall hits
system.cpu.icache.overall_hits::total       146041296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       229604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         229604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       229604                       # number of overall misses
system.cpu.icache.overall_misses::total        229604                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15207743500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15207743500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15207743500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15207743500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146270900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146270900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146270900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146270900                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001570                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66234.662724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66234.662724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66234.662724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66234.662724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       229605                       # number of writebacks
system.cpu.icache.writebacks::total            229605                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       229604                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229604                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       229604                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229604                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14978138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14978138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14978138500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14978138500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001570                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65234.658368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65234.658368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65234.658368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65234.658368                       # average overall mshr miss latency
system.cpu.icache.replacements                 229605                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146041296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146041296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       229604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        229604                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15207743500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15207743500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146270900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146270900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66234.662724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66234.662724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       229604                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229604                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14978138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14978138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65234.658368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65234.658368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146279463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230117                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            635.674300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292771405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292771405                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    154238804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        154238804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    154238804                       # number of overall hits
system.cpu.dcache.overall_hits::total       154238804                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       489045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         489045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       489045                       # number of overall misses
system.cpu.dcache.overall_misses::total        489045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31550379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31550379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31550379000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31550379000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    154727849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    154727849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    154727849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    154727849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64514.265558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64514.265558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64514.265558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64514.265558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       264827                       # number of writebacks
system.cpu.dcache.writebacks::total            264827                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        98103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        98103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        98103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        98103                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       390942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       390942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       390942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1879                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1879                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25147359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25147359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25147359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25147359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90669000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90669000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64325.039264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64325.039264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64325.039264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64325.039264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48253.858435                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48253.858435                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 393641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    107175157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       107175157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       274817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        274817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18636529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18636529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    107449974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    107449974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67814.325533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67814.325533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       274352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       274352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18329496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18329496000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90669000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90669000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66810.141716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66810.141716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156595.854922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156595.854922                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47063647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47063647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12913849500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12913849500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47277875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47277875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60280.866647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60280.866647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        97638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        97638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       116590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       116590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1300                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1300                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6817863500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6817863500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58477.257912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58477.257912                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10712462                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10712462                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2723                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2723                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    214271000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    214271000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10715185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10715185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78689.313257                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78689.313257                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2717                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    211081000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    211081000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77688.995215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77688.995215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10715157                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10715157                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10715157                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10715157                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 321545592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           176134519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            394665                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.288673                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         352710023                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        352710023                       # Number of data accesses

---------- End Simulation Statistics   ----------
