<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:30.405+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:28.420+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.&#xD;&#xD;&#xA;Post Restoration Checksum: NetGraph: eb92ca53 | NumContArr: 81e2d44f | Constraints: c2a8fa9d | Timing: c2a8fa9d&#xD;&#xD;&#xA;Phase 1 Build RT Design | Checksum: 2f2c793dc&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.355 ; gain = 56.195&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.1 Fix Topology Constraints&#xD;&#xD;&#xA;Phase 2.1 Fix Topology Constraints | Checksum: 2f2c793dc&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.355 ; gain = 56.195&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.2 Pre Route Cleanup&#xD;&#xD;&#xA;Phase 2.2 Pre Route Cleanup | Checksum: 2f2c793dc&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1928.355 ; gain = 56.195&#xD;&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.3 Update Timing&#xD;&#xD;&#xA;Phase 2.3 Update Timing | Checksum: 20ba997d2&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1955.227 ; gain = 83.066&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:28.405+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:28.389+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:07.141+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:07.110+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:07.094+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:07.063+0000" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q1[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q1[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="matrixmul" solutionName="solution1" date="2024-03-12T12:50:07.047+0000" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
