// Seed: 2750581255
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  always @(1 == id_0 or 1'd0) begin
    if (id_0) id_2 = id_0;
  end
  assign id_1 = id_0;
  logic id_3;
  logic id_4 = id_3;
endmodule
