module final_project (	input	Clk, Reset,
						output [6:0]	HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7,
						output [8:0]	LEDG,
						output [17:0]	LEDR,
						// VGA Interface 
						output [7:0]	Red,
										Green,
										Blue,
						output			VGA_clk,
										sync,
										blank,
										vs,
										hs,
						// CY7C67200 Interface
						inout [15:0]	OTG_DATA,	//	CY7C67200 Data bus 16 Bits
						output [1:0]	OTG_ADDR,	//	CY7C67200 Address 2 Bits
						output			OTG_CS_N,	//	CY7C67200 Chip Select
										OTG_RD_N,	//	CY7C67200 Write
										OTG_WR_N,	//	CY7C67200 Read
										OTG_RST_N,	//	CY7C67200 Reset
						input			OTG_INT,	//	CY7C67200 Interrupt
						// SDRAM Interface for Nios II Software
						output [12:0]	sdram_wire_addr,	// SDRAM Address 13 Bits
						inout [31:0]	sdram_wire_dq,		// SDRAM Data 32 Bits
						output [1:0]	sdram_wire_ba,		// SDRAM Bank Address 2 Bits
						output [3:0]	sdram_wire_dqm,		// SDRAM Data Mast 4 Bits
						output			sdram_wire_ras_n,	// SDRAM Row Address Strobe
						output			sdram_wire_cas_n,	// SDRAM Column Address Strobe
						output			sdram_wire_cke,		// SDRAM Clock Enable
						output			sdram_wire_we_n,	// SDRAM Write Enable
						output			sdram_wire_cs_n,	// SDRAM Chip Select
						output			sdram_clk			// SDRAM Clock
					);
	
	
	
endmodule
