// Seed: 1929354922
module module_0 #(
    parameter id_1 = 32'd9
) ();
  wire [1 : 1] _id_1;
  bit id_2;
  assign id_2 = id_1;
  reg [-1  ==  -1 : id_1] id_3;
  always @*
    if (1) begin : LABEL_0
      id_2 <= id_2;
      id_2 <= "";
      id_2 <= #1 1;
    end else begin : LABEL_1
      id_3 <= id_3;
      id_2 <= -1 ^ 1;
    end
endmodule
module module_1 #(
    parameter id_1 = 32'd94,
    parameter id_4 = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3 = -1 ? (id_1) : id_3 ==? id_1 ? 1 : {-1, 1};
  logic [-1 'b0 : id_4] id_9;
  logic [id_1 : -1] id_10;
  ;
  always @(posedge id_1) begin : LABEL_0
    $signed(71);
    ;
    id_10 <= #1 -1;
  end
endmodule
