/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [45:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  reg [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~((celloutsig_0_10z[5] | celloutsig_0_10z[0]) & celloutsig_0_4z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_2z[3] | celloutsig_0_1z[2]) & celloutsig_0_19z);
  assign celloutsig_1_10z = { celloutsig_1_9z[3:1], celloutsig_1_9z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[7:1] };
  assign celloutsig_0_10z = { celloutsig_0_9z[2], celloutsig_0_3z } / { 1'h1, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[7:3] >= celloutsig_1_2z[7:3];
  assign celloutsig_0_19z = celloutsig_0_16z[15:12] > { in_data[32:30], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_1z[1:0], celloutsig_0_19z } <= celloutsig_0_17z[3:1];
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_14z[7] & ~(celloutsig_1_11z[3]);
  assign celloutsig_1_2z = in_data[190:177] % { 1'h1, in_data[136:125], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[159:157] % { 1'h1, in_data[105:104] };
  assign celloutsig_0_13z = { celloutsig_0_9z[3:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z } % { 1'h1, celloutsig_0_10z[4], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_13z[17:8] % { 1'h1, celloutsig_0_16z[11:10], celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z } * in_data[14:1];
  assign celloutsig_0_11z = { celloutsig_0_9z[6:2], celloutsig_0_2z } * celloutsig_0_7z[29:21];
  assign celloutsig_0_31z = celloutsig_0_23z[4:1] * celloutsig_0_30z[9:6];
  assign celloutsig_0_0z = in_data[59:46] !== in_data[62:49];
  assign celloutsig_1_1z = { in_data[147:146], celloutsig_1_0z, celloutsig_1_0z } !== in_data[175:172];
  assign celloutsig_0_6z = celloutsig_0_4z[6:3] !== { celloutsig_0_4z[5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_2z !== celloutsig_0_8z[3:0];
  assign celloutsig_0_7z = { in_data[94:71], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } | in_data[47:2];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } | in_data[8:5];
  assign celloutsig_0_23z = { celloutsig_0_3z[2:1], celloutsig_0_6z, celloutsig_0_21z } | { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_30z = { in_data[42:36], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_12z } | { celloutsig_0_10z[4:0], celloutsig_0_21z, celloutsig_0_29z };
  assign celloutsig_1_0z = ^ in_data[142:137];
  assign celloutsig_1_7z = { celloutsig_1_2z[12:2], celloutsig_1_2z } >> { in_data[139:138], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_2z[9:6] >> in_data[137:134];
  assign celloutsig_0_4z = { celloutsig_0_3z[2], celloutsig_0_3z } >> { in_data[10:7], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[72:68], celloutsig_0_0z } ^ { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[9:1] ^ { celloutsig_1_2z[4], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[164:157], celloutsig_1_0z, celloutsig_1_1z } ^ celloutsig_1_2z[11:2];
  assign celloutsig_1_14z = { celloutsig_1_7z[22:15], celloutsig_1_0z } ^ celloutsig_1_7z[10:2];
  assign celloutsig_0_1z = in_data[43:41] ^ in_data[25:23];
  assign celloutsig_0_16z = { in_data[22:14], celloutsig_0_10z } ^ { celloutsig_0_5z[4:2], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_10z[5:3], celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_3z;
  always_latch
    if (clkin_data[64]) celloutsig_0_9z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_5z[12], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_21z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_17z[4:2], celloutsig_0_19z };
  assign { out_data[138:128], out_data[96], out_data[41:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
