`timescale 1ns / 1ps

module four_bit_RCC_tb();
reg clk, reset;
wire [3:0] q;
four_bit_RCC uut(.clk(clk),.reset(reset),.q(q));
initial begin
clk = 0;
forever #5 clk = ~clk;
end
initial begin
reset=1;#10;
reset=0;#200;
reset=1;#10;
reset=0;#100;
$finish;
end
endmodule
