[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=fimd
[Library]
fimd=.\fimd\fimd.lib
[$LibMap$]
fimd=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=Intel CycloneV
[Files]
/fimd.vhd=-1
[Files.Data]
.\src\fimd.vhd=VHDL Source Code
