// Seed: 3199778146
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  assign id_1 = 1;
  logic id_5;
  assign id_5 = 1'h0;
  type_11(
      .id_0(1)
  );
endmodule
