/* LDO=4 */
#define TGT_DDR_LDO4_52 { .vcore = 0x4, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_78 { .vcore = 0x4, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x6b, .ddr_dqs_ctrl = 0x6b2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_89 { .vcore = 0x4, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x5c, .ddr_dqs_ctrl = 0x5c1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_104 { .vcore = 0x4, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x4f, .ddr_dqs_ctrl = 0x4f1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_113 { .vcore = 0x4, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_125 { .vcore = 0x4, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_139 { .vcore = 0x4, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_156 { .vcore = 0x4, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_178 { .vcore = 0x4, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x2d, .ddr_dqs_ctrl = 0x2d0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO4_208 { .vcore = 0x4, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x260c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=5 */
#define TGT_DDR_LDO5_52 { .vcore = 0x5, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_78 { .vcore = 0x5, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x62, .ddr_dqs_ctrl = 0x622020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_89 { .vcore = 0x5, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x55, .ddr_dqs_ctrl = 0x551c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_104 { .vcore = 0x5, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_113 { .vcore = 0x5, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_125 { .vcore = 0x5, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_139 { .vcore = 0x5, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_156 { .vcore = 0x5, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x30, .ddr_dqs_ctrl = 0x301010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_178 { .vcore = 0x5, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x29, .ddr_dqs_ctrl = 0x290e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO5_208 { .vcore = 0x5, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x230c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=6 */
#define TGT_DDR_LDO6_52 { .vcore = 0x6, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_78 { .vcore = 0x6, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x58, .ddr_dqs_ctrl = 0x582020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_89 { .vcore = 0x6, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x4d, .ddr_dqs_ctrl = 0x4d1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_104 { .vcore = 0x6, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_113 { .vcore = 0x6, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_125 { .vcore = 0x6, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_139 { .vcore = 0x6, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_156 { .vcore = 0x6, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2b, .ddr_dqs_ctrl = 0x2b1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_178 { .vcore = 0x6, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x250e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO6_208 { .vcore = 0x6, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x20, .ddr_dqs_ctrl = 0x200c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=7 */
#define TGT_DDR_LDO7_52 { .vcore = 0x7, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x77, .ddr_dqs_ctrl = 0x773030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_78 { .vcore = 0x7, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x4f, .ddr_dqs_ctrl = 0x4f2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_89 { .vcore = 0x7, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x451c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_104 { .vcore = 0x7, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x3a, .ddr_dqs_ctrl = 0x3a1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_113 { .vcore = 0x7, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_125 { .vcore = 0x7, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_139 { .vcore = 0x7, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_156 { .vcore = 0x7, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_178 { .vcore = 0x7, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x210e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO7_208 { .vcore = 0x7, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=8 */
#define TGT_DDR_LDO8_52 { .vcore = 0x8, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x69, .ddr_dqs_ctrl = 0x693030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_78 { .vcore = 0x8, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x452020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_89 { .vcore = 0x8, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_104 { .vcore = 0x8, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_113 { .vcore = 0x8, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x2f, .ddr_dqs_ctrl = 0x2f1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_125 { .vcore = 0x8, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2a, .ddr_dqs_ctrl = 0x2a1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_139 { .vcore = 0x8, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_156 { .vcore = 0x8, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x211010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_178 { .vcore = 0x8, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO8_208 { .vcore = 0x8, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x18, .ddr_dqs_ctrl = 0x180c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* LDO=9 */
#define TGT_DDR_LDO9_52 { .vcore = 0x9, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x5b, .ddr_dqs_ctrl = 0x5b3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_78 { .vcore = 0x9, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_89 { .vcore = 0x9, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_104 { .vcore = 0x9, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_113 { .vcore = 0x9, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_125 { .vcore = 0x9, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x24, .ddr_dqs_ctrl = 0x241414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_139 { .vcore = 0x9, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x20, .ddr_dqs_ctrl = 0x201212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_156 { .vcore = 0x9, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_178 { .vcore = 0x9, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x18, .ddr_dqs_ctrl = 0x180e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_LDO9_208 { .vcore = 0x9, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x14, .ddr_dqs_ctrl = 0x140c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=3 */
#define TGT_DDR_DCDC3_52 { .vcore = 0x83, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x69, .ddr_dqs_ctrl = 0x693030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_78 { .vcore = 0x83, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x452020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_89 { .vcore = 0x83, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_104 { .vcore = 0x83, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_113 { .vcore = 0x83, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_125 { .vcore = 0x83, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2a, .ddr_dqs_ctrl = 0x2a1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_139 { .vcore = 0x83, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_156 { .vcore = 0x83, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x211010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_178 { .vcore = 0x83, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC3_208 { .vcore = 0x83, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x18, .ddr_dqs_ctrl = 0x180c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=4 */
#define TGT_DDR_DCDC4_52 { .vcore = 0x84, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x6f, .ddr_dqs_ctrl = 0x6f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_78 { .vcore = 0x84, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x482020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_89 { .vcore = 0x84, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x3f, .ddr_dqs_ctrl = 0x3f1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_104 { .vcore = 0x84, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_113 { .vcore = 0x84, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_125 { .vcore = 0x84, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_139 { .vcore = 0x84, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_156 { .vcore = 0x84, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x231010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_178 { .vcore = 0x84, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x1f, .ddr_dqs_ctrl = 0x1f0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC4_208 { .vcore = 0x84, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1a, .ddr_dqs_ctrl = 0x1a0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=5 */
#define TGT_DDR_DCDC5_52 { .vcore = 0x85, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x73, .ddr_dqs_ctrl = 0x733030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_78 { .vcore = 0x85, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x4c, .ddr_dqs_ctrl = 0x4c2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_89 { .vcore = 0x85, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_104 { .vcore = 0x85, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x38, .ddr_dqs_ctrl = 0x381818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_113 { .vcore = 0x85, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x34, .ddr_dqs_ctrl = 0x341616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_125 { .vcore = 0x85, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_139 { .vcore = 0x85, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2a, .ddr_dqs_ctrl = 0x2a1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_156 { .vcore = 0x85, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x251010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_178 { .vcore = 0x85, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x20, .ddr_dqs_ctrl = 0x200e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC5_208 { .vcore = 0x85, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1b, .ddr_dqs_ctrl = 0x1b0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=6 */
#define TGT_DDR_DCDC6_52 { .vcore = 0x86, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x77, .ddr_dqs_ctrl = 0x773030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_78 { .vcore = 0x86, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x4f, .ddr_dqs_ctrl = 0x4f2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_89 { .vcore = 0x86, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x451c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_104 { .vcore = 0x86, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x3a, .ddr_dqs_ctrl = 0x3a1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_113 { .vcore = 0x86, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_125 { .vcore = 0x86, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_139 { .vcore = 0x86, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_156 { .vcore = 0x86, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x261010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_178 { .vcore = 0x86, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x210e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC6_208 { .vcore = 0x86, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1c, .ddr_dqs_ctrl = 0x1c0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=7 */
#define TGT_DDR_DCDC7_52 { .vcore = 0x87, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_78 { .vcore = 0x87, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x53, .ddr_dqs_ctrl = 0x532020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_89 { .vcore = 0x87, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_104 { .vcore = 0x87, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x3e, .ddr_dqs_ctrl = 0x3e1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_113 { .vcore = 0x87, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x38, .ddr_dqs_ctrl = 0x381616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_125 { .vcore = 0x87, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_139 { .vcore = 0x87, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_156 { .vcore = 0x87, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x281010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_178 { .vcore = 0x87, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x230e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC7_208 { .vcore = 0x87, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1d, .ddr_dqs_ctrl = 0x1d0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=8 */
#define TGT_DDR_DCDC8_52 { .vcore = 0x88, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_78 { .vcore = 0x88, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x56, .ddr_dqs_ctrl = 0x562020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_89 { .vcore = 0x88, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x4b, .ddr_dqs_ctrl = 0x4b1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_104 { .vcore = 0x88, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x40, .ddr_dqs_ctrl = 0x401818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_113 { .vcore = 0x88, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x3b, .ddr_dqs_ctrl = 0x3b1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_125 { .vcore = 0x88, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x35, .ddr_dqs_ctrl = 0x351414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_139 { .vcore = 0x88, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x30, .ddr_dqs_ctrl = 0x301212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_156 { .vcore = 0x88, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2a, .ddr_dqs_ctrl = 0x2a1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_178 { .vcore = 0x88, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x250e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC8_208 { .vcore = 0x88, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x1f, .ddr_dqs_ctrl = 0x1f0c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=9 */
#define TGT_DDR_DCDC9_52 { .vcore = 0x89, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_78 { .vcore = 0x89, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x5a, .ddr_dqs_ctrl = 0x5a2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_89 { .vcore = 0x89, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x4e, .ddr_dqs_ctrl = 0x4e1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_104 { .vcore = 0x89, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x43, .ddr_dqs_ctrl = 0x431818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_113 { .vcore = 0x89, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x3d, .ddr_dqs_ctrl = 0x3d1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_125 { .vcore = 0x89, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x37, .ddr_dqs_ctrl = 0x371414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_139 { .vcore = 0x89, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x32, .ddr_dqs_ctrl = 0x321212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_156 { .vcore = 0x89, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_178 { .vcore = 0x89, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x26, .ddr_dqs_ctrl = 0x260e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC9_208 { .vcore = 0x89, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x21, .ddr_dqs_ctrl = 0x210c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=10 */
#define TGT_DDR_DCDC10_52 { .vcore = 0x8a, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_78 { .vcore = 0x8a, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x5d, .ddr_dqs_ctrl = 0x5d2020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_89 { .vcore = 0x8a, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x51, .ddr_dqs_ctrl = 0x511c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_104 { .vcore = 0x8a, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x45, .ddr_dqs_ctrl = 0x451818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_113 { .vcore = 0x8a, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x3f, .ddr_dqs_ctrl = 0x3f1616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_125 { .vcore = 0x8a, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x39, .ddr_dqs_ctrl = 0x391414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_139 { .vcore = 0x8a, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_156 { .vcore = 0x8a, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2e, .ddr_dqs_ctrl = 0x2e1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_178 { .vcore = 0x8a, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x28, .ddr_dqs_ctrl = 0x280e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC10_208 { .vcore = 0x8a, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x22, .ddr_dqs_ctrl = 0x220c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=11 */
#define TGT_DDR_DCDC11_52 { .vcore = 0x8b, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_78 { .vcore = 0x8b, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x61, .ddr_dqs_ctrl = 0x612020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_89 { .vcore = 0x8b, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x54, .ddr_dqs_ctrl = 0x541c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_104 { .vcore = 0x8b, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x48, .ddr_dqs_ctrl = 0x481818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_113 { .vcore = 0x8b, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x42, .ddr_dqs_ctrl = 0x421616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_125 { .vcore = 0x8b, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x3c, .ddr_dqs_ctrl = 0x3c1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_139 { .vcore = 0x8b, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x36, .ddr_dqs_ctrl = 0x361212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_156 { .vcore = 0x8b, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x2f, .ddr_dqs_ctrl = 0x2f1010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_178 { .vcore = 0x8b, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x29, .ddr_dqs_ctrl = 0x290e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC11_208 { .vcore = 0x8b, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x23, .ddr_dqs_ctrl = 0x230c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=12 */
#define TGT_DDR_DCDC12_52 { .vcore = 0x8c, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_78 { .vcore = 0x8c, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x65, .ddr_dqs_ctrl = 0x652020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_89 { .vcore = 0x8c, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x57, .ddr_dqs_ctrl = 0x571c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_104 { .vcore = 0x8c, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x4a, .ddr_dqs_ctrl = 0x4a1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_113 { .vcore = 0x8c, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x44, .ddr_dqs_ctrl = 0x441616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_125 { .vcore = 0x8c, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x3e, .ddr_dqs_ctrl = 0x3e1414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_139 { .vcore = 0x8c, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x37, .ddr_dqs_ctrl = 0x371212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_156 { .vcore = 0x8c, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x31, .ddr_dqs_ctrl = 0x311010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_178 { .vcore = 0x8c, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x2b, .ddr_dqs_ctrl = 0x2b0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC12_208 { .vcore = 0x8c, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x24, .ddr_dqs_ctrl = 0x240c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

/* DCDC=13 */
#define TGT_DDR_DCDC13_52 { .vcore = 0x8d, .mem_clk = DDR_FREQ_52M, .ddr = { .ddr_clk_ctrl = 0x7f, .ddr_dqs_ctrl = 0x7f3030, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_78 { .vcore = 0x8d, .mem_clk = DDR_FREQ_78M, .ddr = { .ddr_clk_ctrl = 0x69, .ddr_dqs_ctrl = 0x692020, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_89 { .vcore = 0x8d, .mem_clk = DDR_FREQ_89M, .ddr = { .ddr_clk_ctrl = 0x5a, .ddr_dqs_ctrl = 0x5a1c1c, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_104 { .vcore = 0x8d, .mem_clk = DDR_FREQ_104M, .ddr = { .ddr_clk_ctrl = 0x4d, .ddr_dqs_ctrl = 0x4d1818, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_113 { .vcore = 0x8d, .mem_clk = DDR_FREQ_113M, .ddr = { .ddr_clk_ctrl = 0x46, .ddr_dqs_ctrl = 0x461616, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_125 { .vcore = 0x8d, .mem_clk = DDR_FREQ_125M, .ddr = { .ddr_clk_ctrl = 0x40, .ddr_dqs_ctrl = 0x401414, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_139 { .vcore = 0x8d, .mem_clk = DDR_FREQ_139M, .ddr = { .ddr_clk_ctrl = 0x39, .ddr_dqs_ctrl = 0x391212, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_156 { .vcore = 0x8d, .mem_clk = DDR_FREQ_156M, .ddr = { .ddr_clk_ctrl = 0x33, .ddr_dqs_ctrl = 0x331010, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_178 { .vcore = 0x8d, .mem_clk = DDR_FREQ_178M, .ddr = { .ddr_clk_ctrl = 0x2c, .ddr_dqs_ctrl = 0x2c0e0e, .mr0 = 0xf, .mr4 = 0x0, }, }
#define TGT_DDR_DCDC13_208 { .vcore = 0x8d, .mem_clk = DDR_FREQ_208M, .ddr = { .ddr_clk_ctrl = 0x25, .ddr_dqs_ctrl = 0x250c0c, .mr0 = 0xf, .mr4 = 0x0, }, }

