#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002197c204aa0 .scope module, "tb_decoder_stage" "tb_decoder_stage" 2 3;
 .timescale 0 0;
P_000002197c190ee0 .param/l "AWIDTH" 0 2 6, +C4<00000000000000000000000000000101>;
P_000002197c190f18 .param/l "DEPTH" 0 2 7, +C4<0000000000000000000000000000000100000>;
P_000002197c190f50 .param/l "DWIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_000002197c190f88 .param/l "IWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000002197c190fc0 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v000002197c2622f0_0 .var "ds_clk", 0 0;
v000002197c262e30_0 .var "ds_data_in_rd", 31 0;
v000002197c263f10_0 .net "ds_data_out_rs1", 31 0, v000002197c2609c0_0;  1 drivers
v000002197c262c50_0 .net "ds_data_out_rs2", 31 0, v000002197c261000_0;  1 drivers
v000002197c262110_0 .var "ds_i_ce", 0 0;
v000002197c262d90_0 .var "ds_i_flush", 0 0;
v000002197c262930_0 .var "ds_i_instr", 31 0;
v000002197c262390_0 .var "ds_i_pc", 31 0;
v000002197c262430_0 .var "ds_i_stall", 0 0;
v000002197c262cf0_0 .net "ds_o_addr_rd_p", 4 0, v000002197c2602e0_0;  1 drivers
v000002197c262570_0 .net "ds_o_addr_rs1_p", 4 0, v000002197c260380_0;  1 drivers
v000002197c262610_0 .net "ds_o_addr_rs2_p", 4 0, v000002197c260ba0_0;  1 drivers
v000002197c2626b0_0 .net "ds_o_alu", 13 0, v000002197c261e60_0;  1 drivers
v000002197c2627f0_0 .net "ds_o_ce", 0 0, v000002197c261b40_0;  1 drivers
v000002197c262ed0_0 .net "ds_o_exception", 3 0, v000002197c2604c0_0;  1 drivers
v000002197c263010_0 .net "ds_o_flush", 0 0, v000002197c2618c0_0;  1 drivers
v000002197c262750_0 .net "ds_o_funct3", 2 0, v000002197c260d80_0;  1 drivers
v000002197c262890_0 .net "ds_o_imm", 31 0, v000002197c261280_0;  1 drivers
v000002197c262f70_0 .net "ds_o_opcode", 10 0, v000002197c261c80_0;  1 drivers
v000002197c2630b0_0 .net "ds_o_pc", 31 0, v000002197c261d20_0;  1 drivers
v000002197c263150_0 .net "ds_o_stall", 0 0, v000002197c260560_0;  1 drivers
v000002197c2631f0_0 .var "ds_read_reg", 0 0;
v000002197c265840_0 .var "ds_rst", 0 0;
v000002197c264e40_0 .var "ds_we", 0 0;
S_000002197c204c30 .scope task, "reset" "reset" 2 81, 2 81 0, S_000002197c204aa0;
 .timescale 0 0;
v000002197c207540_0 .var/i "i", 31 0;
v000002197c207f40_0 .var/i "n", 31 0;
E_000002197c1fb9f0 .event posedge, v000002197c207e00_0;
TD_tb_decoder_stage.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c265840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c207540_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002197c207540_0;
    %load/vec4 v000002197c207f40_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000002197c1fb9f0;
    %load/vec4 v000002197c207540_0;
    %addi 1, 0, 32;
    %store/vec4 v000002197c207540_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c265840_0, 0, 1;
    %wait E_000002197c1fb9f0;
    %end;
S_000002197c1da380 .scope module, "uut" "decoder_stage" 2 43, 3 7 0, S_000002197c204aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
    .port_info 23 /INPUT 1 "ds_read_reg";
P_000002197c1da510 .param/l "AWIDTH" 0 3 9, +C4<00000000000000000000000000000101>;
P_000002197c1da548 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_000002197c1da580 .param/l "IWIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_000002197c1da5b8 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000002197c263650_0 .net "ds_clk", 0 0, v000002197c2622f0_0;  1 drivers
v000002197c263d30_0 .net "ds_data_in_rd", 31 0, v000002197c262e30_0;  1 drivers
v000002197c263ab0_0 .net "ds_data_out_rs1", 31 0, v000002197c2609c0_0;  alias, 1 drivers
v000002197c263510_0 .net "ds_data_out_rs2", 31 0, v000002197c261000_0;  alias, 1 drivers
v000002197c2635b0_0 .net "ds_i_ce", 0 0, v000002197c262110_0;  1 drivers
v000002197c262250_0 .net "ds_i_flush", 0 0, v000002197c262d90_0;  1 drivers
v000002197c263a10_0 .net "ds_i_instr", 31 0, v000002197c262930_0;  1 drivers
v000002197c2633d0_0 .net "ds_i_pc", 31 0, v000002197c262390_0;  1 drivers
v000002197c2621b0_0 .net "ds_i_stall", 0 0, v000002197c262430_0;  1 drivers
v000002197c262b10_0 .net "ds_o_addr_rd", 4 0, L_000002197c1e7310;  1 drivers
v000002197c263290_0 .net "ds_o_addr_rd_p", 4 0, v000002197c2602e0_0;  alias, 1 drivers
v000002197c263330_0 .net "ds_o_addr_rs1", 4 0, L_000002197c1e6dd0;  1 drivers
v000002197c263470_0 .net "ds_o_addr_rs1_p", 4 0, v000002197c260380_0;  alias, 1 drivers
v000002197c263970_0 .net "ds_o_addr_rs2", 4 0, L_000002197c1e6660;  1 drivers
v000002197c2629d0_0 .net "ds_o_addr_rs2_p", 4 0, v000002197c260ba0_0;  alias, 1 drivers
v000002197c263790_0 .net "ds_o_alu", 13 0, v000002197c261e60_0;  alias, 1 drivers
v000002197c2636f0_0 .net "ds_o_ce", 0 0, v000002197c261b40_0;  alias, 1 drivers
v000002197c263830_0 .net "ds_o_exception", 3 0, v000002197c2604c0_0;  alias, 1 drivers
v000002197c262a70_0 .net "ds_o_flush", 0 0, v000002197c2618c0_0;  alias, 1 drivers
v000002197c262bb0_0 .net "ds_o_funct3", 2 0, v000002197c260d80_0;  alias, 1 drivers
v000002197c263b50_0 .net "ds_o_imm", 31 0, v000002197c261280_0;  alias, 1 drivers
v000002197c263dd0_0 .net "ds_o_opcode", 10 0, v000002197c261c80_0;  alias, 1 drivers
v000002197c263e70_0 .net "ds_o_pc", 31 0, v000002197c261d20_0;  alias, 1 drivers
v000002197c263fb0_0 .net "ds_o_stall", 0 0, v000002197c260560_0;  alias, 1 drivers
v000002197c2638d0_0 .net "ds_read_reg", 0 0, v000002197c2631f0_0;  1 drivers
v000002197c2624d0_0 .net "ds_rst", 0 0, v000002197c265840_0;  1 drivers
v000002197c263bf0_0 .net "ds_we", 0 0, v000002197c264e40_0;  1 drivers
S_000002197c1c8780 .scope module, "d" "decoder" 3 47, 4 5 0, S_000002197c1da380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000002197c1c8910 .param/l "AWIDTH" 0 4 8, +C4<00000000000000000000000000000101>;
P_000002197c1c8948 .param/l "DWIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_000002197c1c8980 .param/l "IWIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
P_000002197c1c89b8 .param/l "PC_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
L_000002197c1e6660 .functor BUFZ 5, v000002197c260740_0, C4<00000>, C4<00000>, C4<00000>;
L_000002197c1e6dd0 .functor BUFZ 5, v000002197c261be0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002197c1e7310 .functor BUFZ 5, v000002197c260e20_0, C4<00000>, C4<00000>, C4<00000>;
L_000002197c1e6970 .functor OR 1, v000002197c260560_0, v000002197c262430_0, C4<0>, C4<0>;
v000002197c207fe0_0 .var "alu_add_d", 0 0;
v000002197c207ae0_0 .var "alu_and_d", 0 0;
v000002197c207a40_0 .var "alu_eq_d", 0 0;
v000002197c207d60_0 .var "alu_ge_d", 0 0;
v000002197c207860_0 .var "alu_geu_d", 0 0;
v000002197c2075e0_0 .var "alu_lt_d", 0 0;
v000002197c207b80_0 .var "alu_ltu_d", 0 0;
v000002197c2074a0_0 .var "alu_neq_d", 0 0;
v000002197c208080_0 .var "alu_or_d", 0 0;
v000002197c207900_0 .var "alu_sll_d", 0 0;
v000002197c208120_0 .var "alu_slt_d", 0 0;
v000002197c207220_0 .var "alu_sltu_d", 0 0;
v000002197c207400_0 .var "alu_sra_d", 0 0;
v000002197c2072c0_0 .var "alu_srl_d", 0 0;
v000002197c207c20_0 .var "alu_sub_d", 0 0;
v000002197c207cc0_0 .var "alu_xor_d", 0 0;
v000002197c207e00_0 .net "d_clk", 0 0, v000002197c2622f0_0;  alias, 1 drivers
v000002197c207360_0 .net "d_i_ce", 0 0, v000002197c262110_0;  alias, 1 drivers
v000002197c207680_0 .net "d_i_flush", 0 0, v000002197c262d90_0;  alias, 1 drivers
v000002197c207720_0 .net "d_i_instr", 31 0, v000002197c262930_0;  alias, 1 drivers
v000002197c207ea0_0 .net "d_i_pc", 31 0, v000002197c262390_0;  alias, 1 drivers
v000002197c2077c0_0 .net "d_i_stall", 0 0, v000002197c262430_0;  alias, 1 drivers
v000002197c2079a0_0 .net "d_o_addr_rd", 4 0, L_000002197c1e7310;  alias, 1 drivers
v000002197c2602e0_0 .var "d_o_addr_rd_p", 4 0;
v000002197c2610a0_0 .net "d_o_addr_rs1", 4 0, L_000002197c1e6dd0;  alias, 1 drivers
v000002197c260380_0 .var "d_o_addr_rs1_p", 4 0;
v000002197c260420_0 .net "d_o_addr_rs2", 4 0, L_000002197c1e6660;  alias, 1 drivers
v000002197c260ba0_0 .var "d_o_addr_rs2_p", 4 0;
v000002197c261e60_0 .var "d_o_alu", 13 0;
v000002197c261b40_0 .var "d_o_ce", 0 0;
v000002197c2604c0_0 .var "d_o_exception", 3 0;
v000002197c2618c0_0 .var "d_o_flush", 0 0;
v000002197c260d80_0 .var "d_o_funct3", 2 0;
v000002197c261280_0 .var "d_o_imm", 31 0;
v000002197c261c80_0 .var "d_o_opcode", 10 0;
v000002197c261d20_0 .var "d_o_pc", 31 0;
v000002197c260560_0 .var "d_o_stall", 0 0;
v000002197c261dc0_0 .net "d_rst", 0 0, v000002197c265840_0;  alias, 1 drivers
v000002197c260240_0 .var "funct3", 2 0;
v000002197c2613c0_0 .var "illegal_check", 0 0;
v000002197c261f00_0 .var "imm_d", 31 0;
v000002197c261460_0 .var "opcode", 6 0;
v000002197c261320_0 .var "opcode_auipc_d", 0 0;
v000002197c261500_0 .var "opcode_branch_d", 0 0;
v000002197c260600_0 .var "opcode_fence_d", 0 0;
v000002197c2615a0_0 .var "opcode_itype_d", 0 0;
v000002197c260b00_0 .var "opcode_jal_d", 0 0;
v000002197c260f60_0 .var "opcode_jalr_d", 0 0;
v000002197c260c40_0 .var "opcode_load_word_d", 0 0;
v000002197c261960_0 .var "opcode_lui_d", 0 0;
v000002197c260ce0_0 .var "opcode_rtype_d", 0 0;
v000002197c261640_0 .var "opcode_store_word_d", 0 0;
v000002197c2616e0_0 .var "opcode_system_d", 0 0;
v000002197c260a60_0 .net "stall_bit", 0 0, L_000002197c1e6970;  1 drivers
v000002197c261a00_0 .var "system_exeption", 0 0;
v000002197c260e20_0 .var "temp_addr_rd", 4 0;
v000002197c261be0_0 .var "temp_addr_rs1", 4 0;
v000002197c260740_0 .var "temp_addr_rs2", 4 0;
v000002197c261820_0 .var "valid_opcode", 0 0;
E_000002197c1fcd30 .event anyedge, v000002197c261460_0, v000002197c207720_0;
E_000002197c1fcbb0/0 .event anyedge, v000002197c2077c0_0, v000002197c207680_0, v000002197c261460_0, v000002197c260240_0;
E_000002197c1fcbb0/1 .event anyedge, v000002197c207720_0;
E_000002197c1fcbb0 .event/or E_000002197c1fcbb0/0, E_000002197c1fcbb0/1;
E_000002197c1fbdf0/0 .event anyedge, v000002197c207720_0, v000002197c261460_0, v000002197c260240_0, v000002197c260ce0_0;
E_000002197c1fbdf0/1 .event anyedge, v000002197c2615a0_0, v000002197c260c40_0, v000002197c261640_0, v000002197c261500_0;
E_000002197c1fbdf0/2 .event anyedge, v000002197c260b00_0, v000002197c260f60_0, v000002197c261960_0, v000002197c261320_0;
E_000002197c1fbdf0/3 .event anyedge, v000002197c2616e0_0, v000002197c260600_0, v000002197c207900_0, v000002197c2072c0_0;
E_000002197c1fbdf0/4 .event anyedge, v000002197c207400_0;
E_000002197c1fbdf0 .event/or E_000002197c1fbdf0/0, E_000002197c1fbdf0/1, E_000002197c1fbdf0/2, E_000002197c1fbdf0/3, E_000002197c1fbdf0/4;
E_000002197c1fcb70/0 .event negedge, v000002197c261dc0_0;
E_000002197c1fcb70/1 .event posedge, v000002197c207e00_0;
E_000002197c1fcb70 .event/or E_000002197c1fcb70/0, E_000002197c1fcb70/1;
S_000002197c162da0 .scope module, "re" "register" 3 75, 5 4 0, S_000002197c1da380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
    .port_info 9 /INPUT 1 "r_read_reg";
P_000002197c1482e0 .param/l "AWIDTH" 0 5 6, +C4<00000000000000000000000000000101>;
P_000002197c148318 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
L_000002197c1e6f90 .functor AND 1, v000002197c264e40_0, L_000002197c264940, C4<1>, C4<1>;
L_000002197c2660e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002197c2606a0_0 .net/2u *"_ivl_0", 4 0, L_000002197c2660e8;  1 drivers
v000002197c260880_0 .net *"_ivl_2", 0 0, L_000002197c264940;  1 drivers
v000002197c261aa0 .array "data", 0 31, 31 0;
v000002197c2607e0_0 .var/i "i", 31 0;
v000002197c260ec0_0 .net "r_addr_rd", 4 0, v000002197c2602e0_0;  alias, 1 drivers
v000002197c261780_0 .net "r_addr_rs_1", 4 0, v000002197c260380_0;  alias, 1 drivers
v000002197c260920_0 .net "r_addr_rs_2", 4 0, v000002197c260ba0_0;  alias, 1 drivers
v000002197c261fa0_0 .net "r_clk", 0 0, v000002197c2622f0_0;  alias, 1 drivers
v000002197c2609c0_0 .var "r_data_out_rs1", 31 0;
v000002197c261000_0 .var "r_data_out_rs2", 31 0;
v000002197c260100_0 .net "r_data_rd", 31 0, v000002197c262e30_0;  alias, 1 drivers
v000002197c2601a0_0 .net "r_read_reg", 0 0, v000002197c2631f0_0;  alias, 1 drivers
v000002197c261140_0 .net "r_rst", 0 0, v000002197c265840_0;  alias, 1 drivers
v000002197c2611e0_0 .net "r_wb", 0 0, L_000002197c1e6f90;  1 drivers
v000002197c263c90_0 .net "r_we", 0 0, v000002197c264e40_0;  alias, 1 drivers
L_000002197c264940 .cmp/ne 5, v000002197c2602e0_0, L_000002197c2660e8;
    .scope S_000002197c1c8780;
T_1 ;
    %wait E_000002197c1fcb70;
    %load/vec4 v000002197c261dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c261b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c261820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c2613c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c261a00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c260740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c260380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c260ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c2602e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c260740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c261be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002197c260e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002197c261b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002197c260a60_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002197c207ea0_0;
    %assign/vec4 v000002197c261d20_0, 0;
    %load/vec4 v000002197c261be0_0;
    %assign/vec4 v000002197c260380_0, 0;
    %load/vec4 v000002197c260740_0;
    %assign/vec4 v000002197c260ba0_0, 0;
    %load/vec4 v000002197c260e20_0;
    %assign/vec4 v000002197c2602e0_0, 0;
    %load/vec4 v000002197c260240_0;
    %assign/vec4 v000002197c260d80_0, 0;
    %load/vec4 v000002197c261460_0;
    %pad/u 11;
    %assign/vec4 v000002197c261c80_0, 0;
    %load/vec4 v000002197c261f00_0;
    %assign/vec4 v000002197c261280_0, 0;
    %load/vec4 v000002197c207fe0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207c20_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c208120_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207220_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207cc0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c208080_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207ae0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207900_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c2072c0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207400_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207a40_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c2074a0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207d60_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c207860_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261e60_0, 4, 5;
    %load/vec4 v000002197c260ce0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c2615a0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c260c40_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c261640_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c261500_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c260b00_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c260f60_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c261960_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c261320_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c2616e0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
    %load/vec4 v000002197c260600_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c261c80_0, 4, 5;
T_1.2 ;
    %load/vec4 v000002197c261460_0;
    %pad/u 11;
    %assign/vec4 v000002197c261c80_0, 0;
    %load/vec4 v000002197c261820_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_1.5, 8;
    %load/vec4 v000002197c2613c0_0;
    %or;
T_1.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c2604c0_0, 4, 5;
    %load/vec4 v000002197c261a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000002197c207720_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c2604c0_0, 4, 5;
    %load/vec4 v000002197c261a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.11, 9;
    %load/vec4 v000002197c207720_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c2604c0_0, 4, 5;
    %load/vec4 v000002197c261a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000002197c207720_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002197c2604c0_0, 4, 5;
    %load/vec4 v000002197c207680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v000002197c260a60_0;
    %nor/r;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c261b40_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000002197c260a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v000002197c207360_0;
    %assign/vec4 v000002197c261b40_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000002197c260a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v000002197c2077c0_0;
    %nor/r;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002197c261b40_0, 0;
T_1.20 ;
T_1.19 ;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002197c1c8780;
T_2 ;
    %wait E_000002197c1fbdf0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002197c260740_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002197c261460_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002197c260240_0, 0, 3;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c260ce0_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c2615a0_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c260c40_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c261640_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c261500_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c260b00_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c260f60_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c261960_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c261320_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c2616e0_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002197c260600_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v000002197c260240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v000002197c261a00_0, 0, 1;
    %load/vec4 v000002197c260ce0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000002197c2615a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.10;
    %jmp/1 T_2.9, 8;
    %load/vec4 v000002197c260c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.9;
    %jmp/1 T_2.8, 8;
    %load/vec4 v000002197c261640_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.8;
    %jmp/1 T_2.7, 8;
    %load/vec4 v000002197c261500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.7;
    %jmp/1 T_2.6, 8;
    %load/vec4 v000002197c260b00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.6;
    %jmp/1 T_2.5, 8;
    %load/vec4 v000002197c260f60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/1 T_2.4, 8;
    %load/vec4 v000002197c261960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/1 T_2.3, 8;
    %load/vec4 v000002197c261320_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000002197c2616e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %flag_get/vec4 8;
    %jmp/1 T_2.1, 8;
    %load/vec4 v000002197c260600_0;
    %or;
T_2.1;
    %store/vec4 v000002197c261820_0, 0, 1;
    %load/vec4 v000002197c2615a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000002197c207900_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.14, 9;
    %load/vec4 v000002197c2072c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.14;
    %flag_get/vec4 9;
    %jmp/1 T_2.13, 9;
    %load/vec4 v000002197c207400_0;
    %or;
T_2.13;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %store/vec4 v000002197c2613c0_0, 0, 1;
    %load/vec4 v000002197c260ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002197c260740_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002197c260240_0, 0, 3;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000002197c2615a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.22, 8;
    %load/vec4 v000002197c260c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.22;
    %jmp/1 T_2.21, 8;
    %load/vec4 v000002197c260f60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/1 T_2.20, 8;
    %load/vec4 v000002197c2616e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.20;
    %jmp/1 T_2.19, 8;
    %load/vec4 v000002197c260600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.19;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c260740_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002197c260240_0, 0, 3;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v000002197c261640_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.25, 8;
    %load/vec4 v000002197c261500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.25;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002197c260740_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002197c260240_0, 0, 3;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000002197c261960_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.29, 8;
    %load/vec4 v000002197c261320_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.29;
    %jmp/1 T_2.28, 8;
    %load/vec4 v000002197c260b00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.28;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c260740_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002197c260240_0, 0, 3;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c260740_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c261be0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000002197c260e20_0, 0, 5;
    %pushi/vec4 127, 127, 7;
    %store/vec4 v000002197c261460_0, 0, 7;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002197c260240_0, 0, 3;
T_2.27 ;
T_2.24 ;
T_2.18 ;
T_2.16 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002197c1c8780;
T_3 ;
    %wait E_000002197c1fcbb0;
    %load/vec4 v000002197c2077c0_0;
    %store/vec4 v000002197c260560_0, 0, 1;
    %load/vec4 v000002197c207680_0;
    %store/vec4 v000002197c2618c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c208120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c208080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c2072c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c2074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c2075e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c207860_0, 0, 1;
    %load/vec4 v000002197c261460_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002197c261460_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000002197c261460_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.3, 4;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c207fe0_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_3.10, 4;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c207c20_0, 0, 1;
T_3.8 ;
T_3.6 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 1;
    %store/vec4 v000002197c207fe0_0, 0, 1;
T_3.4 ;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 1;
    %store/vec4 v000002197c208120_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 1;
    %store/vec4 v000002197c207220_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 1;
    %store/vec4 v000002197c207cc0_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 1;
    %store/vec4 v000002197c208080_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/s 1;
    %store/vec4 v000002197c207ae0_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %pad/s 1;
    %store/vec4 v000002197c207900_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.25, 4;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c2072c0_0, 0, 1;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c207400_0, 0, 1;
T_3.28 ;
T_3.25 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002197c261460_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.32, 8;
T_3.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.32, 8;
 ; End of false expr.
    %blend;
T_3.32;
    %pad/s 1;
    %store/vec4 v000002197c207a40_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.34, 8;
T_3.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.34, 8;
 ; End of false expr.
    %blend;
T_3.34;
    %pad/s 1;
    %store/vec4 v000002197c2074a0_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.36, 8;
T_3.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.36, 8;
 ; End of false expr.
    %blend;
T_3.36;
    %pad/s 1;
    %store/vec4 v000002197c2075e0_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.38, 8;
T_3.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.38, 8;
 ; End of false expr.
    %blend;
T_3.38;
    %pad/s 1;
    %store/vec4 v000002197c207d60_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %pad/s 1;
    %store/vec4 v000002197c207b80_0, 0, 1;
    %load/vec4 v000002197c260240_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %pad/s 1;
    %store/vec4 v000002197c207860_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c207fe0_0, 0, 1;
T_3.30 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002197c1c8780;
T_4 ;
    %wait E_000002197c1fcd30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %load/vec4 v000002197c261460_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002197c207720_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002197c207720_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002197c207720_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002197c207720_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002197c207720_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002197c207720_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v000002197c207720_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002197c207720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002197c261f00_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002197c162da0;
T_5 ;
    %wait E_000002197c1fcb70;
    %load/vec4 v000002197c261140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c2607e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002197c2607e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002197c2607e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002197c261aa0, 0, 4;
    %load/vec4 v000002197c2607e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002197c2607e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002197c2609c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002197c261000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002197c2611e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000002197c260100_0;
    %load/vec4 v000002197c260ec0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002197c261aa0, 0, 4;
T_5.4 ;
    %load/vec4 v000002197c2601a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000002197c261780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002197c261aa0, 4;
    %assign/vec4 v000002197c2609c0_0, 0;
    %load/vec4 v000002197c260920_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002197c261aa0, 4;
    %assign/vec4 v000002197c261000_0, 0;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002197c204aa0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c2622f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002197c204aa0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000002197c2622f0_0;
    %inv;
    %store/vec4 v000002197c2622f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002197c204aa0;
T_8 ;
    %vpi_call 2 77 "$dumpfile", "./waveform/decoder_stage.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002197c204aa0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002197c204aa0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c262930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c262390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c262110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c262430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c262d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002197c262e30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c264e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002197c2631f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002197c207f40_0, 0, 32;
    %fork TD_tb_decoder_stage.reset, S_000002197c204c30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c262110_0, 0, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v000002197c262930_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002197c262390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c264e40_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002197c262e30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002197c2631f0_0, 0, 1;
    %wait E_000002197c1fb9f0;
    %wait E_000002197c1fb9f0;
    %vpi_call 2 118 "$display", "pc=%0d rs1_p=%0d rs2_p=%0d rd_p=%0d data1=0x%h data2=0x%h funct3=%b imm=%0d opcode=%b alu=%b ex=%b", v000002197c2630b0_0, v000002197c262570_0, v000002197c262610_0, v000002197c262cf0_0, v000002197c263f10_0, v000002197c262c50_0, v000002197c262750_0, v000002197c262890_0, v000002197c262f70_0, v000002197c2626b0_0, v000002197c262ed0_0 {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_decoder_stage.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
