-- VHDL for IBM SMS ALD page 19.10.09.1
-- Title: TEST OP BR +NO BR CONDITION
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/15/2020 1:11:00 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_19_10_09_1_TEST_OP_BR_NO_BR_CONDITION is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_X_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_OUTQUIRY_INTR_COND:	 in STD_LOGIC;
		PS_N_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_SIF:	 in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_SIF_JRJ:	 in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_INQUIRY_INTR_COND:	 in STD_LOGIC;
		PS_INQUIRY_INTR_COND:	 in STD_LOGIC;
		PS_Q_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_SEL_I_O_UNIT_INTR_COND:	 in STD_LOGIC;
		PS_SEL_I_O_UNIT_INTR_COND:	 in STD_LOGIC;
		PS_INTERRUPT_TEST_OP_CODE_1:	 in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_SIF:	 in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_SIF_JRJ:	 in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_1414_STAR:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1:	 in STD_LOGIC;
		MS_F_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		PS_E_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_OUTQUIRY_INTR_COND:	 in STD_LOGIC;
		PS_F_CH_OVRLP_INTR_COND:	 in STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_E_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		MS_F_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		PS_T_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_SEEK_INTR_COND:	 in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_INTR:	 out STD_LOGIC;
		MS_NO_BRANCH_CND_INTERRUPT:	 out STD_LOGIC);
end ALD_19_10_09_1_TEST_OP_BR_NO_BR_CONDITION;

architecture behavioral of ALD_19_10_09_1_TEST_OP_BR_NO_BR_CONDITION is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_4A_B: STD_LOGIC;
	signal OUT_3A_B: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_F: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_D: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_2H_F: STD_LOGIC;
	signal OUT_5I_NoPin: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_X_SYMBOL_OP_MODIFIER );
	OUT_4A_B <= NOT(PS_N_SYMBOL_OP_MODIFIER AND PS_OUTQUIRY_INTR_COND AND PS_INTERRUPT_TEST_OP_CODE_1 );
	OUT_3A_B <= NOT OUT_4A_B;
	OUT_5B_D <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_E_SYMBOL_OP_MODIFIER );
	OUT_4B_G <= NOT(OUT_5A_C AND OUT_5B_D );
	OUT_5C_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_INQUIRY_INTR_COND AND PS_Q_SYMBOL_OP_MODIFIER );
	OUT_3C_NoPin <= NOT(MS_INQUIRY_INTR_COND AND PS_Q_SYMBOL_OP_MODIFIER );
	OUT_5D_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_SEL_I_O_UNIT_INTR_COND AND PS_U_SYMBOL_OP_MODIFIER );
	OUT_4D_D <= NOT(OUT_5C_NoPin AND OUT_5D_NoPin AND OUT_5E_NoPin );
	OUT_3D_NoPin <= NOT(MS_SEL_I_O_UNIT_INTR_COND AND PS_U_SYMBOL_OP_MODIFIER );
	OUT_2D_F <= NOT(OUT_3C_NoPin AND OUT_3D_NoPin AND OUT_3E_NoPin );
	OUT_1D_C <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND OUT_DOT_2D AND PS_LAST_INSN_RO_CYCLE_1 );
	OUT_5E_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_E_CH_OVRLP_INTR_COND AND PS_ONE_SYMBOL_OP_MODIFIER );
	OUT_3E_NoPin <= NOT(MS_E_CH_OVRLP_INTR_COND AND PS_ONE_SYMBOL_OP_MODIFIER );
	OUT_3F_C <= NOT(PS_N_SYMBOL_OP_MODIFIER AND MS_OUTQUIRY_INTR_COND );
	OUT_2F_R <= NOT OUT_3F_C;
	OUT_5G_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_F_CH_OVRLP_INTR_COND AND PS_TWO_SYMBOL_OP_MODIFIER );
	OUT_3G_NoPin <= NOT(MS_F_CH_OVRLP_INTR_COND AND PS_TWO_SYMBOL_OP_MODIFIER );
	OUT_5H_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_E_CH_SEEK_INTR_COND AND PS_S_SYMBOL_OP_MODIFIER );
	OUT_4H_D <= NOT(OUT_5G_NoPin AND OUT_5H_NoPin AND OUT_5I_NoPin );
	OUT_3H_NoPin <= NOT(MS_E_CH_SEEK_INTR_COND AND PS_S_SYMBOL_OP_MODIFIER );
	OUT_2H_F <= NOT(OUT_3G_NoPin AND OUT_3H_NoPin AND OUT_3I_D );
	OUT_5I_NoPin <= NOT(PS_INTERRUPT_TEST_OP_CODE_1 AND PS_F_CH_SEEK_INTR_COND AND PS_T_SYMBOL_OP_MODIFIER );
	OUT_3I_D <= NOT(MS_F_CH_SEEK_INTR_COND AND PS_T_SYMBOL_OP_MODIFIER );
	OUT_DOT_3A <= OUT_3A_B OR PS_2ND_CND_A_BRANCH_STAR_SIF OR PS_2ND_CND_A_BRANCH_STAR_SIF_JRJ OR PS_2ND_CND_A_BRANCH_STAR_1414_STAR OR OUT_4B_G OR OUT_4D_D OR OUT_4H_D;
	OUT_DOT_2D <= OUT_2D_F OR PS_NO_BRANCH_CND_INTER_STAR_SIF OR PS_NO_BRANCH_CND_INTER_STAR_SIF_JRJ OR PS_NO_BRANCH_CND_INTER_STAR_1414_STAR OR OUT_2F_R OR OUT_2H_F;

	MS_NO_BRANCH_CND_INTERRUPT <= OUT_1D_C;
	PS_2ND_CND_A_BRANCH_STAR_INTR <= OUT_DOT_3A;


end;
