Version 7.1 Build 156 04/30/2007 SJ Full Version
7
530
OFF
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Partition --
-- End Partition --
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
..|..|lib|grlib|stdlib|version.vhd
grlib
..|..|lib|grlib|stdlib|config.vhd
grlib
..|..|lib|grlib|stdlib|stdlib.vhd
grlib
..|..|lib|grlib|sparc|sparc.vhd
grlib
..|..|lib|grlib|modgen|multlib.vhd
grlib
..|..|lib|grlib|modgen|leaves.vhd
grlib
..|..|lib|grlib|amba|amba.vhd
grlib
..|..|lib|grlib|amba|devices.vhd
grlib
..|..|lib|grlib|amba|defmst.vhd
grlib
..|..|lib|grlib|amba|apbctrl.vhd
grlib
..|..|lib|grlib|amba|ahbctrl.vhd
grlib
..|..|lib|grlib|amba|dma2ahb_pkg.vhd
grlib
..|..|lib|grlib|amba|dma2ahb.vhd
grlib
..|..|lib|techmap|gencomp|gencomp.vhd
techmap
..|..|lib|techmap|gencomp|netcomp.vhd
techmap
..|..|lib|techmap|inferred|memory_inferred.vhd
techmap
..|..|lib|techmap|inferred|ddr_inferred.vhd
techmap
..|..|lib|techmap|inferred|mul_inferred.vhd
techmap
..|..|lib|techmap|inferred|ddr_phy_inferred.vhd
techmap
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
techmap
..|..|lib|techmap|altera_mf|clkgen_altera_mf.vhd
techmap
..|..|lib|techmap|altera_mf|tap_altera_mf.vhd
techmap
..|..|lib|techmap|stratixii|grusbhc_stratixii.vhd
techmap
..|..|lib|techmap|stratixii|stratixii_ddr_phy.vhd
techmap
..|..|lib|techmap|stratixii|clkgen_stratixii.vhd
techmap
..|..|lib|techmap|maps|allclkgen.vhd
techmap
..|..|lib|techmap|maps|allddr.vhd
techmap
..|..|lib|techmap|maps|allmem.vhd
techmap
..|..|lib|techmap|maps|allpads.vhd
techmap
..|..|lib|techmap|maps|alltap.vhd
techmap
..|..|lib|techmap|maps|clkgen.vhd
techmap
..|..|lib|techmap|maps|clkmux.vhd
techmap
..|..|lib|techmap|maps|clkand.vhd
techmap
..|..|lib|techmap|maps|ddr_ireg.vhd
techmap
..|..|lib|techmap|maps|ddr_oreg.vhd
techmap
..|..|lib|techmap|maps|ddrphy.vhd
techmap
..|..|lib|techmap|maps|syncram.vhd
techmap
..|..|lib|techmap|maps|syncram64.vhd
techmap
..|..|lib|techmap|maps|syncram_2p.vhd
techmap
..|..|lib|techmap|maps|syncram_dp.vhd
techmap
..|..|lib|techmap|maps|syncfifo.vhd
techmap
..|..|lib|techmap|maps|regfile_3p.vhd
techmap
..|..|lib|techmap|maps|tap.vhd
techmap
..|..|lib|techmap|maps|techbuf.vhd
techmap
..|..|lib|techmap|maps|nandtree.vhd
techmap
..|..|lib|techmap|maps|clkpad.vhd
techmap
..|..|lib|techmap|maps|clkpad_ds.vhd
techmap
..|..|lib|techmap|maps|inpad.vhd
techmap
..|..|lib|techmap|maps|inpad_ds.vhd
techmap
..|..|lib|techmap|maps|iodpad.vhd
techmap
..|..|lib|techmap|maps|iopad.vhd
techmap
..|..|lib|techmap|maps|iopad_ds.vhd
techmap
..|..|lib|techmap|maps|lvds_combo.vhd
techmap
..|..|lib|techmap|maps|odpad.vhd
techmap
..|..|lib|techmap|maps|outpad.vhd
techmap
..|..|lib|techmap|maps|outpad_ds.vhd
techmap
..|..|lib|techmap|maps|toutpad.vhd
techmap
..|..|lib|techmap|maps|skew_outpad.vhd
techmap
..|..|lib|techmap|maps|grspwc_net.vhd
techmap
..|..|lib|techmap|maps|grspwc2_net.vhd
techmap
..|..|lib|techmap|maps|grlfpw_net.vhd
techmap
..|..|lib|techmap|maps|grfpw_net.vhd
techmap
..|..|lib|techmap|maps|mul_61x61.vhd
techmap
..|..|lib|techmap|maps|cpu_disas_net.vhd
techmap
..|..|lib|techmap|maps|ringosc.vhd
techmap
..|..|lib|techmap|maps|system_monitor.vhd
techmap
..|..|lib|techmap|maps|grgates.vhd
techmap
..|..|lib|techmap|maps|inpad_ddr.vhd
techmap
..|..|lib|techmap|maps|outpad_ddr.vhd
techmap
..|..|lib|techmap|maps|iopad_ddr.vhd
techmap
..|..|lib|techmap|maps|syncram128bw.vhd
techmap
..|..|lib|techmap|maps|syncram128.vhd
techmap
..|..|lib|techmap|maps|syncram156bw.vhd
techmap
..|..|lib|opencores|occomp|occomp.vhd
opencores
..|..|lib|opencores|i2c|i2c_master_bit_ctrl.vhd
opencores
..|..|lib|opencores|i2c|i2c_master_byte_ctrl.vhd
opencores
..|..|lib|opencores|i2c|i2coc.vhd
opencores
..|..|lib|opencores|spi|simple_spi_top.v
opencores
..|..|lib|opencores|ata|ud_cnt.vhd
opencores
..|..|lib|opencores|ata|ro_cnt.vhd
opencores
..|..|lib|opencores|ata|atahost_dma_fifo.vhd
opencores
..|..|lib|opencores|ata|atahost_dma_actrl.vhd
opencores
..|..|lib|opencores|ata|atahost_dma_tctrl.vhd
opencores
..|..|lib|opencores|ata|atahost_pio_tctrl.vhd
opencores
..|..|lib|opencores|ata|atahost_pio_actrl.vhd
opencores
..|..|lib|opencores|ata|atahost_controller.vhd
opencores
..|..|lib|opencores|ata|atahost_pio_controller.vhd
opencores
..|..|lib|opencores|ata|ocidec2_controller.vhd
opencores
..|..|lib|opencores|ac97|ac97_top.v
opencores
..|..|lib|gaisler|arith|arith.vhd
gaisler
..|..|lib|gaisler|arith|mul32.vhd
gaisler
..|..|lib|gaisler|arith|div32.vhd
gaisler
..|..|lib|gaisler|memctrl|memctrl.vhd
gaisler
..|..|lib|gaisler|memctrl|sdctrl.vhd
gaisler
..|..|lib|gaisler|memctrl|sdctrl64.vhd
gaisler
..|..|lib|gaisler|memctrl|sdmctrl.vhd
gaisler
..|..|lib|gaisler|memctrl|srctrl.vhd
gaisler
..|..|lib|gaisler|memctrl|spimctrl.vhd
gaisler
..|..|lib|gaisler|leon3|leon3.vhd
gaisler
..|..|lib|gaisler|leon3|mmuconfig.vhd
gaisler
..|..|lib|gaisler|leon3|mmuiface.vhd
gaisler
..|..|lib|gaisler|leon3|libmmu.vhd
gaisler
..|..|lib|gaisler|leon3|libiu.vhd
gaisler
..|..|lib|gaisler|leon3|libcache.vhd
gaisler
..|..|lib|gaisler|leon3|libproc3.vhd
gaisler
..|..|lib|gaisler|leon3|cachemem.vhd
gaisler
..|..|lib|gaisler|leon3|mmu_icache.vhd
gaisler
..|..|lib|gaisler|leon3|mmu_dcache.vhd
gaisler
..|..|lib|gaisler|leon3|mmu_acache.vhd
gaisler
..|..|lib|gaisler|leon3|mmutlbcam.vhd
gaisler
..|..|lib|gaisler|leon3|mmulrue.vhd
gaisler
..|..|lib|gaisler|leon3|mmulru.vhd
gaisler
..|..|lib|gaisler|leon3|mmutlb.vhd
gaisler
..|..|lib|gaisler|leon3|mmutw.vhd
gaisler
..|..|lib|gaisler|leon3|mmu.vhd
gaisler
..|..|lib|gaisler|leon3|mmu_cache.vhd
gaisler
..|..|lib|gaisler|leon3|cpu_disasx.vhd
gaisler
..|..|lib|gaisler|leon3|grfpwx.vhd
gaisler
..|..|lib|gaisler|leon3|mfpwx.vhd
gaisler
..|..|lib|gaisler|leon3|grlfpwx.vhd
gaisler
..|..|lib|gaisler|leon3|tbufmem.vhd
gaisler
..|..|lib|gaisler|leon3|dsu3x.vhd
gaisler
..|..|lib|gaisler|leon3|dsu3.vhd
gaisler
..|..|lib|gaisler|leon3|proc3.vhd
gaisler
..|..|lib|gaisler|leon3|leon3s.vhd
gaisler
..|..|lib|gaisler|leon3|leon3cg.vhd
gaisler
..|..|lib|gaisler|leon3|irqmp.vhd
gaisler
..|..|lib|gaisler|leon3|grfpwxsh.vhd
gaisler
..|..|lib|gaisler|leon3|grfpushwx.vhd
gaisler
..|..|lib|gaisler|leon3|leon3sh.vhd
gaisler
..|..|lib|gaisler|misc|misc.vhd
gaisler
..|..|lib|gaisler|misc|rstgen.vhd
gaisler
..|..|lib|gaisler|misc|gptimer.vhd
gaisler
..|..|lib|gaisler|misc|ahbram.vhd
gaisler
..|..|lib|gaisler|misc|ahbdpram.vhd
gaisler
..|..|lib|gaisler|misc|ahbtrace.vhd
gaisler
..|..|lib|gaisler|misc|ahbtrace_mb.vhd
gaisler
..|..|lib|gaisler|misc|ahbmst.vhd
gaisler
..|..|lib|gaisler|misc|grgpio.vhd
gaisler
..|..|lib|gaisler|misc|ahbstat.vhd
gaisler
..|..|lib|gaisler|misc|logan.vhd
gaisler
..|..|lib|gaisler|misc|apbps2.vhd
gaisler
..|..|lib|gaisler|misc|charrom_package.vhd
gaisler
..|..|lib|gaisler|misc|charrom.vhd
gaisler
..|..|lib|gaisler|misc|apbvga.vhd
gaisler
..|..|lib|gaisler|misc|svgactrl.vhd
gaisler
..|..|lib|gaisler|misc|i2cmst.vhd
gaisler
..|..|lib|gaisler|misc|i2cmst_gen.vhd
gaisler
..|..|lib|gaisler|misc|spictrl.vhd
gaisler
..|..|lib|gaisler|misc|i2cslv.vhd
gaisler
..|..|lib|gaisler|misc|wild.vhd
gaisler
..|..|lib|gaisler|misc|wild2ahb.vhd
gaisler
..|..|lib|gaisler|misc|grsysmon.vhd
gaisler
..|..|lib|gaisler|misc|gracectrl.vhd
gaisler
..|..|lib|gaisler|misc|grgpreg.vhd
gaisler
..|..|lib|gaisler|misc|ahbmst2.vhd
gaisler
..|..|lib|gaisler|misc|ahb_mst_iface.vhd
gaisler
..|..|lib|gaisler|uart|uart.vhd
gaisler
..|..|lib|gaisler|uart|libdcom.vhd
gaisler
..|..|lib|gaisler|uart|apbuart.vhd
gaisler
..|..|lib|gaisler|uart|dcom.vhd
gaisler
..|..|lib|gaisler|uart|dcom_uart.vhd
gaisler
..|..|lib|gaisler|uart|ahbuart.vhd
gaisler
..|..|lib|gaisler|jtag|jtag.vhd
gaisler
..|..|lib|gaisler|jtag|libjtagcom.vhd
gaisler
..|..|lib|gaisler|jtag|jtagcom.vhd
gaisler
..|..|lib|gaisler|jtag|ahbjtag.vhd
gaisler
..|..|lib|gaisler|jtag|ahbjtag_bsd.vhd
gaisler
..|..|lib|gaisler|ddr|ddr_phy.vhd
gaisler
..|..|lib|gaisler|ddr|ddrsp16a.vhd
gaisler
..|..|lib|gaisler|ddr|ddrsp32a.vhd
gaisler
..|..|lib|gaisler|ddr|ddrsp64a.vhd
gaisler
..|..|lib|gaisler|ddr|ddrspa.vhd
gaisler
..|..|lib|gaisler|ddr|ddr2spa.vhd
gaisler
..|..|lib|gaisler|ddr|ddr2buf.vhd
gaisler
..|..|lib|gaisler|ddr|ddr2spax.vhd
gaisler
..|..|lib|gaisler|ddr|ddr2spax_ahb.vhd
gaisler
..|..|lib|gaisler|ddr|ddr2spax_ddr.vhd
gaisler
..|..|lib|gaisler|ata|ata.vhd
gaisler
..|..|lib|gaisler|ata|ata_inf.vhd
gaisler
..|..|lib|gaisler|ata|atahost_amba_slave.vhd
gaisler
..|..|lib|gaisler|ata|atahost_ahbmst.vhd
gaisler
..|..|lib|gaisler|ata|ocidec2_amba_slave.vhd
gaisler
..|..|lib|gaisler|ata|atactrl_nodma.vhd
gaisler
..|..|lib|gaisler|ata|atactrl_dma.vhd
gaisler
..|..|lib|gaisler|ata|atactrl.vhd
gaisler
..|..|lib|esa|memoryctrl|memoryctrl.vhd
esa
..|..|lib|esa|memoryctrl|mctrl.vhd
esa
-- End VHDL Libraries --
# entity
leon3mp
# storage
db|leon3mp.(0).cnf
db|leon3mp.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
leon3mp.vhd
c99727b8c35783236187465ba4a530
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
fabtech
24
PARAMETER_SIGNED_DEC
DEF
memtech
24
PARAMETER_SIGNED_DEC
DEF
padtech
24
PARAMETER_SIGNED_DEC
DEF
clktech
24
PARAMETER_SIGNED_DEC
DEF
ncpu
1
PARAMETER_SIGNED_DEC
DEF
disas
0
PARAMETER_SIGNED_DEC
DEF
dbguart
0
PARAMETER_SIGNED_DEC
DEF
pclow
2
PARAMETER_SIGNED_DEC
DEF
freq
50000
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|esa|memoryctrl|memoryctrl.vhd
c26dda56f1677acbe4def50723cfa23
..|..|lib|gaisler|ata|ata.vhd
3da3882cafc74368d1ed6a6c24439
..|..|lib|gaisler|uart|uart.vhd
4979cf78919e48fac9275a2bdbe911ef
..|..|lib|gaisler|jtag|jtag.vhd
c4b98389d11ab9c48047c82fa2b5ad6d
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
config.vhd
2e883ad838c1d19144fffde9638325e
ahbrom.vhd
fb1ddca8f78943acd7996c22c033af
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
|
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
clkgen
# storage
db|leon3mp.(1).cnf
db|leon3mp.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|clkgen.vhd
7429a13e56d17bcfbc19fb48f7f575e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
clk_mul
8
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
0
PARAMETER_SIGNED_DEC
USR
noclkfb
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
clksel
0
PARAMETER_SIGNED_DEC
USR
clk_odiv
1
PARAMETER_SIGNED_DEC
USR
clkb_odiv
0
PARAMETER_SIGNED_DEC
USR
clkc_odiv
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allclkgen.vhd
a8da0debd47b1b75b80c8cc6f3231a6
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
clkgen:clkgen0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
clkgen_stratixii
# storage
db|leon3mp.(2).cnf
db|leon3mp.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|stratixii|clkgen_stratixii.vhd
8a36a378a4b9f83f03b71f2b3128b81
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
8
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
0
PARAMETER_SIGNED_DEC
USR
sdinvclk
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
clkgen:clkgen0|clkgen_stratixii:\strat2:v
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
stratix2_pll
# storage
db|leon3mp.(3).cnf
db|leon3mp.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|stratixii|clkgen_stratixii.vhd
8a36a378a4b9f83f03b71f2b3128b81
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
8
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
clk_freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
sdramen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(4).cnf
db|leon3mp.(4).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altpll.tdf
eb3be4988f6354a2ecd98179c125dde
6
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
16
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
8
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK6
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATAOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
c:|altera|71|quartus|libraries|megafunctions|stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
c:|altera|71|quartus|libraries|megafunctions|cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
outpad
# storage
db|leon3mp.(5).cnf
db|leon3mp.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
1
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
24
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpad:ssrclk_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
rstgen
# storage
db|leon3mp.(6).cnf
db|leon3mp.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|misc|rstgen.vhd
830aae2d3822ff433795e37fd6949f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
acthigh
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
scanen
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
rstgen:rst0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ahbctrl
# storage
db|leon3mp.(7).cnf
db|leon3mp.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|grlib|amba|ahbctrl.vhd
cbb899aebabc99b5852ef5cfac66153
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
defmast
0
PARAMETER_SIGNED_DEC
USR
split
0
PARAMETER_SIGNED_DEC
USR
rrobin
1
PARAMETER_SIGNED_DEC
USR
timeout
0
PARAMETER_SIGNED_DEC
USR
ioaddr
4095
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
cfgaddr
4080
PARAMETER_SIGNED_DEC
USR
cfgmask
4080
PARAMETER_SIGNED_DEC
USR
nahbm
3
PARAMETER_SIGNED_DEC
USR
nahbs
8
PARAMETER_SIGNED_DEC
USR
ioen
1
PARAMETER_SIGNED_DEC
USR
disirq
0
PARAMETER_SIGNED_DEC
USR
fixbrst
0
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
fpnpen
0
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
devid
0
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
hmstdisable
0
PARAMETER_SIGNED_DEC
USR
hslvdisable
0
PARAMETER_SIGNED_DEC
USR
arbdisable
0
PARAMETER_SIGNED_DEC
USR
mprio
0
PARAMETER_SIGNED_DEC
USR
mcheck
1
PARAMETER_SIGNED_DEC
USR
ccheck
1
PARAMETER_SIGNED_DEC
USR
acdm
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
ahbtrace
0
PARAMETER_SIGNED_DEC
USR
 constraint(msto)
15 downto 0
PARAMETER_STRING
USR
 constraint(slvo)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ahbctrl:ahb0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
leon3s
# storage
db|leon3mp.(8).cnf
db|leon3mp.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|leon3s.vhd
e019ba6d74bd4e4a26a6b9cc61da7
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
fabtech
24
PARAMETER_SIGNED_DEC
USR
memtech
24
PARAMETER_SIGNED_DEC
USR
nwindows
8
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
50
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
0
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
8
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
0
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
2
PARAMETER_SIGNED_DEC
USR
svt
1
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libproc3.vhd
a4c8a93f3cd7af52a8cbf8592349ed
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
proc3
# storage
db|leon3mp.(9).cnf
db|leon3mp.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|proc3.vhd
e6f45189b1b30bbaa7c424cce59955
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
fabtech
24
PARAMETER_SIGNED_DEC
USR
memtech
24
PARAMETER_SIGNED_DEC
USR
nwindows
8
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
50
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
0
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
8
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
0
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
2
PARAMETER_SIGNED_DEC
USR
svt
1
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iu3
# storage
db|leon3mp.(10).cnf
db|leon3mp.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|iu3_original.vhd
9bf2fc1469825a3e485a4282e212cdd
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nwin
8
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
50
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
irfwt
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
2
PARAMETER_SIGNED_DEC
USR
svt
1
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
fabtech
24
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|sparc|sparc.vhd
fe677231112ed3de6738357e3f3b2c76
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mul32
# storage
db|leon3mp.(11).cnf
db|leon3mp.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|arith|mul32.vhd
c56153e41337dc43894e7e076e79c55
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
multype
3
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
..|..|lib|grlib|modgen|multlib.vhd
685e230e5b5bef5cdea87f456f5b027
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
div32
# storage
db|leon3mp.(12).cnf
db|leon3mp.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|arith|div32.vhd
845e8394542944e51f8fa817de01831
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmu_cache
# storage
db|leon3mp.(13).cnf
db|leon3mp.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmu_cache.vhd
a41f8dd6b9343bdddeaf1785cbb9f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
memtech
24
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
0
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
8
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
0
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmu_icache
# storage
db|leon3mp.(14).cnf
db|leon3mp.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmu_icache.vhd
ad135497482213882b2ca36be964d0b6
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
0
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
8
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
lram
0
PARAMETER_SIGNED_DEC
USR
lramsize
1
PARAMETER_SIGNED_DEC
USR
lramstart
142
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmu_dcache
# storage
db|leon3mp.(15).cnf
db|leon3mp.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmu_dcache.vhd
c7b192596bddff10c2de62fcee6f14d
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
dsu
1
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
0
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
memtech
24
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|sparc|sparc.vhd
fe677231112ed3de6738357e3f3b2c76
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmu_acache
# storage
db|leon3mp.(16).cnf
db|leon3mp.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmu_acache.vhd
8d3344f04dbcadc0421b13d972f1a814
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmu
# storage
db|leon3mp.(17).cnf
db|leon3mp.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmu.vhd
d9bc254022aecef279cd09151ed9f58
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmutlb
# storage
db|leon3mp.(18).cnf
db|leon3mp.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmutlb.vhd
8d4f5e2b2c67535519c8b0ea8cef30
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
tlb_type
0
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmutlbcam
# storage
db|leon3mp.(19).cnf
db|leon3mp.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmutlbcam.vhd
80ac5637a07c5bc57b3bd28eff6a9b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tlb_type
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(20).cnf
db|leon3mp.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram.vhd
ec68131aee7022e52e462cac1af41de5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
29 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(21).cnf
db|leon3mp.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
29 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(22).cnf
db|leon3mp.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
29 downto 0
PARAMETER_STRING
USR
 constraint(address2)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
29 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(23).cnf
db|leon3mp.(23).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
30
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
30
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_a4r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_a4r
# storage
db|leon3mp.(24).cnf
db|leon3mp.(24).cnf
# case_insensitive
# source_file
db|altsyncram_a4r.tdf
3298a9799ab02753be1bde336aeb6fc4
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a4r:auto_generated
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a4r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
mmulru
# storage
db|leon3mp.(25).cnf
db|leon3mp.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulru.vhd
5825ac19d9f96ca07889abf47dfcb613
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(26).cnf
db|leon3mp.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
7
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:7:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:7:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(27).cnf
db|leon3mp.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
6
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:6:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:6:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(28).cnf
db|leon3mp.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
5
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:5:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:5:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(29).cnf
db|leon3mp.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
4
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:4:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:4:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(30).cnf
db|leon3mp.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
3
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:3:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:3:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(31).cnf
db|leon3mp.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
2
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:2:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:2:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(32).cnf
db|leon3mp.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
1
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:1:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:1:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmulrue
# storage
db|leon3mp.(33).cnf
db|leon3mp.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmulrue.vhd
b02fb16626411f770efaf4824ba5e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
position
0
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmulru:\lru0:lru|mmulrue:\lrue0:0:l1
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmulru:\lru0:lru|mmulrue:\lrue0:0:l1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmutlb
# storage
db|leon3mp.(34).cnf
db|leon3mp.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmutlb.vhd
8d4f5e2b2c67535519c8b0ea8cef30
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmutlbcam
# storage
db|leon3mp.(35).cnf
db|leon3mp.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmutlbcam.vhd
80ac5637a07c5bc57b3bd28eff6a9b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tlb_type
2
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
mmutw
# storage
db|leon3mp.(36).cnf
db|leon3mp.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|mmutw.vhd
9b6b61af5c2b92dbdda44edb3ae599a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|gaisler|leon3|libmmu.vhd
2daca187be8a7f0e0e3462586b7820
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
regfile_3p
# storage
db|leon3mp.(37).cnf
db|leon3mp.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|regfile_3p.vhd
821a1b133a9f0868e4a31ee0a73fca
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
wrfst
1
PARAMETER_SIGNED_DEC
USR
numregs
136
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(waddr)
7 downto 0
PARAMETER_STRING
USR
 constraint(wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(raddr1)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdata1)
31 downto 0
PARAMETER_STRING
USR
 constraint(raddr2)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdata2)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(38).cnf
db|leon3mp.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram_2p.vhd
3a3f379b9fc6e53422fdf6d5ae4a9b0
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
0
PARAMETER_SIGNED_DEC
USR
wrfst
1
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(39).cnf
db|leon3mp.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:2:dtags0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:3:dtags0|altera_syncram_dp:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(40).cnf
db|leon3mp.(40).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_o4r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:2:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:3:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_o4r
# storage
db|leon3mp.(41).cnf
db|leon3mp.(41).cnf
# case_insensitive
# source_file
db|altsyncram_o4r.tdf
e6a7beaebcc4d56d0c65fb5953fc3e
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:2:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:3:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_o4r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cachemem
# storage
db|leon3mp.(42).cnf
db|leon3mp.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|cachemem.vhd
74875a497b1c60c682d87efbf3285450
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
0
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
8
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
0
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|leon3|mmuiface.vhd
fdb7a0ea6482c270cb4e299bb77e4fe9
..|..|lib|gaisler|leon3|libcache.vhd
80df16849369dbf9ffeda8b2ea2e76e
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(43).cnf
db|leon3mp.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram.vhd
ec68131aee7022e52e462cac1af41de5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
35
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
34 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
34 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:itags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:itags0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(44).cnf
db|leon3mp.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
35
PARAMETER_SIGNED_DEC
USR
 constraint(address)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
34 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
34 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:itags0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:itags0|altera_syncram:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(45).cnf
db|leon3mp.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
35
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
34 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
34 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
34 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
34 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(46).cnf
db|leon3mp.(46).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
35
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
35
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_u4r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_u4r
# storage
db|leon3mp.(47).cnf
db|leon3mp.(47).cnf
# case_insensitive
# source_file
db|altsyncram_u4r.tdf
d9e3977724ec3c921eff9b30169b8221
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_u4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_u4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_u4r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_u4r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(48).cnf
db|leon3mp.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram.vhd
ec68131aee7022e52e462cac1af41de5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
11
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
10 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:idata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(49).cnf
db|leon3mp.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
11
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address)
10 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:idata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(50).cnf
db|leon3mp.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
11
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
10 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
10 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(51).cnf
db|leon3mp.(51).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_c7r
# storage
db|leon3mp.(52).cnf
db|leon3mp.(52).cnf
# case_insensitive
# source_file
db|altsyncram_c7r.tdf
d1a81684bfc0654af32b8354b9d54f21
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:2:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
syncram_dp
# storage
db|leon3mp.(53).cnf
db|leon3mp.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram_dp.vhd
f298b2cf1cc62f33fb8d4d7b8e909a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:2:dtags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:3:dtags0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(54).cnf
db|leon3mp.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram.vhd
ec68131aee7022e52e462cac1af41de5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:2:ddata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:3:ddata0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(55).cnf
db|leon3mp.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:2:ddata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:3:ddata0|altera_syncram:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(56).cnf
db|leon3mp.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:2:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:3:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(57).cnf
db|leon3mp.(57).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_a7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:2:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:3:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_a7r
# storage
db|leon3mp.(58).cnf
db|leon3mp.(58).cnf
# case_insensitive
# source_file
db|altsyncram_a7r.tdf
b6483fd593989b4c5f32249cb2de1691
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:2:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:3:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_a7r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
tbufmem
# storage
db|leon3mp.(59).cnf
db|leon3mp.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|tbufmem.vhd
19e1bba33b31e92583ed49a8fa5eb4ac
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram64
# storage
db|leon3mp.(60).cnf
db|leon3mp.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram64.vhd
5770dcb52196ee27bd1dfa93a6c1285
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
63 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
63 downto 0
PARAMETER_STRING
USR
 constraint(enable)
1 downto 0
PARAMETER_STRING
USR
 constraint(write)
1 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(61).cnf
db|leon3mp.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram.vhd
ec68131aee7022e52e462cac1af41de5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(62).cnf
db|leon3mp.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(63).cnf
db|leon3mp.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(64).cnf
db|leon3mp.(64).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_m4r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_m4r
# storage
db|leon3mp.(65).cnf
db|leon3mp.(65).cnf
# case_insensitive
# source_file
db|altsyncram_m4r.tdf
65f69fb299d126de0c799f94b7945f
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_m4r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
odpad
# storage
db|leon3mp.(66).cnf
db|leon3mp.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|odpad.vhd
4991129b9f25ac39dad430ec80b31f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
odpad:\l3:errorn_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dsu3
# storage
db|leon3mp.(67).cnf
db|leon3mp.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|dsu3.vhd
ef41709b6e28eb0be3ac849e48b4af
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
2
PARAMETER_SIGNED_DEC
USR
haddr
2304
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
tbits
30
PARAMETER_SIGNED_DEC
USR
tech
24
PARAMETER_SIGNED_DEC
USR
irq
0
PARAMETER_SIGNED_DEC
USR
kbytes
2
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(dbgi)
0 to 0
PARAMETER_STRING
USR
 constraint(dbgo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
dsu3:\l3:dsugen:dsu0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
dsu3x
# storage
db|leon3mp.(68).cnf
db|leon3mp.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|dsu3x.vhd
da6ff010ac81911ba616f1778dc63d3c
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
2
PARAMETER_SIGNED_DEC
USR
haddr
2304
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
tbits
30
PARAMETER_SIGNED_DEC
USR
tech
24
PARAMETER_SIGNED_DEC
USR
irq
0
PARAMETER_SIGNED_DEC
USR
kbytes
2
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(dbgi)
0 to 0
PARAMETER_STRING
USR
 constraint(dbgo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
dsu3:\l3:dsugen:dsu0|dsu3x:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
inpad
# storage
db|leon3mp.(69).cnf
db|leon3mp.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|inpad.vhd
8c5b1e922ac0fae08b7b8131b674d6ce
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
strength
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
inpad:\l3:dsugen:dsubre_pad
inpad:\atac:iordy_pad
inpad:\atac:intrq_pad
inpad:\atac:dmarq_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpad
# storage
db|leon3mp.(70).cnf
db|leon3mp.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpad:\l3:dsugen:dsuact_pad
outpadv:\mgpads:addr_pad|outpad:\v:23:x0
outpadv:\mgpads:addr_pad|outpad:\v:22:x0
outpadv:\mgpads:addr_pad|outpad:\v:21:x0
outpadv:\mgpads:addr_pad|outpad:\v:20:x0
outpadv:\mgpads:addr_pad|outpad:\v:19:x0
outpadv:\mgpads:addr_pad|outpad:\v:18:x0
outpadv:\mgpads:addr_pad|outpad:\v:17:x0
outpadv:\mgpads:addr_pad|outpad:\v:16:x0
outpadv:\mgpads:addr_pad|outpad:\v:15:x0
outpadv:\mgpads:addr_pad|outpad:\v:14:x0
outpadv:\mgpads:addr_pad|outpad:\v:13:x0
outpadv:\mgpads:addr_pad|outpad:\v:12:x0
outpadv:\mgpads:addr_pad|outpad:\v:11:x0
outpadv:\mgpads:addr_pad|outpad:\v:10:x0
outpadv:\mgpads:addr_pad|outpad:\v:9:x0
outpadv:\mgpads:addr_pad|outpad:\v:8:x0
outpadv:\mgpads:addr_pad|outpad:\v:7:x0
outpadv:\mgpads:addr_pad|outpad:\v:6:x0
outpadv:\mgpads:addr_pad|outpad:\v:5:x0
outpadv:\mgpads:addr_pad|outpad:\v:4:x0
outpadv:\mgpads:addr_pad|outpad:\v:3:x0
outpadv:\mgpads:addr_pad|outpad:\v:2:x0
outpadv:\mgpads:addr_pad|outpad:\v:1:x0
outpadv:\mgpads:addr_pad|outpad:\v:0:x0
outpad:\mgpads:roms_pad
outpad:\mgpads:oen_pad
outpad:\mgpads:wri_pad
outpad:\mgpads:ssram_adv_n_pad
outpad:\mgpads:ssram_adsp_n_pad
outpadv:\mgpads:ssaddr_pad|outpad:\v:18:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:17:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:16:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:15:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:14:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:13:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:12:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:11:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:10:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:9:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:8:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:7:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:6:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:5:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:4:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:3:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:2:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:1:x0
outpadv:\mgpads:ssaddr_pad|outpad:\v:0:x0
outpad:\mgpads:ssram_adscn_pad
outpad:\mgpads:ssram_ce1n_pad
outpad:\mgpads:ssram_ce2_pad
outpad:\mgpads:ssrams_pad
outpad:\mgpads:ssram_oen_pad
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:3:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:2:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:1:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:0:x0
outpad:\mgpads:ssram_wri_pad
outpad:\mgpads:eth_aen_pad
outpad:\mgpads:eth_readn_pad
outpad:\mgpads:eth_writen_pad
outpadv:\mgpads:eth_nbe_pad|outpad:\v:3:x0
outpadv:\mgpads:eth_nbe_pad|outpad:\v:2:x0
outpadv:\mgpads:eth_nbe_pad|outpad:\v:1:x0
outpadv:\mgpads:eth_nbe_pad|outpad:\v:0:x0
outpadv:\atac:ata_da_pad|outpad:\v:2:x0
outpadv:\atac:ata_da_pad|outpad:\v:1:x0
outpadv:\atac:ata_da_pad|outpad:\v:0:x0
outpad:\atac:ata_cs0_pad
outpad:\atac:ata_cs1_pad
outpad:\atac:ata_dior_pad
outpad:\atac:ata_diow_pad
outpad:\atac:dmack_pad
outpadv:\atac:cf_gnd_da_pad|outpad:\v:7:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:6:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:5:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:4:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:3:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:2:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:1:x0
outpadv:\atac:cf_gnd_da_pad|outpad:\v:0:x0
outpad:\atac:cf_atasel_pad
outpad:\atac:cf_we_pad
outpad:\atac:cf_power_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ahbjtag
# storage
db|leon3mp.(71).cnf
db|leon3mp.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|jtag|ahbjtag.vhd
f4d8bf3a7479c3868ff72306fbeb81
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
hindex
1
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
idcode
9
PARAMETER_SIGNED_DEC
USR
manf
804
PARAMETER_SIGNED_DEC
USR
part
0
PARAMETER_SIGNED_DEC
USR
ver
0
PARAMETER_SIGNED_DEC
USR
ainst
2
PARAMETER_SIGNED_DEC
USR
dinst
3
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|jtag|libjtagcom.vhd
be702edd202144d47f2784c8e8166a1
..|..|lib|gaisler|jtag|jtag.vhd
c4b98389d11ab9c48047c82fa2b5ad6d
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ahbmst
# storage
db|leon3mp.(72).cnf
db|leon3mp.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|misc|ahbmst.vhd
9933bda87db73b34ca9812f8c8b1e98c
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
venid
1
PARAMETER_SIGNED_DEC
USR
devid
28
PARAMETER_SIGNED_DEC
USR
version
1
PARAMETER_SIGNED_DEC
USR
chprot
3
PARAMETER_SIGNED_DEC
USR
incaddr
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
tap
# storage
db|leon3mp.(73).cnf
db|leon3mp.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|tap.vhd
d0146402c356b3c2efae4507e7bd1b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
irlen
6
PARAMETER_SIGNED_DEC
USR
idcode
9
PARAMETER_SIGNED_DEC
USR
manf
804
PARAMETER_SIGNED_DEC
USR
part
0
PARAMETER_SIGNED_DEC
USR
ver
0
PARAMETER_SIGNED_DEC
USR
trsten
1
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
..|..|lib|techmap|maps|alltap.vhd
e64db7d3bfae9b70e56534f0ce9119f9
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_tap
# storage
db|leon3mp.(74).cnf
db|leon3mp.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|tap_altera_mf.vhd
56835ae0f66dc8b3655120f16759cf5
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_virtual_jtag
# storage
db|leon3mp.(75).cnf
db|leon3mp.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_virtual_jtag.v
776db0a0839b5c79aeed89bb7caa4ebd
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
DEF
sld_sim_action
UNUSED
PARAMETER_STRING
DEF
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
DEF
lpm_type
sld_virtual_jtag
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|leon3mp.(76).cnf
db|leon3mp.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
90d6278ece6621c9aaa945554865f161
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
sld_mfg_id
110
PARAMETER_SIGNED_DEC
USR
sld_type_id
8
PARAMETER_SIGNED_DEC
USR
sld_version
0
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action
UNUSED
PARAMETER_STRING
DEF
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|leon3mp.(77).cnf
db|leon3mp.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_virtual_jtag_basic.v
90d6278ece6621c9aaa945554865f161
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
sld_mfg_id
110
PARAMETER_SIGNED_DEC
USR
sld_type_id
8
PARAMETER_SIGNED_DEC
USR
sld_version
0
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4222464
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
jtagcom
# storage
db|leon3mp.(78).cnf
db|leon3mp.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|jtag|jtagcom.vhd
83dd8e8f1e667175611e9115b0bacd6
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
isel
0
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
ainst
2
PARAMETER_SIGNED_DEC
USR
dinst
3
PARAMETER_SIGNED_DEC
USR
reread
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|jtag|libjtagcom.vhd
be702edd202144d47f2784c8e8166a1
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
smc_mctrl
# storage
db|leon3mp.(79).cnf
db|leon3mp.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
smc_mctrl.vhd
b24638f2f45ca2aed3a3f34fe651e5a9
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
pindex
0
PARAMETER_SIGNED_DEC
USR
romaddr
0
PARAMETER_SIGNED_DEC
USR
rommask
3584
PARAMETER_SIGNED_DEC
USR
ioaddr
512
PARAMETER_SIGNED_DEC
USR
iomask
3584
PARAMETER_SIGNED_DEC
USR
ramaddr
2560
PARAMETER_SIGNED_DEC
USR
rammask
3840
PARAMETER_SIGNED_DEC
USR
paddr
0
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
wprot
0
PARAMETER_SIGNED_DEC
USR
invclk
0
PARAMETER_SIGNED_DEC
USR
fast
0
PARAMETER_SIGNED_DEC
USR
romasel
28
PARAMETER_SIGNED_DEC
USR
sdrasel
29
PARAMETER_SIGNED_DEC
USR
srbanks
1
PARAMETER_SIGNED_DEC
USR
ram8
1
PARAMETER_SIGNED_DEC
USR
ram16
0
PARAMETER_SIGNED_DEC
USR
sden
0
PARAMETER_SIGNED_DEC
USR
sepbus
0
PARAMETER_SIGNED_DEC
USR
sdbits
32
PARAMETER_SIGNED_DEC
USR
sdlsb
2
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
 constraint(eth_nbe)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|esa|memoryctrl|memoryctrl.vhd
c26dda56f1677acbe4def50723cfa23
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
smc_mctrl:\mg2:sr1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(80).cnf
db|leon3mp.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
24
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
23 downto 0
PARAMETER_STRING
USR
 constraint(i)
23 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpadv:\mgpads:addr_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(81).cnf
db|leon3mp.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
19
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
18 downto 0
PARAMETER_STRING
USR
 constraint(i)
18 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpadv:\mgpads:ssaddr_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(82).cnf
db|leon3mp.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
4
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
3 downto 0
PARAMETER_STRING
USR
 constraint(i)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpadv:\mgpads:ssram_rwen_pad
outpadv:\mgpads:eth_nbe_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopadvv
# storage
db|leon3mp.(83).cnf
db|leon3mp.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|iopad.vhd
e3187883205dddd750f57c48b567c3de
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
32
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
31 downto 0
PARAMETER_STRING
USR
 constraint(i)
31 downto 0
PARAMETER_STRING
USR
 constraint(en)
31 downto 0
PARAMETER_STRING
USR
 constraint(o)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
iopadvv:\mgpads:ssram_data_pads
iopadvv:\mgpads:data_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopad
# storage
db|leon3mp.(84).cnf
db|leon3mp.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|iopad.vhd
e3187883205dddd750f57c48b567c3de
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
iopadvv:\mgpads:ssram_data_pads|iopad:\v:31:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:30:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:29:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:28:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:27:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:26:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:25:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:24:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:23:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:22:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:21:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:20:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:19:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:18:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:17:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:16:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:15:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:14:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:13:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:12:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:11:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:10:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:9:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:8:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:7:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:6:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:5:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:4:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:3:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:2:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:1:x0
iopadvv:\mgpads:ssram_data_pads|iopad:\v:0:x0
iopadvv:\mgpads:data_pad|iopad:\v:31:x0
iopadvv:\mgpads:data_pad|iopad:\v:30:x0
iopadvv:\mgpads:data_pad|iopad:\v:29:x0
iopadvv:\mgpads:data_pad|iopad:\v:28:x0
iopadvv:\mgpads:data_pad|iopad:\v:27:x0
iopadvv:\mgpads:data_pad|iopad:\v:26:x0
iopadvv:\mgpads:data_pad|iopad:\v:25:x0
iopadvv:\mgpads:data_pad|iopad:\v:24:x0
iopadvv:\mgpads:data_pad|iopad:\v:23:x0
iopadvv:\mgpads:data_pad|iopad:\v:22:x0
iopadvv:\mgpads:data_pad|iopad:\v:21:x0
iopadvv:\mgpads:data_pad|iopad:\v:20:x0
iopadvv:\mgpads:data_pad|iopad:\v:19:x0
iopadvv:\mgpads:data_pad|iopad:\v:18:x0
iopadvv:\mgpads:data_pad|iopad:\v:17:x0
iopadvv:\mgpads:data_pad|iopad:\v:16:x0
iopadvv:\mgpads:data_pad|iopad:\v:15:x0
iopadvv:\mgpads:data_pad|iopad:\v:14:x0
iopadvv:\mgpads:data_pad|iopad:\v:13:x0
iopadvv:\mgpads:data_pad|iopad:\v:12:x0
iopadvv:\mgpads:data_pad|iopad:\v:11:x0
iopadvv:\mgpads:data_pad|iopad:\v:10:x0
iopadvv:\mgpads:data_pad|iopad:\v:9:x0
iopadvv:\mgpads:data_pad|iopad:\v:8:x0
iopadvv:\mgpads:data_pad|iopad:\v:7:x0
iopadvv:\mgpads:data_pad|iopad:\v:6:x0
iopadvv:\mgpads:data_pad|iopad:\v:5:x0
iopadvv:\mgpads:data_pad|iopad:\v:4:x0
iopadvv:\mgpads:data_pad|iopad:\v:3:x0
iopadvv:\mgpads:data_pad|iopad:\v:2:x0
iopadvv:\mgpads:data_pad|iopad:\v:1:x0
iopadvv:\mgpads:data_pad|iopad:\v:0:x0
iopad:\gpio0:pio_pads:0:pio_pad
iopad:\gpio0:pio_pads:1:pio_pad
iopad:\gpio0:pio_pads:2:pio_pad
iopad:\gpio0:pio_pads:3:pio_pad
iopad:\gpio0:pio_pads:4:pio_pad
iopad:\gpio0:pio_pads:5:pio_pad
iopad:\gpio0:pio_pads:6:pio_pad
iopad:\gpio0:pio_pads:7:pio_pad
iopad:\gpio0:pio_pads:8:pio_pad
iopad:\gpio0:pio_pads:9:pio_pad
iopad:\gpio0:pio_pads:10:pio_pad
iopad:\gpio0:pio_pads:11:pio_pad
iopad:\gpio0:pio_pads:12:pio_pad
iopad:\gpio0:pio_pads:13:pio_pad
iopad:\gpio0:pio_pads:14:pio_pad
iopad:\gpio0:pio_pads:15:pio_pad
iopad:\gpio0:pio_pads:16:pio_pad
iopad:\gpio0:pio_pads:17:pio_pad
iopad:\gpio0:pio_pads:18:pio_pad
iopad:\gpio0:pio_pads:19:pio_pad
iopad:\gpio0:pio_pads:20:pio_pad
iopad:\gpio0:pio_pads:21:pio_pad
iopad:\gpio0:pio_pads:22:pio_pad
iopad:\gpio0:pio_pads:23:pio_pad
iopad:\gpio0:pio_pads:24:pio_pad
iopad:\gpio0:pio_pads:25:pio_pad
iopad:\gpio0:pio_pads:26:pio_pad
iopad:\gpio0:pio_pads:27:pio_pad
iopad:\gpio0:pio_pads:28:pio_pad
iopad:\gpio0:pio_pads:29:pio_pad
iopad:\gpio0:pio_pads:30:pio_pad
iopad:\gpio0:pio_pads:31:pio_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ddrspa
# storage
db|leon3mp.(85).cnf
db|leon3mp.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ddr|ddrspa.vhd
4878f7f18472a0b5405fbce4bea0216
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
fabtech
24
PARAMETER_SIGNED_DEC
USR
memtech
24
PARAMETER_SIGNED_DEC
USR
rskew
0
PARAMETER_SIGNED_DEC
USR
hindex
3
PARAMETER_SIGNED_DEC
USR
haddr
1024
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ioaddr
1
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
clkmul
20
PARAMETER_SIGNED_DEC
USR
clkdiv
10
PARAMETER_SIGNED_DEC
USR
col
9
PARAMETER_SIGNED_DEC
USR
mbyte
32
PARAMETER_SIGNED_DEC
USR
rstdel
200
PARAMETER_SIGNED_DEC
USR
pwron
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
ddrbits
16
PARAMETER_SIGNED_DEC
USR
ahbfreq
80
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
confapi
0
PARAMETER_SIGNED_DEC
USR
conf0
0
PARAMETER_SIGNED_DEC
USR
conf1
0
PARAMETER_SIGNED_DEC
USR
regoutput
0
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ddr_phy
# storage
db|leon3mp.(86).cnf
db|leon3mp.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ddr|ddr_phy.vhd
711504317c3e9335905895f98866b2
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
rskew
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ddrphy
# storage
db|leon3mp.(87).cnf
db|leon3mp.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|ddrphy.vhd
44376e9ef0eca7b462928ad0852b3c6e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
rskew
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
 constraint(addr)
13 downto 0
PARAMETER_STRING
USR
 constraint(ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqin)
31 downto 0
PARAMETER_STRING
USR
 constraint(dqout)
31 downto 0
PARAMETER_STRING
USR
 constraint(dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(csn)
1 downto 0
PARAMETER_STRING
USR
 constraint(cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ck)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allddr.vhd
9edfebea9513a18a686f59d6b5177b4d
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
stratixii_ddr_phy
# storage
db|leon3mp.(88).cnf
db|leon3mp.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|stratixii|stratixii_ddr_phy.vhd
b26269c083c5cef9f6a4fed67dcb4e9a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
 constraint(addr)
13 downto 0
PARAMETER_STRING
USR
 constraint(ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqin)
31 downto 0
PARAMETER_STRING
USR
 constraint(dqout)
31 downto 0
PARAMETER_STRING
USR
 constraint(dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(csn)
1 downto 0
PARAMETER_STRING
USR
 constraint(cke)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(89).cnf
db|leon3mp.(89).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altpll.tdf
eb3be4988f6354a2ecd98179c125dde
6
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
DEF
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
7500
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
5000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
2500
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK6
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATAOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
c:|altera|71|quartus|libraries|megafunctions|stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
c:|altera|71|quartus|libraries|megafunctions|cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altddio_out
# storage
db|leon3mp.(90).cnf
db|leon3mp.(90).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_out.tdf
ecd1051b0a02fc499fcb1f6804f0ea
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_sue
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
1
oe
-1
2
datain_h0
-1
2
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:0:clkpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:1:clkpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:2:clkpad
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ddio_out_sue
# storage
db|leon3mp.(91).cnf
db|leon3mp.(91).cnf
# case_insensitive
# source_file
db|ddio_out_sue.tdf
d166234adfb2b94f2fdd244805cf2dd
6
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:0:clkpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:0:clknpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:1:clkpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:1:clknpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:2:clkpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:2:clknpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:rasnpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad|ddio_out_sue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:wenpad|ddio_out_sue:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altddio_out
# storage
db|leon3mp.(92).cnf
db|leon3mp.(92).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_out.tdf
ecd1051b0a02fc499fcb1f6804f0ea
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_sue
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout0
-1
3
datain_h0
-1
1
oe
-1
2
datain_l0
-1
2
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:0:clknpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:1:clknpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:\ddrclocks:2:clknpad
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altddio_out
# storage
db|leon3mp.(93).cnf
db|leon3mp.(93).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_out.tdf
ecd1051b0a02fc499fcb1f6804f0ea
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
2
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_tue
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout1
-1
3
dataout0
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h1
-1
3
datain_h0
-1
3
oe
-1
2
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:ckepads
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:dmpads
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:bapads
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ddio_out_tue
# storage
db|leon3mp.(94).cnf
db|leon3mp.(94).cnf
# case_insensitive
# source_file
db|ddio_out_tue.tdf
411cd3851f69822b96e4a4db6db0b12
6
# used_port {
outclock
-1
3
dataout1
-1
3
dataout0
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h1
-1
3
datain_h0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:ckepads|ddio_out_tue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:dmpads|ddio_out_tue:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:bapads|ddio_out_tue:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altddio_out
# storage
db|leon3mp.(95).cnf
db|leon3mp.(95).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_out.tdf
ecd1051b0a02fc499fcb1f6804f0ea
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_sue
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout0
-1
3
datain_l0
-1
3
datain_h0
-1
3
oe
-1
2
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:rasnpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:casnpad
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:wenpad
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altddio_out
# storage
db|leon3mp.(96).cnf
db|leon3mp.(96).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_out.tdf
ecd1051b0a02fc499fcb1f6804f0ea
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
14
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
UNUSED
PARAMETER_UNKNOWN
DEF
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_out_g0f
PARAMETER_UNKNOWN
USR
}
# used_port {
outclock
-1
3
dataout9
-1
3
dataout8
-1
3
dataout7
-1
3
dataout6
-1
3
dataout5
-1
3
dataout4
-1
3
dataout3
-1
3
dataout2
-1
3
dataout13
-1
3
dataout12
-1
3
dataout11
-1
3
dataout10
-1
3
dataout1
-1
3
dataout0
-1
3
datain_l9
-1
3
datain_l8
-1
3
datain_l7
-1
3
datain_l6
-1
3
datain_l5
-1
3
datain_l4
-1
3
datain_l3
-1
3
datain_l2
-1
3
datain_l13
-1
3
datain_l12
-1
3
datain_l11
-1
3
datain_l10
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h9
-1
3
datain_h8
-1
3
datain_h7
-1
3
datain_h6
-1
3
datain_h5
-1
3
datain_h4
-1
3
datain_h3
-1
3
datain_h2
-1
3
datain_h13
-1
3
datain_h12
-1
3
datain_h11
-1
3
datain_h10
-1
3
datain_h1
-1
3
datain_h0
-1
3
oe
-1
2
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:addrpads
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ddio_out_g0f
# storage
db|leon3mp.(97).cnf
db|leon3mp.(97).cnf
# case_insensitive
# source_file
db|ddio_out_g0f.tdf
ff8fbc4e7bd730ad91a8f6d7a8588570
6
# used_port {
outclock
-1
3
dataout9
-1
3
dataout8
-1
3
dataout7
-1
3
dataout6
-1
3
dataout5
-1
3
dataout4
-1
3
dataout3
-1
3
dataout2
-1
3
dataout13
-1
3
dataout12
-1
3
dataout11
-1
3
dataout10
-1
3
dataout1
-1
3
dataout0
-1
3
datain_l9
-1
3
datain_l8
-1
3
datain_l7
-1
3
datain_l6
-1
3
datain_l5
-1
3
datain_l4
-1
3
datain_l3
-1
3
datain_l2
-1
3
datain_l13
-1
3
datain_l12
-1
3
datain_l11
-1
3
datain_l10
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h9
-1
3
datain_h8
-1
3
datain_h7
-1
3
datain_h6
-1
3
datain_h5
-1
3
datain_h4
-1
3
datain_h3
-1
3
datain_h2
-1
3
datain_h13
-1
3
datain_h12
-1
3
datain_h11
-1
3
datain_h10
-1
3
datain_h1
-1
3
datain_h0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:addrpads|ddio_out_g0f:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altdqs_stxii
# storage
db|leon3mp.(98).cnf
db|leon3mp.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|stratixii|stratixii_ddr_phy.vhd
b26269c083c5cef9f6a4fed67dcb4e9a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
2
PARAMETER_SIGNED_DEC
USR
mhz
100
PARAMETER_SIGNED_DEC
USR
 constraint(dqinclk)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqs_datain_h)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqs_datain_l)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqs_padio)
1 downto 0
PARAMETER_STRING
USR
 constraint(oe)
1 downto 0
PARAMETER_STRING
USR
 constraint(outclk)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altddio_bidir
# storage
db|leon3mp.(99).cnf
db|leon3mp.(99).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altddio_bidir.tdf
b26cbef56c71529c04a5d3d673d3a80
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
8
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
OFF
PARAMETER_UNKNOWN
USR
OE_REG
REGISTERED
PARAMETER_UNKNOWN
USR
extend_oe_disable
UNUSED
PARAMETER_UNKNOWN
DEF
IMPLEMENT_INPUT_IN_LCELL
UNUSED
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
STRATIXII
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_bidir_tkj
PARAMETER_UNKNOWN
USR
}
# used_port {
padio7
-1
3
padio6
-1
3
padio5
-1
3
padio4
-1
3
padio3
-1
3
padio2
-1
3
padio1
-1
3
padio0
-1
3
outclock
-1
3
oe
-1
3
inclock
-1
3
dataout_l7
-1
3
dataout_l6
-1
3
dataout_l5
-1
3
dataout_l4
-1
3
dataout_l3
-1
3
dataout_l2
-1
3
dataout_l1
-1
3
dataout_l0
-1
3
dataout_h7
-1
3
dataout_h6
-1
3
dataout_h5
-1
3
dataout_h4
-1
3
dataout_h3
-1
3
dataout_h2
-1
3
dataout_h1
-1
3
dataout_h0
-1
3
datain_l7
-1
3
datain_l6
-1
3
datain_l5
-1
3
datain_l4
-1
3
datain_l3
-1
3
datain_l2
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h7
-1
3
datain_h6
-1
3
datain_h5
-1
3
datain_h4
-1
3
datain_h3
-1
3
datain_h2
-1
3
datain_h1
-1
3
datain_h0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|mercury_ddio.inc
b7e8db7618dee9a34dc610899f8dd422
c:|altera|71|quartus|libraries|megafunctions|apexii_ddio.inc
9ecf3629f117ddbdda4ee130df2745fb
c:|altera|71|quartus|libraries|megafunctions|stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
c:|altera|71|quartus|libraries|megafunctions|cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
c:|altera|71|quartus|libraries|megafunctions|stratix_lcell.inc
1aad1342a15da19fe8b79bc4e5ad56
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:0:qi
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ddio_bidir_tkj
# storage
db|leon3mp.(100).cnf
db|leon3mp.(100).cnf
# case_insensitive
# source_file
db|ddio_bidir_tkj.tdf
f6fa40945ef88edfb8ac228617922bab
6
# used_port {
padio7
-1
3
padio6
-1
3
padio5
-1
3
padio4
-1
3
padio3
-1
3
padio2
-1
3
padio1
-1
3
padio0
-1
3
outclock
-1
3
oe
-1
3
inclock
-1
3
dataout_l7
-1
3
dataout_l6
-1
3
dataout_l5
-1
3
dataout_l4
-1
3
dataout_l3
-1
3
dataout_l2
-1
3
dataout_l1
-1
3
dataout_l0
-1
3
dataout_h7
-1
3
dataout_h6
-1
3
dataout_h5
-1
3
dataout_h4
-1
3
dataout_h3
-1
3
dataout_h2
-1
3
dataout_h1
-1
3
dataout_h0
-1
3
datain_l7
-1
3
datain_l6
-1
3
datain_l5
-1
3
datain_l4
-1
3
datain_l3
-1
3
datain_l2
-1
3
datain_l1
-1
3
datain_l0
-1
3
datain_h7
-1
3
datain_h6
-1
3
datain_h5
-1
3
datain_h4
-1
3
datain_h3
-1
3
datain_h2
-1
3
datain_h1
-1
3
datain_h0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:0:qi|ddio_bidir_tkj:auto_generated
ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_bidir:\dqgen:1:qi|ddio_bidir_tkj:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ddrsp16a
# storage
db|leon3mp.(101).cnf
db|leon3mp.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ddr|ddrsp16a.vhd
60da4d54f6368f2015e77b934394cafb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
memtech
24
PARAMETER_SIGNED_DEC
USR
hindex
3
PARAMETER_SIGNED_DEC
USR
haddr
1024
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ioaddr
1
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
mhz
100
PARAMETER_SIGNED_DEC
USR
col
9
PARAMETER_SIGNED_DEC
USR
mbyte
32
PARAMETER_SIGNED_DEC
USR
fast
0
PARAMETER_SIGNED_DEC
USR
pwron
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
confapi
0
PARAMETER_SIGNED_DEC
USR
conf0
0
PARAMETER_SIGNED_DEC
USR
conf1
0
PARAMETER_SIGNED_DEC
USR
regoutput
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(102).cnf
db|leon3mp.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|syncram_2p.vhd
3a3f379b9fc6e53422fdf6d5ae4a9b0
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
abits
6
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allmem.vhd
4c90aaa01ab77c9d7426b1a5fb44a687
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(103).cnf
db|leon3mp.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|altera_mf|memory_altera_mf.vhd
68b31711b32d842634d516cdfff9e
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
6
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(104).cnf
db|leon3mp.(104).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_k4r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_k4r
# storage
db|leon3mp.(105).cnf
db|leon3mp.(105).cnf
# case_insensitive
# source_file
db|altsyncram_k4r.tdf
bd2cf073d679561124fb6dba3225dac
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_k4r:auto_generated
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
apbctrl
# storage
db|leon3mp.(106).cnf
db|leon3mp.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|grlib|amba|apbctrl.vhd
536e7a4bfc7a371be2353c29e1e58613
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
haddr
2048
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
nslaves
16
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
pslvdisable
0
PARAMETER_SIGNED_DEC
USR
mcheck
1
PARAMETER_SIGNED_DEC
USR
ccheck
1
PARAMETER_SIGNED_DEC
USR
 constraint(apbo)
0 to 15
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
apbctrl:apb0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
apbuart
# storage
db|leon3mp.(107).cnf
db|leon3mp.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|uart|apbuart.vhd
9a354d5bf23fa71176b455df1f127be
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
1
PARAMETER_SIGNED_DEC
USR
paddr
1
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
console
0
PARAMETER_SIGNED_DEC
USR
pirq
2
PARAMETER_SIGNED_DEC
USR
parity
1
PARAMETER_SIGNED_DEC
USR
flow
1
PARAMETER_SIGNED_DEC
USR
fifosize
8
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|uart|uart.vhd
4979cf78919e48fac9275a2bdbe911ef
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
apbuart:\ua1:uart1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
irqmp
# storage
db|leon3mp.(108).cnf
db|leon3mp.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|irqmp.vhd
8aff79fc3c27e9359b123f8bd6312bc
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
2
PARAMETER_SIGNED_DEC
USR
paddr
2
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
eirq
0
PARAMETER_SIGNED_DEC
USR
 constraint(irqi)
0 to 0
PARAMETER_STRING
USR
 constraint(irqo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
irqmp:\irqctrl:irqctrl0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
gptimer
# storage
db|leon3mp.(109).cnf
db|leon3mp.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|misc|gptimer.vhd
d42bcbbdacb237dabf379929a729762
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
3
PARAMETER_SIGNED_DEC
USR
paddr
3
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
8
PARAMETER_SIGNED_DEC
USR
sepirq
1
PARAMETER_SIGNED_DEC
USR
sbits
8
PARAMETER_SIGNED_DEC
USR
ntimers
2
PARAMETER_SIGNED_DEC
USR
nbits
32
PARAMETER_SIGNED_DEC
USR
wdog
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
gptimer:\gpt:timer0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
grgpio
# storage
db|leon3mp.(110).cnf
db|leon3mp.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|misc|grgpio.vhd
c46e441206cb7b0af50ecd3dfb18f7a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
5
PARAMETER_SIGNED_DEC
USR
paddr
5
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
imask
65535
PARAMETER_SIGNED_DEC
USR
nbits
32
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
bypass
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
bpdir
0
PARAMETER_SIGNED_DEC
USR
pirq
0
PARAMETER_SIGNED_DEC
USR
irqgen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
grgpio:\gpio0:grgpio0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
atactrl
# storage
db|leon3mp.(111).cnf
db|leon3mp.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ata|atactrl.vhd
273522ad5de1d9eb746df9a7cbf19a82
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
0
PARAMETER_SIGNED_DEC
USR
fdepth
8
PARAMETER_SIGNED_DEC
USR
mhindex
2
PARAMETER_SIGNED_DEC
USR
shindex
5
PARAMETER_SIGNED_DEC
USR
haddr
2560
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
10
PARAMETER_SIGNED_DEC
USR
mwdma
0
PARAMETER_SIGNED_DEC
USR
twidth
8
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|gaisler|misc|misc.vhd
1842cb9ddc87d9618e479e247b6945
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|gaisler|ata|ata_inf.vhd
d5bb3845f26c8f161ec1a784f53a48
..|..|lib|gaisler|ata|ata.vhd
3da3882cafc74368d1ed6a6c24439
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
..|..|lib|gaisler|ata|atactrl_nodma.vhd
cb22c6cc5772a3ce448c6eacb0f7654b
..|..|lib|opencores|occomp|occomp.vhd
afe865e1bd14b31fff68586a2aaf1de
..|..|lib|gaisler|ata|atactrl_dma.vhd
44b0c2108f5056c7e2111410f043e864
}
# hierarchies {
atactrl:\atac:atac0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
atactrl_nodma
# storage
db|leon3mp.(112).cnf
db|leon3mp.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ata|atactrl_nodma.vhd
cb22c6cc5772a3ce448c6eacb0f7654b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
5
PARAMETER_SIGNED_DEC
USR
haddr
2560
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
10
PARAMETER_SIGNED_DEC
USR
twidth
8
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
 constraint(ddin)
15 downto 0
PARAMETER_STRING
USR
 constraint(ddout)
15 downto 0
PARAMETER_STRING
USR
 constraint(da)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|ata|ata.vhd
3da3882cafc74368d1ed6a6c24439
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
..|..|lib|opencores|occomp|occomp.vhd
afe865e1bd14b31fff68586a2aaf1de
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ocidec2_amba_slave
# storage
db|leon3mp.(113).cnf
db|leon3mp.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|ata|ocidec2_amba_slave.vhd
b49ce0926e5089486a7424c9fb51ecf4
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
5
PARAMETER_SIGNED_DEC
USR
haddr
2560
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
10
PARAMETER_SIGNED_DEC
USR
deviceid
2
PARAMETER_SIGNED_DEC
USR
revisionno
0
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
dma_mode0_tm
0
PARAMETER_SIGNED_DEC
USR
dma_mode0_td
0
PARAMETER_SIGNED_DEC
USR
dma_mode0_teoc
0
PARAMETER_SIGNED_DEC
USR
 constraint(pioq)
15 downto 0
PARAMETER_STRING
USR
 constraint(pioa)
3 downto 0
PARAMETER_STRING
USR
 constraint(piod)
15 downto 0
PARAMETER_STRING
USR
 constraint(dmaq)
31 downto 0
PARAMETER_STRING
USR
 constraint(pio_cmdport_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_cmdport_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_cmdport_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_cmdport_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport0_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport0_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport0_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport0_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport1_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport1_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport1_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(pio_dport1_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev0_tm)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev0_td)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev0_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev1_tm)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev1_td)
7 downto 0
PARAMETER_STRING
USR
 constraint(dma_dev1_teoc)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|amba|devices.vhd
c5c3e5bb4f052ab88275264c77cb5
..|..|lib|gaisler|memctrl|memctrl.vhd
8be8b04cf758d8ddc2b95fb81f109725
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ocidec2_controller
# storage
db|leon3mp.(114).cnf
db|leon3mp.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ocidec2_controller.vhd
2147bc8b8082cf6d635e2f1de965b2de
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
twidth
8
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
 constraint(cmdport_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(pioa)
3 downto 0
PARAMETER_STRING
USR
 constraint(piod)
15 downto 0
PARAMETER_STRING
USR
 constraint(pioq)
15 downto 0
PARAMETER_STRING
USR
 constraint(ddi)
15 downto 0
PARAMETER_STRING
USR
 constraint(ddo)
15 downto 0
PARAMETER_STRING
USR
 constraint(da)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
atahost_pio_actrl
# storage
db|leon3mp.(115).cnf
db|leon3mp.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|atahost_pio_actrl.vhd
3a14659fbbb018e5e3ca2149ba54ae90
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
twidth
8
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
 constraint(cmdport_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(cmdport_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport0_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(dport1_teoc)
7 downto 0
PARAMETER_STRING
USR
 constraint(a)
3 downto 0
PARAMETER_STRING
USR
 constraint(q)
15 downto 0
PARAMETER_STRING
USR
 constraint(ddi)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
atahost_pio_tctrl
# storage
db|leon3mp.(116).cnf
db|leon3mp.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|atahost_pio_tctrl.vhd
849d126b34e45bc5eefa56d22f832e9
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
twidth
8
PARAMETER_SIGNED_DEC
USR
pio_mode0_t1
6
PARAMETER_SIGNED_DEC
USR
pio_mode0_t2
28
PARAMETER_SIGNED_DEC
USR
pio_mode0_t4
2
PARAMETER_SIGNED_DEC
USR
pio_mode0_teoc
23
PARAMETER_SIGNED_DEC
USR
 constraint(t1)
7 downto 0
PARAMETER_STRING
USR
 constraint(t2)
7 downto 0
PARAMETER_STRING
USR
 constraint(t4)
7 downto 0
PARAMETER_STRING
USR
 constraint(teoc)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ro_cnt
# storage
db|leon3mp.(117).cnf
db|leon3mp.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ro_cnt.vhd
b390ce1926ba2cd72e71bea77020ed7f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
ud
0
PARAMETER_SIGNED_DEC
USR
id
6
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:t1_cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ud_cnt
# storage
db|leon3mp.(118).cnf
db|leon3mp.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ud_cnt.vhd
a91840aca52c5afd87ae4c832a596b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
resd
6
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:t1_cnt|ud_cnt:cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ro_cnt
# storage
db|leon3mp.(119).cnf
db|leon3mp.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ro_cnt.vhd
b390ce1926ba2cd72e71bea77020ed7f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
ud
0
PARAMETER_SIGNED_DEC
USR
id
28
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:t2_cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ud_cnt
# storage
db|leon3mp.(120).cnf
db|leon3mp.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ud_cnt.vhd
a91840aca52c5afd87ae4c832a596b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
resd
28
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:t2_cnt|ud_cnt:cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ro_cnt
# storage
db|leon3mp.(121).cnf
db|leon3mp.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ro_cnt.vhd
b390ce1926ba2cd72e71bea77020ed7f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
ud
0
PARAMETER_SIGNED_DEC
USR
id
2
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:dhold_cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ud_cnt
# storage
db|leon3mp.(122).cnf
db|leon3mp.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ud_cnt.vhd
a91840aca52c5afd87ae4c832a596b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
resd
2
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:dhold_cnt|ud_cnt:cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ro_cnt
# storage
db|leon3mp.(123).cnf
db|leon3mp.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ro_cnt.vhd
b390ce1926ba2cd72e71bea77020ed7f
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
ud
0
PARAMETER_SIGNED_DEC
USR
id
23
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:eoc_cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ud_cnt
# storage
db|leon3mp.(124).cnf
db|leon3mp.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|opencores|ata|ud_cnt.vhd
a91840aca52c5afd87ae4c832a596b
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
resd
23
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_controller:u1|atahost_pio_actrl:pio_access_control|atahost_pio_tctrl:PIO_timing_controller|ro_cnt:eoc_cnt|ud_cnt:cnt
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopadv
# storage
db|leon3mp.(125).cnf
db|leon3mp.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|iopad.vhd
e3187883205dddd750f57c48b567c3de
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
16
PARAMETER_SIGNED_DEC
USR
oepol
1
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
15 downto 0
PARAMETER_STRING
USR
 constraint(i)
15 downto 0
PARAMETER_STRING
USR
 constraint(o)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
iopadv:\atac:ata_data_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
iopad
# storage
db|leon3mp.(126).cnf
db|leon3mp.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|iopad.vhd
e3187883205dddd750f57c48b567c3de
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
oepol
1
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
iopadv:\atac:ata_data_pad|iopad:\v:15:x0
iopadv:\atac:ata_data_pad|iopad:\v:14:x0
iopadv:\atac:ata_data_pad|iopad:\v:13:x0
iopadv:\atac:ata_data_pad|iopad:\v:12:x0
iopadv:\atac:ata_data_pad|iopad:\v:11:x0
iopadv:\atac:ata_data_pad|iopad:\v:10:x0
iopadv:\atac:ata_data_pad|iopad:\v:9:x0
iopadv:\atac:ata_data_pad|iopad:\v:8:x0
iopadv:\atac:ata_data_pad|iopad:\v:7:x0
iopadv:\atac:ata_data_pad|iopad:\v:6:x0
iopadv:\atac:ata_data_pad|iopad:\v:5:x0
iopadv:\atac:ata_data_pad|iopad:\v:4:x0
iopadv:\atac:ata_data_pad|iopad:\v:3:x0
iopadv:\atac:ata_data_pad|iopad:\v:2:x0
iopadv:\atac:ata_data_pad|iopad:\v:1:x0
iopadv:\atac:ata_data_pad|iopad:\v:0:x0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(127).cnf
db|leon3mp.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
3
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
2 downto 0
PARAMETER_STRING
USR
 constraint(i)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpadv:\atac:ata_da_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(128).cnf
db|leon3mp.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|techmap|maps|outpad.vhd
7f944fbaf9bb8fee7a92877a448adbb
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
24
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
8
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
7 downto 0
PARAMETER_STRING
USR
 constraint(i)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|techmap|maps|allpads.vhd
b596a9a42da84b86b1a78471c672da7
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
outpadv:\atac:cf_gnd_da_pad
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_hub
# storage
db|leon3mp.(129).cnf
db|leon3mp.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_hub.vhd
c315cd902cebeb67169645d735382fa6
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
3
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Stratix II
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00000000010000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
0
PARAMETER_UNKNOWN
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_jtag_state_machine
# storage
db|leon3mp.(130).cnf
db|leon3mp.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_hub.vhd
c315cd902cebeb67169645d735382fa6
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
3
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|leon3mp.(131).cnf
db|leon3mp.(131).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|lpm_shiftreg.tdf
3afc744803f77b6fa5676c390d0fb8f
6
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftin
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
c:|altera|71|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_decode
# storage
db|leon3mp.(132).cnf
db|leon3mp.(132).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.tdf
2c96824247814b7a1c43977e9c447c8
6
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_cpi
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
c:|altera|71|quartus|libraries|megafunctions|declut.inc
b1d5939399e5c04dfe1d209af8cc490
c:|altera|71|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
c:|altera|71|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
decode_cpi
# storage
db|leon3mp.(133).cnf
db|leon3mp.(133).cnf
# case_insensitive
# source_file
db|decode_cpi.tdf
c3492da8361c8b75188c46187bc25b0
6
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
sld_dffex
# storage
db|leon3mp.(134).cnf
db|leon3mp.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
1
PARAMETER_SIGNED_DEC
USR
 constraint(d)
0 downto 0
PARAMETER_STRING
USR
 constraint(q)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_dffex
# storage
db|leon3mp.(135).cnf
db|leon3mp.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
9
PARAMETER_SIGNED_DEC
USR
 constraint(d)
8 downto 0
PARAMETER_STRING
USR
 constraint(q)
8 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_dffex
# storage
db|leon3mp.(136).cnf
db|leon3mp.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
8
PARAMETER_SIGNED_DEC
USR
 constraint(d)
7 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|leon3mp.(137).cnf
db|leon3mp.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|sld_rom_sr.vhd
c0496ddc0b0b409b97e142c218615
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(138).cnf
db|leon3mp.(138).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
leon3mp0.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4dv
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_4dv
# storage
db|leon3mp.(139).cnf
db|leon3mp.(139).cnf
# case_insensitive
# source_file
db|altsyncram_4dv.tdf
7bc951d8ddb5667a8109157fd6103f
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
leon3mp0.rtl.mif
bd94904c27b5fd4da757ac8d9486cd59
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(140).cnf
db|leon3mp.(140).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
11
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
leon3mp1.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_jev
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_jev
# storage
db|leon3mp.(141).cnf
db|leon3mp.(141).cnf
# case_insensitive
# source_file
db|altsyncram_jev.tdf
7f5e9e613d9250b54522c56169c17a63
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
leon3mp1.rtl.mif
f2aa4ad6cd66c96f8d733c2dc6c73a5
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(142).cnf
db|leon3mp.(142).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|altsyncram.tdf
b69478c2691550fb7f5ef3923da937a
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_UNKNOWN
USR
WIDTHAD_A
5
PARAMETER_UNKNOWN
USR
NUMWORDS_A
32
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
leon3mp2.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5dv
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
c:|altera|71|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
c:|altera|71|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
c:|altera|71|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
c:|altera|71|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
c:|altera|71|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
c:|altera|71|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
c:|altera|71|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_5dv
# storage
db|leon3mp.(143).cnf
db|leon3mp.(143).cnf
# case_insensitive
# source_file
db|altsyncram_5dv.tdf
8cdf615c6b6c28517f0b9e6bda90bc
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
leon3mp2.rtl.mif
a6f47f53eace76b0b8b6581d3096162b
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_mult
# storage
db|leon3mp.(144).cnf
db|leon3mp.(144).cnf
# case_insensitive
# source_file
c:|altera|71|quartus|libraries|megafunctions|lpm_mult.tdf
405065fceca1fb710a566a7c655524
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
33
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
33
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
66
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
66
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_cp01
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
c:|altera|71|quartus|libraries|megafunctions|aglobal71.inc
80b63f71158cd1a01acf29ef94ccd6
c:|altera|71|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
c:|altera|71|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
c:|altera|71|quartus|libraries|megafunctions|multcore.inc
13b7e8bee916e23c5f79837e9c670
c:|altera|71|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
mult_cp01
# storage
db|leon3mp.(145).cnf
db|leon3mp.(145).cnf
# case_insensitive
# source_file
db|mult_cp01.tdf
75fd79551fc02d78d2311fe9fe6c8988
6
# user_parameter {
dataa_width
1
PARAMETER_UNKNOWN
DEF
datab_width
1
PARAMETER_UNKNOWN
DEF
datac_width
1
PARAMETER_UNKNOWN
DEF
datad_width
1
PARAMETER_UNKNOWN
DEF
dataout_width
144
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result65
-1
3
result64
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# lmf
c:|altera|71|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
iu3
# storage
db|leon3mp.(146).cnf
db|leon3mp.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|gaisler|leon3|iu3.vhd
ed348a30c337ceb304add32716983df
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nwin
8
PARAMETER_SIGNED_DEC
USR
isets
4
PARAMETER_SIGNED_DEC
USR
dsets
4
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
50
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
irfwt
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
2
PARAMETER_SIGNED_DEC
USR
svt
1
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
fabtech
24
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|gaisler|leon3|mmuconfig.vhd
ffea0fdb86f2e7bb26e6eaf93f1db
..|..|lib|gaisler|arith|arith.vhd
86bbe9ebde13f274874acfaa9c415f
..|..|lib|gaisler|leon3|libiu.vhd
f4dbcdc8bfe86cdbd45c342836919a46
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|sparc|sparc.vhd
fe677231112ed3de6738357e3f3b2c76
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_dc
# storage
db|leon3mp.(147).cnf
db|leon3mp.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_dc.vhd
959c492ea329cb299e1684e6530636
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
id
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_dc:bard_dc0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_dc
# storage
db|leon3mp.(148).cnf
db|leon3mp.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_dc.vhd
959c492ea329cb299e1684e6530636
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
id
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_dc:bard_dc1
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_dc
# storage
db|leon3mp.(149).cnf
db|leon3mp.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_dc.vhd
959c492ea329cb299e1684e6530636
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
id
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_dc:bard_dc2
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_dc
# storage
db|leon3mp.(150).cnf
db|leon3mp.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_dc.vhd
959c492ea329cb299e1684e6530636
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
id
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_dc:bard_dc3
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_ce
# storage
db|leon3mp.(151).cnf
db|leon3mp.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_ce.vhd
3dd09460adab139e4b9652d1273532a
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_ce:bard_ce0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
bard_ac
# storage
db|leon3mp.(152).cnf
db|leon3mp.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|lib|truth|bard|bard_ac.vhd
ab2c25828f5bb456cbb8e37d69599ed
4
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pclow
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
..|..|lib|techmap|gencomp|gencomp.vhd
81d4e13dca35cfb5bcc7543bb973ce
..|..|lib|grlib|amba|amba.vhd
ccffabeb71c29df0e53f5a4c29696133
..|..|lib|grlib|stdlib|stdlib.vhd
42c458df53827519c06c35be4378835
..|..|lib|gaisler|leon3|leon3.vhd
b49e2665458fbfc61832c3da5d5e46a0
..|..|lib|truth|bard|bard.vhd
e11da793bb51bdf6c4297743e704e80
..|..|lib|grlib|stdlib|config.vhd
f4e69d5d3706b29df8fd076cb161cc0
..|..|lib|grlib|stdlib|version.vhd
2222871de6b2977555762f32b242ce8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|bard_ac:bard_ac0
}
# lmf
c:|altera|71|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# complete
