<stg><name>L3_wlo</name>


<trans_list>

<trans id="964" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="2" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="268" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %p_read_1 = call half @_ssdm_op_Read.ap_auto.half(half %p_read51)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %p_read_2 = call half @_ssdm_op_Read.ap_auto.half(half %p_read50)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %p_read_3 = call half @_ssdm_op_Read.ap_auto.half(half %p_read49)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %p_read_4 = call half @_ssdm_op_Read.ap_auto.half(half %p_read48)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %p_read_5 = call half @_ssdm_op_Read.ap_auto.half(half %p_read47)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %p_read_6 = call half @_ssdm_op_Read.ap_auto.half(half %p_read46)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %p_read_7 = call half @_ssdm_op_Read.ap_auto.half(half %p_read45)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %p_read_8 = call half @_ssdm_op_Read.ap_auto.half(half %p_read44)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %p_read_9 = call half @_ssdm_op_Read.ap_auto.half(half %p_read43)

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %p_read_10 = call half @_ssdm_op_Read.ap_auto.half(half %p_read42)

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %p_read_11 = call half @_ssdm_op_Read.ap_auto.half(half %p_read41)

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %p_read_12 = call half @_ssdm_op_Read.ap_auto.half(half %p_read40)

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %p_read_13 = call half @_ssdm_op_Read.ap_auto.half(half %p_read39)

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %p_read_14 = call half @_ssdm_op_Read.ap_auto.half(half %p_read38)

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %p_read_15 = call half @_ssdm_op_Read.ap_auto.half(half %p_read37)

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %p_read_16 = call half @_ssdm_op_Read.ap_auto.half(half %p_read36)

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %p_read_17 = call half @_ssdm_op_Read.ap_auto.half(half %p_read35)

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %p_read_18 = call half @_ssdm_op_Read.ap_auto.half(half %p_read34)

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %p_read_19 = call half @_ssdm_op_Read.ap_auto.half(half %p_read33)

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %p_read_20 = call half @_ssdm_op_Read.ap_auto.half(half %p_read32)

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %p_read_21 = call half @_ssdm_op_Read.ap_auto.half(half %p_read31)

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %p_read_22 = call half @_ssdm_op_Read.ap_auto.half(half %p_read30)

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %p_read_23 = call half @_ssdm_op_Read.ap_auto.half(half %p_read29)

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %p_read_24 = call half @_ssdm_op_Read.ap_auto.half(half %p_read28)

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %p_read_25 = call half @_ssdm_op_Read.ap_auto.half(half %p_read27)

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %p_read_26 = call half @_ssdm_op_Read.ap_auto.half(half %p_read26)

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %p_read_27 = call half @_ssdm_op_Read.ap_auto.half(half %p_read25)

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %p_read_28 = call half @_ssdm_op_Read.ap_auto.half(half %p_read24)

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %p_read_29 = call half @_ssdm_op_Read.ap_auto.half(half %p_read23)

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %p_read_30 = call half @_ssdm_op_Read.ap_auto.half(half %p_read22)

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %p_read_31 = call half @_ssdm_op_Read.ap_auto.half(half %p_read21)

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %p_read_32 = call half @_ssdm_op_Read.ap_auto.half(half %p_read20)

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %p_read_33 = call half @_ssdm_op_Read.ap_auto.half(half %p_read19)

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %p_read_34 = call half @_ssdm_op_Read.ap_auto.half(half %p_read18)

]]></Node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %p_read_35 = call half @_ssdm_op_Read.ap_auto.half(half %p_read17)

]]></Node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %p_read_36 = call half @_ssdm_op_Read.ap_auto.half(half %p_read16)

]]></Node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %p_read_37 = call half @_ssdm_op_Read.ap_auto.half(half %p_read15)

]]></Node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  %p_read_38 = call half @_ssdm_op_Read.ap_auto.half(half %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %p_read_39 = call half @_ssdm_op_Read.ap_auto.half(half %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %p_read_40 = call half @_ssdm_op_Read.ap_auto.half(half %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %p_read_41 = call half @_ssdm_op_Read.ap_auto.half(half %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  %p_read_42 = call half @_ssdm_op_Read.ap_auto.half(half %p_read10)

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %p_read_43 = call half @_ssdm_op_Read.ap_auto.half(half %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %p_read_44 = call half @_ssdm_op_Read.ap_auto.half(half %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %p_read_45 = call half @_ssdm_op_Read.ap_auto.half(half %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %p_read_46 = call half @_ssdm_op_Read.ap_auto.half(half %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %p_read_47 = call half @_ssdm_op_Read.ap_auto.half(half %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %p_read_48 = call half @_ssdm_op_Read.ap_auto.half(half %p_read4)

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %p_read_49 = call half @_ssdm_op_Read.ap_auto.half(half %p_read3)

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %p_read_50 = call half @_ssdm_op_Read.ap_auto.half(half %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %p_read_51 = call half @_ssdm_op_Read.ap_auto.half(half %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %p_read641 = call half @_ssdm_op_Read.ap_auto.half(half %p_read)

]]></Node>
<StgValue><ssdm name="p_read641"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %1

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %layer_3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln514 = icmp eq i7 %i_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln514"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln514, label %2, label %layer_3

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
layer_3:3  %zext_ln518 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:6  %L2_WEIGHTS_0_addr = getelementptr [104 x half]* @L2_WEIGHTS_0, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_0_addr"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="7">
<![CDATA[
layer_3:7  %L2_WEIGHTS_0_load = load half* %L2_WEIGHTS_0_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_0_load"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:10  %L2_WEIGHTS_1_addr = getelementptr [104 x half]* @L2_WEIGHTS_1, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_1_addr"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
layer_3:11  %L2_WEIGHTS_1_load = load half* %L2_WEIGHTS_1_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_1_load"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:14  %L2_WEIGHTS_2_addr = getelementptr [104 x half]* @L2_WEIGHTS_2, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_2_addr"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="7">
<![CDATA[
layer_3:15  %L2_WEIGHTS_2_load = load half* %L2_WEIGHTS_2_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_2_load"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:18  %L2_WEIGHTS_3_addr = getelementptr [104 x half]* @L2_WEIGHTS_3, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_3_addr"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="7">
<![CDATA[
layer_3:19  %L2_WEIGHTS_3_load = load half* %L2_WEIGHTS_3_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_3_load"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:22  %L2_WEIGHTS_4_addr = getelementptr [104 x half]* @L2_WEIGHTS_4, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_4_addr"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
layer_3:23  %L2_WEIGHTS_4_load = load half* %L2_WEIGHTS_4_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_4_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:26  %L2_WEIGHTS_5_addr = getelementptr [104 x half]* @L2_WEIGHTS_5, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_5_addr"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
layer_3:27  %L2_WEIGHTS_5_load = load half* %L2_WEIGHTS_5_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_5_load"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:30  %L2_WEIGHTS_6_addr = getelementptr [104 x half]* @L2_WEIGHTS_6, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_6_addr"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
layer_3:31  %L2_WEIGHTS_6_load = load half* %L2_WEIGHTS_6_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_6_load"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:34  %L2_WEIGHTS_7_addr = getelementptr [104 x half]* @L2_WEIGHTS_7, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_7_addr"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="7">
<![CDATA[
layer_3:35  %L2_WEIGHTS_7_load = load half* %L2_WEIGHTS_7_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_7_load"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:38  %L2_WEIGHTS_8_addr = getelementptr [104 x half]* @L2_WEIGHTS_8, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_8_addr"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="7">
<![CDATA[
layer_3:39  %L2_WEIGHTS_8_load = load half* %L2_WEIGHTS_8_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_8_load"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:42  %L2_WEIGHTS_9_addr = getelementptr [104 x half]* @L2_WEIGHTS_9, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_9_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
layer_3:43  %L2_WEIGHTS_9_load = load half* %L2_WEIGHTS_9_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_9_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:46  %L2_WEIGHTS_10_addr = getelementptr [104 x half]* @L2_WEIGHTS_10, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_10_addr"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
layer_3:47  %L2_WEIGHTS_10_load = load half* %L2_WEIGHTS_10_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_10_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:50  %L2_WEIGHTS_11_addr = getelementptr [104 x half]* @L2_WEIGHTS_11, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_11_addr"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
layer_3:51  %L2_WEIGHTS_11_load = load half* %L2_WEIGHTS_11_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_11_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:54  %L2_WEIGHTS_12_addr = getelementptr [104 x half]* @L2_WEIGHTS_12, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_12_addr"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="7">
<![CDATA[
layer_3:55  %L2_WEIGHTS_12_load = load half* %L2_WEIGHTS_12_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_12_load"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:58  %L2_WEIGHTS_13_addr = getelementptr [104 x half]* @L2_WEIGHTS_13, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_13_addr"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="7">
<![CDATA[
layer_3:59  %L2_WEIGHTS_13_load = load half* %L2_WEIGHTS_13_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_13_load"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:62  %L2_WEIGHTS_14_addr = getelementptr [104 x half]* @L2_WEIGHTS_14, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_14_addr"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
layer_3:63  %L2_WEIGHTS_14_load = load half* %L2_WEIGHTS_14_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_14_load"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:66  %L2_WEIGHTS_15_addr = getelementptr [104 x half]* @L2_WEIGHTS_15, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_15_addr"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="7">
<![CDATA[
layer_3:67  %L2_WEIGHTS_15_load = load half* %L2_WEIGHTS_15_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_15_load"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:70  %L2_WEIGHTS_16_addr = getelementptr [104 x half]* @L2_WEIGHTS_16, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_16_addr"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="7">
<![CDATA[
layer_3:71  %L2_WEIGHTS_16_load = load half* %L2_WEIGHTS_16_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_16_load"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:74  %L2_WEIGHTS_17_addr = getelementptr [104 x half]* @L2_WEIGHTS_17, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_17_addr"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="7">
<![CDATA[
layer_3:75  %L2_WEIGHTS_17_load = load half* %L2_WEIGHTS_17_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_17_load"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:78  %L2_WEIGHTS_18_addr = getelementptr [104 x half]* @L2_WEIGHTS_18, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_18_addr"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="7">
<![CDATA[
layer_3:79  %L2_WEIGHTS_18_load = load half* %L2_WEIGHTS_18_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_18_load"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:82  %L2_WEIGHTS_19_addr = getelementptr [104 x half]* @L2_WEIGHTS_19, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_19_addr"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
layer_3:83  %L2_WEIGHTS_19_load = load half* %L2_WEIGHTS_19_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_19_load"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:86  %L2_WEIGHTS_20_addr = getelementptr [104 x half]* @L2_WEIGHTS_20, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_20_addr"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="7">
<![CDATA[
layer_3:87  %L2_WEIGHTS_20_load = load half* %L2_WEIGHTS_20_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_20_load"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:90  %L2_WEIGHTS_21_addr = getelementptr [104 x half]* @L2_WEIGHTS_21, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_21_addr"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="7">
<![CDATA[
layer_3:91  %L2_WEIGHTS_21_load = load half* %L2_WEIGHTS_21_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_21_load"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:94  %L2_WEIGHTS_22_addr = getelementptr [104 x half]* @L2_WEIGHTS_22, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_22_addr"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="7">
<![CDATA[
layer_3:95  %L2_WEIGHTS_22_load = load half* %L2_WEIGHTS_22_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_22_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:98  %L2_WEIGHTS_23_addr = getelementptr [104 x half]* @L2_WEIGHTS_23, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_23_addr"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="7">
<![CDATA[
layer_3:99  %L2_WEIGHTS_23_load = load half* %L2_WEIGHTS_23_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_23_load"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:102  %L2_WEIGHTS_24_addr = getelementptr [104 x half]* @L2_WEIGHTS_24, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_24_addr"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
layer_3:103  %L2_WEIGHTS_24_load = load half* %L2_WEIGHTS_24_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_24_load"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:106  %L2_WEIGHTS_25_addr = getelementptr [104 x half]* @L2_WEIGHTS_25, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_25_addr"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="7">
<![CDATA[
layer_3:107  %L2_WEIGHTS_25_load = load half* %L2_WEIGHTS_25_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_25_load"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:110  %L2_WEIGHTS_26_addr = getelementptr [104 x half]* @L2_WEIGHTS_26, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_26_addr"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="7">
<![CDATA[
layer_3:111  %L2_WEIGHTS_26_load = load half* %L2_WEIGHTS_26_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_26_load"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:114  %L2_WEIGHTS_27_addr = getelementptr [104 x half]* @L2_WEIGHTS_27, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_27_addr"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="7">
<![CDATA[
layer_3:115  %L2_WEIGHTS_27_load = load half* %L2_WEIGHTS_27_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_27_load"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:118  %L2_WEIGHTS_28_addr = getelementptr [104 x half]* @L2_WEIGHTS_28, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_28_addr"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="7">
<![CDATA[
layer_3:119  %L2_WEIGHTS_28_load = load half* %L2_WEIGHTS_28_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_28_load"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:122  %L2_WEIGHTS_29_addr = getelementptr [104 x half]* @L2_WEIGHTS_29, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_29_addr"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="7">
<![CDATA[
layer_3:123  %L2_WEIGHTS_29_load = load half* %L2_WEIGHTS_29_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_29_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:126  %L2_WEIGHTS_30_addr = getelementptr [104 x half]* @L2_WEIGHTS_30, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_30_addr"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="7">
<![CDATA[
layer_3:127  %L2_WEIGHTS_30_load = load half* %L2_WEIGHTS_30_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_30_load"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:130  %L2_WEIGHTS_31_addr = getelementptr [104 x half]* @L2_WEIGHTS_31, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_31_addr"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="7">
<![CDATA[
layer_3:131  %L2_WEIGHTS_31_load = load half* %L2_WEIGHTS_31_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_31_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:134  %L2_WEIGHTS_32_addr = getelementptr [104 x half]* @L2_WEIGHTS_32, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_32_addr"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="7">
<![CDATA[
layer_3:135  %L2_WEIGHTS_32_load = load half* %L2_WEIGHTS_32_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_32_load"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:138  %L2_WEIGHTS_33_addr = getelementptr [104 x half]* @L2_WEIGHTS_33, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_33_addr"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="7">
<![CDATA[
layer_3:139  %L2_WEIGHTS_33_load = load half* %L2_WEIGHTS_33_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_33_load"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:142  %L2_WEIGHTS_34_addr = getelementptr [104 x half]* @L2_WEIGHTS_34, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_34_addr"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="7">
<![CDATA[
layer_3:143  %L2_WEIGHTS_34_load = load half* %L2_WEIGHTS_34_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_34_load"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:146  %L2_WEIGHTS_35_addr = getelementptr [104 x half]* @L2_WEIGHTS_35, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_35_addr"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="7">
<![CDATA[
layer_3:147  %L2_WEIGHTS_35_load = load half* %L2_WEIGHTS_35_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_35_load"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:150  %L2_WEIGHTS_36_addr = getelementptr [104 x half]* @L2_WEIGHTS_36, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_36_addr"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="7">
<![CDATA[
layer_3:151  %L2_WEIGHTS_36_load = load half* %L2_WEIGHTS_36_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_36_load"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:154  %L2_WEIGHTS_37_addr = getelementptr [104 x half]* @L2_WEIGHTS_37, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_37_addr"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="7">
<![CDATA[
layer_3:155  %L2_WEIGHTS_37_load = load half* %L2_WEIGHTS_37_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_37_load"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:158  %L2_WEIGHTS_38_addr = getelementptr [104 x half]* @L2_WEIGHTS_38, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_38_addr"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="7">
<![CDATA[
layer_3:159  %L2_WEIGHTS_38_load = load half* %L2_WEIGHTS_38_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_38_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:162  %L2_WEIGHTS_39_addr = getelementptr [104 x half]* @L2_WEIGHTS_39, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_39_addr"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="7">
<![CDATA[
layer_3:163  %L2_WEIGHTS_39_load = load half* %L2_WEIGHTS_39_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_39_load"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:166  %L2_WEIGHTS_40_addr = getelementptr [104 x half]* @L2_WEIGHTS_40, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_40_addr"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="7">
<![CDATA[
layer_3:167  %L2_WEIGHTS_40_load = load half* %L2_WEIGHTS_40_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_40_load"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:170  %L2_WEIGHTS_41_addr = getelementptr [104 x half]* @L2_WEIGHTS_41, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_41_addr"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="7">
<![CDATA[
layer_3:171  %L2_WEIGHTS_41_load = load half* %L2_WEIGHTS_41_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_41_load"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:174  %L2_WEIGHTS_42_addr = getelementptr [104 x half]* @L2_WEIGHTS_42, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_42_addr"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="7">
<![CDATA[
layer_3:175  %L2_WEIGHTS_42_load = load half* %L2_WEIGHTS_42_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_42_load"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:178  %L2_WEIGHTS_43_addr = getelementptr [104 x half]* @L2_WEIGHTS_43, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_43_addr"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
layer_3:179  %L2_WEIGHTS_43_load = load half* %L2_WEIGHTS_43_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_43_load"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:182  %L2_WEIGHTS_44_addr = getelementptr [104 x half]* @L2_WEIGHTS_44, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_44_addr"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="7">
<![CDATA[
layer_3:183  %L2_WEIGHTS_44_load = load half* %L2_WEIGHTS_44_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_44_load"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:186  %L2_WEIGHTS_45_addr = getelementptr [104 x half]* @L2_WEIGHTS_45, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_45_addr"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="7">
<![CDATA[
layer_3:187  %L2_WEIGHTS_45_load = load half* %L2_WEIGHTS_45_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_45_load"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:190  %L2_WEIGHTS_46_addr = getelementptr [104 x half]* @L2_WEIGHTS_46, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_46_addr"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="7">
<![CDATA[
layer_3:191  %L2_WEIGHTS_46_load = load half* %L2_WEIGHTS_46_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_46_load"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:194  %L2_WEIGHTS_47_addr = getelementptr [104 x half]* @L2_WEIGHTS_47, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_47_addr"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="7">
<![CDATA[
layer_3:195  %L2_WEIGHTS_47_load = load half* %L2_WEIGHTS_47_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_47_load"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:198  %L2_WEIGHTS_48_addr = getelementptr [104 x half]* @L2_WEIGHTS_48, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_48_addr"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="7">
<![CDATA[
layer_3:199  %L2_WEIGHTS_48_load = load half* %L2_WEIGHTS_48_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_48_load"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:202  %L2_WEIGHTS_49_addr = getelementptr [104 x half]* @L2_WEIGHTS_49, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_49_addr"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="7">
<![CDATA[
layer_3:203  %L2_WEIGHTS_49_load = load half* %L2_WEIGHTS_49_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_49_load"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:206  %L2_WEIGHTS_50_addr = getelementptr [104 x half]* @L2_WEIGHTS_50, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_50_addr"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="7">
<![CDATA[
layer_3:207  %L2_WEIGHTS_50_load = load half* %L2_WEIGHTS_50_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_50_load"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:210  %L2_WEIGHTS_51_addr = getelementptr [104 x half]* @L2_WEIGHTS_51, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_51_addr"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="7">
<![CDATA[
layer_3:211  %L2_WEIGHTS_51_load = load half* %L2_WEIGHTS_51_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_51_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="433" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="7">
<![CDATA[
layer_3:7  %L2_WEIGHTS_0_load = load half* %L2_WEIGHTS_0_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_0_load"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
layer_3:11  %L2_WEIGHTS_1_load = load half* %L2_WEIGHTS_1_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_1_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="7">
<![CDATA[
layer_3:15  %L2_WEIGHTS_2_load = load half* %L2_WEIGHTS_2_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_2_load"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="7">
<![CDATA[
layer_3:19  %L2_WEIGHTS_3_load = load half* %L2_WEIGHTS_3_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_3_load"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
layer_3:23  %L2_WEIGHTS_4_load = load half* %L2_WEIGHTS_4_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_4_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
layer_3:27  %L2_WEIGHTS_5_load = load half* %L2_WEIGHTS_5_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_5_load"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
layer_3:31  %L2_WEIGHTS_6_load = load half* %L2_WEIGHTS_6_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_6_load"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="7">
<![CDATA[
layer_3:35  %L2_WEIGHTS_7_load = load half* %L2_WEIGHTS_7_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_7_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="7">
<![CDATA[
layer_3:39  %L2_WEIGHTS_8_load = load half* %L2_WEIGHTS_8_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_8_load"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
layer_3:43  %L2_WEIGHTS_9_load = load half* %L2_WEIGHTS_9_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_9_load"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
layer_3:47  %L2_WEIGHTS_10_load = load half* %L2_WEIGHTS_10_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_10_load"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
layer_3:51  %L2_WEIGHTS_11_load = load half* %L2_WEIGHTS_11_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_11_load"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="7">
<![CDATA[
layer_3:55  %L2_WEIGHTS_12_load = load half* %L2_WEIGHTS_12_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_12_load"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="7">
<![CDATA[
layer_3:59  %L2_WEIGHTS_13_load = load half* %L2_WEIGHTS_13_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_13_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
layer_3:63  %L2_WEIGHTS_14_load = load half* %L2_WEIGHTS_14_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_14_load"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="7">
<![CDATA[
layer_3:67  %L2_WEIGHTS_15_load = load half* %L2_WEIGHTS_15_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_15_load"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="7">
<![CDATA[
layer_3:71  %L2_WEIGHTS_16_load = load half* %L2_WEIGHTS_16_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_16_load"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="7">
<![CDATA[
layer_3:75  %L2_WEIGHTS_17_load = load half* %L2_WEIGHTS_17_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_17_load"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="7">
<![CDATA[
layer_3:79  %L2_WEIGHTS_18_load = load half* %L2_WEIGHTS_18_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_18_load"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="7">
<![CDATA[
layer_3:83  %L2_WEIGHTS_19_load = load half* %L2_WEIGHTS_19_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_19_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="7">
<![CDATA[
layer_3:87  %L2_WEIGHTS_20_load = load half* %L2_WEIGHTS_20_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_20_load"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="7">
<![CDATA[
layer_3:91  %L2_WEIGHTS_21_load = load half* %L2_WEIGHTS_21_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_21_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="7">
<![CDATA[
layer_3:95  %L2_WEIGHTS_22_load = load half* %L2_WEIGHTS_22_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_22_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="7">
<![CDATA[
layer_3:99  %L2_WEIGHTS_23_load = load half* %L2_WEIGHTS_23_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_23_load"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="7">
<![CDATA[
layer_3:103  %L2_WEIGHTS_24_load = load half* %L2_WEIGHTS_24_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_24_load"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="7">
<![CDATA[
layer_3:107  %L2_WEIGHTS_25_load = load half* %L2_WEIGHTS_25_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_25_load"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="7">
<![CDATA[
layer_3:111  %L2_WEIGHTS_26_load = load half* %L2_WEIGHTS_26_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_26_load"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="7">
<![CDATA[
layer_3:115  %L2_WEIGHTS_27_load = load half* %L2_WEIGHTS_27_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_27_load"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="7">
<![CDATA[
layer_3:119  %L2_WEIGHTS_28_load = load half* %L2_WEIGHTS_28_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_28_load"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="7">
<![CDATA[
layer_3:123  %L2_WEIGHTS_29_load = load half* %L2_WEIGHTS_29_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_29_load"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="7">
<![CDATA[
layer_3:127  %L2_WEIGHTS_30_load = load half* %L2_WEIGHTS_30_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_30_load"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="7">
<![CDATA[
layer_3:131  %L2_WEIGHTS_31_load = load half* %L2_WEIGHTS_31_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_31_load"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="7">
<![CDATA[
layer_3:135  %L2_WEIGHTS_32_load = load half* %L2_WEIGHTS_32_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_32_load"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="7">
<![CDATA[
layer_3:139  %L2_WEIGHTS_33_load = load half* %L2_WEIGHTS_33_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_33_load"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="7">
<![CDATA[
layer_3:143  %L2_WEIGHTS_34_load = load half* %L2_WEIGHTS_34_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_34_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="7">
<![CDATA[
layer_3:147  %L2_WEIGHTS_35_load = load half* %L2_WEIGHTS_35_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_35_load"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="7">
<![CDATA[
layer_3:151  %L2_WEIGHTS_36_load = load half* %L2_WEIGHTS_36_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_36_load"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="7">
<![CDATA[
layer_3:155  %L2_WEIGHTS_37_load = load half* %L2_WEIGHTS_37_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_37_load"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="7">
<![CDATA[
layer_3:159  %L2_WEIGHTS_38_load = load half* %L2_WEIGHTS_38_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_38_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="7">
<![CDATA[
layer_3:163  %L2_WEIGHTS_39_load = load half* %L2_WEIGHTS_39_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_39_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="7">
<![CDATA[
layer_3:167  %L2_WEIGHTS_40_load = load half* %L2_WEIGHTS_40_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_40_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="7">
<![CDATA[
layer_3:171  %L2_WEIGHTS_41_load = load half* %L2_WEIGHTS_41_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_41_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="7">
<![CDATA[
layer_3:175  %L2_WEIGHTS_42_load = load half* %L2_WEIGHTS_42_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_42_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="7">
<![CDATA[
layer_3:179  %L2_WEIGHTS_43_load = load half* %L2_WEIGHTS_43_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_43_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="7">
<![CDATA[
layer_3:183  %L2_WEIGHTS_44_load = load half* %L2_WEIGHTS_44_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_44_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="7">
<![CDATA[
layer_3:187  %L2_WEIGHTS_45_load = load half* %L2_WEIGHTS_45_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_45_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="7">
<![CDATA[
layer_3:191  %L2_WEIGHTS_46_load = load half* %L2_WEIGHTS_46_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_46_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="7">
<![CDATA[
layer_3:195  %L2_WEIGHTS_47_load = load half* %L2_WEIGHTS_47_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_47_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="7">
<![CDATA[
layer_3:199  %L2_WEIGHTS_48_load = load half* %L2_WEIGHTS_48_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_48_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="7">
<![CDATA[
layer_3:203  %L2_WEIGHTS_49_load = load half* %L2_WEIGHTS_49_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_49_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="7">
<![CDATA[
layer_3:207  %L2_WEIGHTS_50_load = load half* %L2_WEIGHTS_50_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_50_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="7">
<![CDATA[
layer_3:211  %L2_WEIGHTS_51_load = load half* %L2_WEIGHTS_51_addr, align 2

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_51_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="485" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:8  %tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:12  %tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:16  %tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:20  %tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:24  %tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:28  %tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:32  %tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:36  %tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:40  %tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:44  %tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:48  %tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:52  %tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:56  %tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="498" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:8  %tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:12  %tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:16  %tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:20  %tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:24  %tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:28  %tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:32  %tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:36  %tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:40  %tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:44  %tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:48  %tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:52  %tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:56  %tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:60  %tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:64  %tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:68  %tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:72  %tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:76  %tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:80  %tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:84  %tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:88  %tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:92  %tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:96  %tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:100  %tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:104  %tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:108  %tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:4  %L2_BIAS_addr = getelementptr inbounds [104 x half]* @L2_BIAS, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="L2_BIAS_addr"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="7">
<![CDATA[
layer_3:5  %before_relu = load half* %L2_BIAS_addr, align 2

]]></Node>
<StgValue><ssdm name="before_relu"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:8  %tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:12  %tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:16  %tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:20  %tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:24  %tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:28  %tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:32  %tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:36  %tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:40  %tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:44  %tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:48  %tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:52  %tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:56  %tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:60  %tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:64  %tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:68  %tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:72  %tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:76  %tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:80  %tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:84  %tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:88  %tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:92  %tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:96  %tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:100  %tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:104  %tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:108  %tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:112  %tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:116  %tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:120  %tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:124  %tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:128  %tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:132  %tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:136  %tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:140  %tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:144  %tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:148  %tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:152  %tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:156  %tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:160  %tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="565" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="7">
<![CDATA[
layer_3:5  %before_relu = load half* %L2_BIAS_addr, align 2

]]></Node>
<StgValue><ssdm name="before_relu"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:8  %tmp5 = fmul half %L2_WEIGHTS_0_load, %p_read641

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:12  %tmp_1 = fmul half %L2_WEIGHTS_1_load, %p_read_51

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:16  %tmp_2 = fmul half %L2_WEIGHTS_2_load, %p_read_50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:20  %tmp_3 = fmul half %L2_WEIGHTS_3_load, %p_read_49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:24  %tmp_4 = fmul half %L2_WEIGHTS_4_load, %p_read_48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:28  %tmp_5 = fmul half %L2_WEIGHTS_5_load, %p_read_47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:32  %tmp_6 = fmul half %L2_WEIGHTS_6_load, %p_read_46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:36  %tmp_7 = fmul half %L2_WEIGHTS_7_load, %p_read_45

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:40  %tmp_8 = fmul half %L2_WEIGHTS_8_load, %p_read_44

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:44  %tmp_9 = fmul half %L2_WEIGHTS_9_load, %p_read_43

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:48  %tmp_s = fmul half %L2_WEIGHTS_10_load, %p_read_42

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:52  %tmp_10 = fmul half %L2_WEIGHTS_11_load, %p_read_41

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:56  %tmp_11 = fmul half %L2_WEIGHTS_12_load, %p_read_40

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:60  %tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:64  %tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:68  %tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:72  %tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:76  %tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:80  %tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:84  %tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:88  %tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:92  %tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:96  %tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:100  %tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:104  %tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:108  %tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:112  %tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:116  %tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:120  %tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:124  %tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:128  %tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:132  %tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:136  %tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:140  %tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:144  %tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:148  %tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:152  %tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:156  %tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:160  %tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:164  %tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:168  %tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:172  %tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:176  %tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:180  %tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:184  %tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:188  %tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:192  %tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:196  %tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:200  %tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:204  %tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:208  %tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:212  %tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="618" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:9  %before_relu_1 = fadd half %before_relu, %tmp5

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:60  %tmp_12 = fmul half %L2_WEIGHTS_13_load, %p_read_39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:64  %tmp_13 = fmul half %L2_WEIGHTS_14_load, %p_read_38

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:68  %tmp_14 = fmul half %L2_WEIGHTS_15_load, %p_read_37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:72  %tmp_15 = fmul half %L2_WEIGHTS_16_load, %p_read_36

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:76  %tmp_16 = fmul half %L2_WEIGHTS_17_load, %p_read_35

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:80  %tmp_17 = fmul half %L2_WEIGHTS_18_load, %p_read_34

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:84  %tmp_18 = fmul half %L2_WEIGHTS_19_load, %p_read_33

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:88  %tmp_19 = fmul half %L2_WEIGHTS_20_load, %p_read_32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:92  %tmp_20 = fmul half %L2_WEIGHTS_21_load, %p_read_31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:96  %tmp_21 = fmul half %L2_WEIGHTS_22_load, %p_read_30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:100  %tmp_22 = fmul half %L2_WEIGHTS_23_load, %p_read_29

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:104  %tmp_23 = fmul half %L2_WEIGHTS_24_load, %p_read_28

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:108  %tmp_24 = fmul half %L2_WEIGHTS_25_load, %p_read_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:112  %tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:116  %tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:120  %tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:124  %tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:128  %tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:132  %tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:136  %tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:140  %tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:144  %tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:148  %tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:152  %tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:156  %tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:160  %tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:164  %tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:168  %tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:172  %tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:176  %tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:180  %tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:184  %tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:188  %tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:192  %tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:196  %tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:200  %tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:204  %tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:208  %tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:212  %tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="658" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:9  %before_relu_1 = fadd half %before_relu, %tmp5

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:112  %tmp_25 = fmul half %L2_WEIGHTS_26_load, %p_read_26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:116  %tmp_26 = fmul half %L2_WEIGHTS_27_load, %p_read_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:120  %tmp_27 = fmul half %L2_WEIGHTS_28_load, %p_read_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:124  %tmp_28 = fmul half %L2_WEIGHTS_29_load, %p_read_23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:128  %tmp_29 = fmul half %L2_WEIGHTS_30_load, %p_read_22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:132  %tmp_30 = fmul half %L2_WEIGHTS_31_load, %p_read_21

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:136  %tmp_31 = fmul half %L2_WEIGHTS_32_load, %p_read_20

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:140  %tmp_32 = fmul half %L2_WEIGHTS_33_load, %p_read_19

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:144  %tmp_33 = fmul half %L2_WEIGHTS_34_load, %p_read_18

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:148  %tmp_34 = fmul half %L2_WEIGHTS_35_load, %p_read_17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:152  %tmp_35 = fmul half %L2_WEIGHTS_36_load, %p_read_16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:156  %tmp_36 = fmul half %L2_WEIGHTS_37_load, %p_read_15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:160  %tmp_37 = fmul half %L2_WEIGHTS_38_load, %p_read_14

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:164  %tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:168  %tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:172  %tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:176  %tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:180  %tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:184  %tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:188  %tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:192  %tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:196  %tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:200  %tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:204  %tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:208  %tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:212  %tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="685" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:9  %before_relu_1 = fadd half %before_relu, %tmp5

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:164  %tmp_38 = fmul half %L2_WEIGHTS_39_load, %p_read_13

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:168  %tmp_39 = fmul half %L2_WEIGHTS_40_load, %p_read_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:172  %tmp_40 = fmul half %L2_WEIGHTS_41_load, %p_read_11

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:176  %tmp_41 = fmul half %L2_WEIGHTS_42_load, %p_read_10

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:180  %tmp_42 = fmul half %L2_WEIGHTS_43_load, %p_read_9

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:184  %tmp_43 = fmul half %L2_WEIGHTS_44_load, %p_read_8

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:188  %tmp_44 = fmul half %L2_WEIGHTS_45_load, %p_read_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:192  %tmp_45 = fmul half %L2_WEIGHTS_46_load, %p_read_6

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:196  %tmp_46 = fmul half %L2_WEIGHTS_47_load, %p_read_5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:200  %tmp_47 = fmul half %L2_WEIGHTS_48_load, %p_read_4

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:204  %tmp_48 = fmul half %L2_WEIGHTS_49_load, %p_read_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:208  %tmp_49 = fmul half %L2_WEIGHTS_50_load, %p_read_2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:212  %tmp_50 = fmul half %L2_WEIGHTS_51_load, %p_read_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="699" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:9  %before_relu_1 = fadd half %before_relu, %tmp5

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="700" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:9  %before_relu_1 = fadd half %before_relu, %tmp5

]]></Node>
<StgValue><ssdm name="before_relu_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="701" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:13  %before_relu_1_1 = fadd half %before_relu_1, %tmp_1

]]></Node>
<StgValue><ssdm name="before_relu_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="702" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:13  %before_relu_1_1 = fadd half %before_relu_1, %tmp_1

]]></Node>
<StgValue><ssdm name="before_relu_1_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="703" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:13  %before_relu_1_1 = fadd half %before_relu_1, %tmp_1

]]></Node>
<StgValue><ssdm name="before_relu_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="704" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:13  %before_relu_1_1 = fadd half %before_relu_1, %tmp_1

]]></Node>
<StgValue><ssdm name="before_relu_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="705" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:13  %before_relu_1_1 = fadd half %before_relu_1, %tmp_1

]]></Node>
<StgValue><ssdm name="before_relu_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="706" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:17  %before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="before_relu_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="707" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:17  %before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="before_relu_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="708" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:17  %before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="before_relu_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="709" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:17  %before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="before_relu_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="710" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:17  %before_relu_1_2 = fadd half %before_relu_1_1, %tmp_2

]]></Node>
<StgValue><ssdm name="before_relu_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="711" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:21  %before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="before_relu_1_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="712" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:21  %before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="before_relu_1_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="713" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:21  %before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="before_relu_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="714" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:21  %before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="before_relu_1_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="715" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:21  %before_relu_1_3 = fadd half %before_relu_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="before_relu_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="716" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:25  %before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="before_relu_1_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="717" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:25  %before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="before_relu_1_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="718" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:25  %before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="before_relu_1_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="719" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:25  %before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="before_relu_1_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="720" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:25  %before_relu_1_4 = fadd half %before_relu_1_3, %tmp_4

]]></Node>
<StgValue><ssdm name="before_relu_1_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="721" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:29  %before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="before_relu_1_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="722" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:29  %before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="before_relu_1_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="723" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:29  %before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="before_relu_1_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="724" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:29  %before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="before_relu_1_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="725" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:29  %before_relu_1_5 = fadd half %before_relu_1_4, %tmp_5

]]></Node>
<StgValue><ssdm name="before_relu_1_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="726" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:33  %before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="before_relu_1_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="727" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:33  %before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="before_relu_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="728" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:33  %before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="before_relu_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="729" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:33  %before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="before_relu_1_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="730" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:33  %before_relu_1_6 = fadd half %before_relu_1_5, %tmp_6

]]></Node>
<StgValue><ssdm name="before_relu_1_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="731" st_id="43" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:37  %before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="before_relu_1_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="732" st_id="44" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:37  %before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="before_relu_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="733" st_id="45" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:37  %before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="before_relu_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="734" st_id="46" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:37  %before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="before_relu_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="735" st_id="47" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:37  %before_relu_1_7 = fadd half %before_relu_1_6, %tmp_7

]]></Node>
<StgValue><ssdm name="before_relu_1_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="736" st_id="48" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:41  %before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="before_relu_1_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="737" st_id="49" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:41  %before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="before_relu_1_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="738" st_id="50" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:41  %before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="before_relu_1_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="739" st_id="51" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:41  %before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="before_relu_1_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="740" st_id="52" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:41  %before_relu_1_8 = fadd half %before_relu_1_7, %tmp_8

]]></Node>
<StgValue><ssdm name="before_relu_1_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="741" st_id="53" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:45  %before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="before_relu_1_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="742" st_id="54" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:45  %before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="before_relu_1_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="743" st_id="55" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:45  %before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="before_relu_1_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="744" st_id="56" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:45  %before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="before_relu_1_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="745" st_id="57" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:45  %before_relu_1_9 = fadd half %before_relu_1_8, %tmp_9

]]></Node>
<StgValue><ssdm name="before_relu_1_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="746" st_id="58" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:49  %before_relu_1_s = fadd half %before_relu_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="before_relu_1_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="747" st_id="59" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:49  %before_relu_1_s = fadd half %before_relu_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="before_relu_1_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="748" st_id="60" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:49  %before_relu_1_s = fadd half %before_relu_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="before_relu_1_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="749" st_id="61" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:49  %before_relu_1_s = fadd half %before_relu_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="before_relu_1_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="750" st_id="62" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:49  %before_relu_1_s = fadd half %before_relu_1_9, %tmp_s

]]></Node>
<StgValue><ssdm name="before_relu_1_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="751" st_id="63" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:53  %before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="before_relu_1_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="752" st_id="64" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:53  %before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="before_relu_1_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="753" st_id="65" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:53  %before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="before_relu_1_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="754" st_id="66" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:53  %before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="before_relu_1_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="755" st_id="67" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:53  %before_relu_1_10 = fadd half %before_relu_1_s, %tmp_10

]]></Node>
<StgValue><ssdm name="before_relu_1_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="756" st_id="68" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:57  %before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="before_relu_1_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="757" st_id="69" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:57  %before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="before_relu_1_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="758" st_id="70" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:57  %before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="before_relu_1_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="759" st_id="71" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:57  %before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="before_relu_1_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="760" st_id="72" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:57  %before_relu_1_11 = fadd half %before_relu_1_10, %tmp_11

]]></Node>
<StgValue><ssdm name="before_relu_1_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="761" st_id="73" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:61  %before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="before_relu_1_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="762" st_id="74" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:61  %before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="before_relu_1_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="763" st_id="75" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:61  %before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="before_relu_1_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="764" st_id="76" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:61  %before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="before_relu_1_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="765" st_id="77" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:61  %before_relu_1_12 = fadd half %before_relu_1_11, %tmp_12

]]></Node>
<StgValue><ssdm name="before_relu_1_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="766" st_id="78" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:65  %before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="before_relu_1_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="767" st_id="79" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:65  %before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="before_relu_1_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="768" st_id="80" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:65  %before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="before_relu_1_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="769" st_id="81" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:65  %before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="before_relu_1_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="770" st_id="82" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:65  %before_relu_1_13 = fadd half %before_relu_1_12, %tmp_13

]]></Node>
<StgValue><ssdm name="before_relu_1_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="771" st_id="83" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:69  %before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="before_relu_1_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="772" st_id="84" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:69  %before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="before_relu_1_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="773" st_id="85" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:69  %before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="before_relu_1_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="774" st_id="86" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:69  %before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="before_relu_1_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="775" st_id="87" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:69  %before_relu_1_14 = fadd half %before_relu_1_13, %tmp_14

]]></Node>
<StgValue><ssdm name="before_relu_1_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="776" st_id="88" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:73  %before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="before_relu_1_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="777" st_id="89" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:73  %before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="before_relu_1_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="778" st_id="90" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:73  %before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="before_relu_1_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="779" st_id="91" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:73  %before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="before_relu_1_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="780" st_id="92" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:73  %before_relu_1_15 = fadd half %before_relu_1_14, %tmp_15

]]></Node>
<StgValue><ssdm name="before_relu_1_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="781" st_id="93" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:77  %before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="before_relu_1_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="782" st_id="94" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:77  %before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="before_relu_1_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="783" st_id="95" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:77  %before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="before_relu_1_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="784" st_id="96" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:77  %before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="before_relu_1_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="785" st_id="97" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:77  %before_relu_1_16 = fadd half %before_relu_1_15, %tmp_16

]]></Node>
<StgValue><ssdm name="before_relu_1_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="786" st_id="98" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:81  %before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="before_relu_1_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="787" st_id="99" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:81  %before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="before_relu_1_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="788" st_id="100" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:81  %before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="before_relu_1_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="789" st_id="101" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:81  %before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="before_relu_1_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="790" st_id="102" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:81  %before_relu_1_17 = fadd half %before_relu_1_16, %tmp_17

]]></Node>
<StgValue><ssdm name="before_relu_1_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="791" st_id="103" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:85  %before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="before_relu_1_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="792" st_id="104" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:85  %before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="before_relu_1_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="793" st_id="105" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:85  %before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="before_relu_1_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="794" st_id="106" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:85  %before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="before_relu_1_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="795" st_id="107" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:85  %before_relu_1_18 = fadd half %before_relu_1_17, %tmp_18

]]></Node>
<StgValue><ssdm name="before_relu_1_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="796" st_id="108" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:89  %before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="before_relu_1_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="797" st_id="109" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:89  %before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="before_relu_1_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="798" st_id="110" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:89  %before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="before_relu_1_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="799" st_id="111" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:89  %before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="before_relu_1_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="800" st_id="112" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:89  %before_relu_1_19 = fadd half %before_relu_1_18, %tmp_19

]]></Node>
<StgValue><ssdm name="before_relu_1_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="801" st_id="113" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:93  %before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="before_relu_1_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="802" st_id="114" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:93  %before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="before_relu_1_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="803" st_id="115" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:93  %before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="before_relu_1_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="804" st_id="116" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:93  %before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="before_relu_1_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="805" st_id="117" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:93  %before_relu_1_20 = fadd half %before_relu_1_19, %tmp_20

]]></Node>
<StgValue><ssdm name="before_relu_1_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="806" st_id="118" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:97  %before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="before_relu_1_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="807" st_id="119" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:97  %before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="before_relu_1_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="808" st_id="120" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:97  %before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="before_relu_1_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="809" st_id="121" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:97  %before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="before_relu_1_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="810" st_id="122" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:97  %before_relu_1_21 = fadd half %before_relu_1_20, %tmp_21

]]></Node>
<StgValue><ssdm name="before_relu_1_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="811" st_id="123" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:101  %before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="before_relu_1_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="812" st_id="124" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:101  %before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="before_relu_1_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="813" st_id="125" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:101  %before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="before_relu_1_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="814" st_id="126" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:101  %before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="before_relu_1_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="815" st_id="127" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:101  %before_relu_1_22 = fadd half %before_relu_1_21, %tmp_22

]]></Node>
<StgValue><ssdm name="before_relu_1_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="816" st_id="128" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:105  %before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="before_relu_1_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="817" st_id="129" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:105  %before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="before_relu_1_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="818" st_id="130" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:105  %before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="before_relu_1_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="819" st_id="131" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:105  %before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="before_relu_1_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="820" st_id="132" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:105  %before_relu_1_23 = fadd half %before_relu_1_22, %tmp_23

]]></Node>
<StgValue><ssdm name="before_relu_1_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="821" st_id="133" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:109  %before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="before_relu_1_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="822" st_id="134" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:109  %before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="before_relu_1_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="823" st_id="135" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:109  %before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="before_relu_1_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="824" st_id="136" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:109  %before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="before_relu_1_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="825" st_id="137" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:109  %before_relu_1_24 = fadd half %before_relu_1_23, %tmp_24

]]></Node>
<StgValue><ssdm name="before_relu_1_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="826" st_id="138" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:113  %before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="before_relu_1_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="827" st_id="139" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:113  %before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="before_relu_1_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="828" st_id="140" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:113  %before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="before_relu_1_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="829" st_id="141" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:113  %before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="before_relu_1_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="830" st_id="142" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:113  %before_relu_1_25 = fadd half %before_relu_1_24, %tmp_25

]]></Node>
<StgValue><ssdm name="before_relu_1_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="831" st_id="143" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:117  %before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="before_relu_1_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="832" st_id="144" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:117  %before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="before_relu_1_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="833" st_id="145" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:117  %before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="before_relu_1_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="834" st_id="146" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:117  %before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="before_relu_1_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="835" st_id="147" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:117  %before_relu_1_26 = fadd half %before_relu_1_25, %tmp_26

]]></Node>
<StgValue><ssdm name="before_relu_1_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="836" st_id="148" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:121  %before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="before_relu_1_27"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="837" st_id="149" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:121  %before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="before_relu_1_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="838" st_id="150" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:121  %before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="before_relu_1_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="839" st_id="151" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:121  %before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="before_relu_1_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="840" st_id="152" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:121  %before_relu_1_27 = fadd half %before_relu_1_26, %tmp_27

]]></Node>
<StgValue><ssdm name="before_relu_1_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="841" st_id="153" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:125  %before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="before_relu_1_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="842" st_id="154" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:125  %before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="before_relu_1_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="843" st_id="155" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:125  %before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="before_relu_1_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="844" st_id="156" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:125  %before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="before_relu_1_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="845" st_id="157" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:125  %before_relu_1_28 = fadd half %before_relu_1_27, %tmp_28

]]></Node>
<StgValue><ssdm name="before_relu_1_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="846" st_id="158" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:129  %before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="before_relu_1_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="847" st_id="159" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:129  %before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="before_relu_1_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="848" st_id="160" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:129  %before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="before_relu_1_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="849" st_id="161" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:129  %before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="before_relu_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="850" st_id="162" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:129  %before_relu_1_29 = fadd half %before_relu_1_28, %tmp_29

]]></Node>
<StgValue><ssdm name="before_relu_1_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="851" st_id="163" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:133  %before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="before_relu_1_30"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="852" st_id="164" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:133  %before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="before_relu_1_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="853" st_id="165" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:133  %before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="before_relu_1_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="854" st_id="166" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:133  %before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="before_relu_1_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="855" st_id="167" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:133  %before_relu_1_30 = fadd half %before_relu_1_29, %tmp_30

]]></Node>
<StgValue><ssdm name="before_relu_1_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="856" st_id="168" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:137  %before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="before_relu_1_31"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="857" st_id="169" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:137  %before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="before_relu_1_31"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="858" st_id="170" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:137  %before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="before_relu_1_31"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="859" st_id="171" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:137  %before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="before_relu_1_31"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="860" st_id="172" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:137  %before_relu_1_31 = fadd half %before_relu_1_30, %tmp_31

]]></Node>
<StgValue><ssdm name="before_relu_1_31"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="861" st_id="173" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:141  %before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="before_relu_1_32"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="862" st_id="174" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:141  %before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="before_relu_1_32"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="863" st_id="175" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:141  %before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="before_relu_1_32"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="864" st_id="176" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:141  %before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="before_relu_1_32"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="865" st_id="177" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:141  %before_relu_1_32 = fadd half %before_relu_1_31, %tmp_32

]]></Node>
<StgValue><ssdm name="before_relu_1_32"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="866" st_id="178" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:145  %before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="before_relu_1_33"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="867" st_id="179" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:145  %before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="before_relu_1_33"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="868" st_id="180" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:145  %before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="before_relu_1_33"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="869" st_id="181" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:145  %before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="before_relu_1_33"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="870" st_id="182" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:145  %before_relu_1_33 = fadd half %before_relu_1_32, %tmp_33

]]></Node>
<StgValue><ssdm name="before_relu_1_33"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="871" st_id="183" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:149  %before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="before_relu_1_34"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="872" st_id="184" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:149  %before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="before_relu_1_34"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="873" st_id="185" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:149  %before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="before_relu_1_34"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="874" st_id="186" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:149  %before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="before_relu_1_34"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="875" st_id="187" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:149  %before_relu_1_34 = fadd half %before_relu_1_33, %tmp_34

]]></Node>
<StgValue><ssdm name="before_relu_1_34"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="876" st_id="188" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:153  %before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="before_relu_1_35"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="877" st_id="189" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:153  %before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="before_relu_1_35"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="878" st_id="190" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:153  %before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="before_relu_1_35"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="879" st_id="191" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:153  %before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="before_relu_1_35"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="880" st_id="192" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:153  %before_relu_1_35 = fadd half %before_relu_1_34, %tmp_35

]]></Node>
<StgValue><ssdm name="before_relu_1_35"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="881" st_id="193" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:157  %before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="before_relu_1_36"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="882" st_id="194" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:157  %before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="before_relu_1_36"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="883" st_id="195" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:157  %before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="before_relu_1_36"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="884" st_id="196" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:157  %before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="before_relu_1_36"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="885" st_id="197" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:157  %before_relu_1_36 = fadd half %before_relu_1_35, %tmp_36

]]></Node>
<StgValue><ssdm name="before_relu_1_36"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="886" st_id="198" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:161  %before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="before_relu_1_37"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="887" st_id="199" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:161  %before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="before_relu_1_37"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="888" st_id="200" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:161  %before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="before_relu_1_37"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="889" st_id="201" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:161  %before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="before_relu_1_37"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="890" st_id="202" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:161  %before_relu_1_37 = fadd half %before_relu_1_36, %tmp_37

]]></Node>
<StgValue><ssdm name="before_relu_1_37"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="891" st_id="203" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:165  %before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="before_relu_1_38"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="892" st_id="204" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:165  %before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="before_relu_1_38"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="893" st_id="205" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:165  %before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="before_relu_1_38"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="894" st_id="206" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:165  %before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="before_relu_1_38"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="895" st_id="207" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:165  %before_relu_1_38 = fadd half %before_relu_1_37, %tmp_38

]]></Node>
<StgValue><ssdm name="before_relu_1_38"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="896" st_id="208" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:169  %before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="before_relu_1_39"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="897" st_id="209" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:169  %before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="before_relu_1_39"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="898" st_id="210" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:169  %before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="before_relu_1_39"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="899" st_id="211" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:169  %before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="before_relu_1_39"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="900" st_id="212" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:169  %before_relu_1_39 = fadd half %before_relu_1_38, %tmp_39

]]></Node>
<StgValue><ssdm name="before_relu_1_39"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="901" st_id="213" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:173  %before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="before_relu_1_40"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="902" st_id="214" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:173  %before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="before_relu_1_40"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="903" st_id="215" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:173  %before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="before_relu_1_40"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="904" st_id="216" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:173  %before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="before_relu_1_40"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="905" st_id="217" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:173  %before_relu_1_40 = fadd half %before_relu_1_39, %tmp_40

]]></Node>
<StgValue><ssdm name="before_relu_1_40"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="906" st_id="218" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:177  %before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="before_relu_1_41"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="907" st_id="219" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:177  %before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="before_relu_1_41"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="908" st_id="220" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:177  %before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="before_relu_1_41"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="909" st_id="221" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:177  %before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="before_relu_1_41"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="910" st_id="222" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:177  %before_relu_1_41 = fadd half %before_relu_1_40, %tmp_41

]]></Node>
<StgValue><ssdm name="before_relu_1_41"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="911" st_id="223" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:181  %before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="before_relu_1_42"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="912" st_id="224" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:181  %before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="before_relu_1_42"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="913" st_id="225" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:181  %before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="before_relu_1_42"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="914" st_id="226" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:181  %before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="before_relu_1_42"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="915" st_id="227" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:181  %before_relu_1_42 = fadd half %before_relu_1_41, %tmp_42

]]></Node>
<StgValue><ssdm name="before_relu_1_42"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="916" st_id="228" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:185  %before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="before_relu_1_43"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="917" st_id="229" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:185  %before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="before_relu_1_43"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="918" st_id="230" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:185  %before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="before_relu_1_43"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="919" st_id="231" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:185  %before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="before_relu_1_43"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="920" st_id="232" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:185  %before_relu_1_43 = fadd half %before_relu_1_42, %tmp_43

]]></Node>
<StgValue><ssdm name="before_relu_1_43"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="921" st_id="233" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:189  %before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="before_relu_1_44"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="922" st_id="234" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:189  %before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="before_relu_1_44"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="923" st_id="235" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:189  %before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="before_relu_1_44"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="924" st_id="236" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:189  %before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="before_relu_1_44"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="925" st_id="237" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:189  %before_relu_1_44 = fadd half %before_relu_1_43, %tmp_44

]]></Node>
<StgValue><ssdm name="before_relu_1_44"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="926" st_id="238" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:193  %before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="before_relu_1_45"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="927" st_id="239" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:193  %before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="before_relu_1_45"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="928" st_id="240" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:193  %before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="before_relu_1_45"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="929" st_id="241" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:193  %before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="before_relu_1_45"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="930" st_id="242" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:193  %before_relu_1_45 = fadd half %before_relu_1_44, %tmp_45

]]></Node>
<StgValue><ssdm name="before_relu_1_45"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="931" st_id="243" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:197  %before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46

]]></Node>
<StgValue><ssdm name="before_relu_1_46"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="932" st_id="244" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:197  %before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46

]]></Node>
<StgValue><ssdm name="before_relu_1_46"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="933" st_id="245" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:197  %before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46

]]></Node>
<StgValue><ssdm name="before_relu_1_46"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="934" st_id="246" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:197  %before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46

]]></Node>
<StgValue><ssdm name="before_relu_1_46"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="935" st_id="247" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:197  %before_relu_1_46 = fadd half %before_relu_1_45, %tmp_46

]]></Node>
<StgValue><ssdm name="before_relu_1_46"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="936" st_id="248" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:201  %before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47

]]></Node>
<StgValue><ssdm name="before_relu_1_47"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="937" st_id="249" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:201  %before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47

]]></Node>
<StgValue><ssdm name="before_relu_1_47"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="938" st_id="250" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:201  %before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47

]]></Node>
<StgValue><ssdm name="before_relu_1_47"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="939" st_id="251" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:201  %before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47

]]></Node>
<StgValue><ssdm name="before_relu_1_47"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="940" st_id="252" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:201  %before_relu_1_47 = fadd half %before_relu_1_46, %tmp_47

]]></Node>
<StgValue><ssdm name="before_relu_1_47"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="941" st_id="253" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:205  %before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48

]]></Node>
<StgValue><ssdm name="before_relu_1_48"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="942" st_id="254" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:205  %before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48

]]></Node>
<StgValue><ssdm name="before_relu_1_48"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="943" st_id="255" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:205  %before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48

]]></Node>
<StgValue><ssdm name="before_relu_1_48"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="944" st_id="256" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:205  %before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48

]]></Node>
<StgValue><ssdm name="before_relu_1_48"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="945" st_id="257" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:205  %before_relu_1_48 = fadd half %before_relu_1_47, %tmp_48

]]></Node>
<StgValue><ssdm name="before_relu_1_48"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="946" st_id="258" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:209  %before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49

]]></Node>
<StgValue><ssdm name="before_relu_1_49"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="947" st_id="259" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:209  %before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49

]]></Node>
<StgValue><ssdm name="before_relu_1_49"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="948" st_id="260" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:209  %before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49

]]></Node>
<StgValue><ssdm name="before_relu_1_49"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="949" st_id="261" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:209  %before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49

]]></Node>
<StgValue><ssdm name="before_relu_1_49"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="950" st_id="262" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:209  %before_relu_1_49 = fadd half %before_relu_1_48, %tmp_49

]]></Node>
<StgValue><ssdm name="before_relu_1_49"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="951" st_id="263" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:213  %before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50

]]></Node>
<StgValue><ssdm name="before_relu_1_50"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="952" st_id="264" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:213  %before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50

]]></Node>
<StgValue><ssdm name="before_relu_1_50"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="953" st_id="265" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:213  %before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50

]]></Node>
<StgValue><ssdm name="before_relu_1_50"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="954" st_id="266" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:213  %before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50

]]></Node>
<StgValue><ssdm name="before_relu_1_50"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="955" st_id="267" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
layer_3:213  %before_relu_1_50 = fadd half %before_relu_1_49, %tmp_50

]]></Node>
<StgValue><ssdm name="before_relu_1_50"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="956" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
layer_3:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln514"/></StgValue>
</operation>

<operation id="957" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
layer_3:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="958" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
layer_3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln516"/></StgValue>
</operation>

<operation id="959" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
layer_3:214  %y_L3_addr = getelementptr [104 x half]* %y_L3, i64 0, i64 %zext_ln518

]]></Node>
<StgValue><ssdm name="y_L3_addr"/></StgValue>
</operation>

<operation id="960" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
layer_3:215  store half %before_relu_1_50, half* %y_L3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="961" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
layer_3:216  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="962" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln514" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
layer_3:217  br label %1

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="963" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln526"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
