--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2409 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.440ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_1 (SLICE_X18Y20.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.442   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (1.925ns logic, 2.473ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.442   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (1.925ns logic, 2.426ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.442   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.925ns logic, 2.333ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_3 (SLICE_X18Y20.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.439   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.922ns logic, 2.473ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.439   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.922ns logic, 2.426ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.439   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.922ns logic, 2.333ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_2 (SLICE_X18Y20.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.431   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (1.914ns logic, 2.473ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.431   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.914ns logic, 2.426ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.149 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y20.SR      net (fanout=7)        0.713   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y20.CLK     Tsrck                 0.431   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (1.914ns logic, 2.333ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X28Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.200   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X28Y17.A6      net (fanout=2)        0.023   seg7_sclk/sclk
    SLICE_X28Y17.CLK     Tah         (-Th)    -0.190   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_1 (SLICE_X20Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_1 (FF)
  Destination:          seg7_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_1 to seg7_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.200   seg7_sclk/counter<3>
                                                       seg7_sclk/counter_1
    SLICE_X20Y28.B5      net (fanout=1)        0.070   seg7_sclk/counter<1>
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<3>
                                                       seg7_sclk/counter<1>_rt
                                                       seg7_sclk/Mcount_counter_cy<3>
                                                       seg7_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point seg7_sclk/counter_5 (SLICE_X20Y29.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/counter_5 (FF)
  Destination:          seg7_sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/counter_5 to seg7_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.200   seg7_sclk/counter<7>
                                                       seg7_sclk/counter_5
    SLICE_X20Y29.B5      net (fanout=1)        0.070   seg7_sclk/counter<5>
    SLICE_X20Y29.CLK     Tah         (-Th)    -0.234   seg7_sclk/counter<7>
                                                       seg7_sclk/counter<5>_rt
                                                       seg7_sclk/Mcount_counter_cy<7>
                                                       seg7_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_0/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: seg7_sclk/counter<3>/CLK
  Logical resource: seg7_sclk/counter_1/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2450081 paths analyzed, 25104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.754ns.
--------------------------------------------------------------------------------

Paths for end point mem/o0_5 (SLICE_X19Y31.B3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.BMUX    Topab                 0.439   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.D6      net (fanout=4)        0.571   cpu/SR_id<1>
    SLICE_X23Y35.D       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o081
    SLICE_X0Y8.D2        net (fanout=1026)     4.433   addr<1>
    SLICE_X0Y8.BMUX      Topdb                 0.366   mem/mux4091_11_f83
                                                       mem/mux4091_153
                                                       mem/mux4091_13_f7_2
                                                       mem/mux4091_11_f8_2
    SLICE_X10Y14.D4      net (fanout=1)        1.292   mem/mux4091_11_f83
    SLICE_X10Y14.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_6
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X19Y31.B3      net (fanout=1)        1.756   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     11.319ns (2.187ns logic, 9.132ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.201ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.DMUX    Topad                 0.566   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X19Y32.D4      net (fanout=3)        0.277   cpu/SR_id<3>
    SLICE_X19Y32.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X0Y8.BX        net (fanout=258)      4.704   addr<3>
    SLICE_X0Y8.BMUX      Tbxb                  0.144   mem/mux4091_11_f83
                                                       mem/mux4091_11_f8_2
    SLICE_X10Y14.D4      net (fanout=1)        1.292   mem/mux4091_11_f83
    SLICE_X10Y14.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_6
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X19Y31.B3      net (fanout=1)        1.756   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     11.201ns (2.092ns logic, 9.109ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.152ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.AMUX    Topaa                 0.370   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.B4      net (fanout=3)        0.774   cpu/SR_id<0>
    SLICE_X23Y35.B       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o011
    SLICE_X0Y8.C4        net (fanout=1026)     4.127   addr<0>
    SLICE_X0Y8.BMUX      Topcb                 0.371   mem/mux4091_11_f83
                                                       mem/mux4091_1413
                                                       mem/mux4091_13_f7_2
                                                       mem/mux4091_11_f8_2
    SLICE_X10Y14.D4      net (fanout=1)        1.292   mem/mux4091_11_f83
    SLICE_X10Y14.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_6
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X19Y31.B3      net (fanout=1)        1.756   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (2.123ns logic, 9.029ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_2 (SLICE_X20Y27.C6), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.134ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.AMUX    Topaa                 0.370   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.B4      net (fanout=3)        0.774   cpu/SR_id<0>
    SLICE_X23Y35.B       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o011
    SLICE_X0Y7.D2        net (fanout=1026)     4.432   addr<0>
    SLICE_X0Y7.BMUX      Topdb                 0.366   mem/mux4088_11_f83
                                                       mem/mux4088_153
                                                       mem/mux4088_13_f7_2
                                                       mem/mux4088_11_f8_2
    SLICE_X14Y16.D6      net (fanout=1)        1.399   mem/mux4088_11_f83
    SLICE_X14Y16.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X20Y27.C6      net (fanout=1)        1.312   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X20Y27.CLK     Tas                   0.341   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.134ns (2.137ns logic, 8.997ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.AMUX    Topaa                 0.370   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.B4      net (fanout=3)        0.774   cpu/SR_id<0>
    SLICE_X23Y35.B       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o011
    SLICE_X0Y7.B5        net (fanout=1026)     4.345   addr<0>
    SLICE_X0Y7.BMUX      Topbb                 0.364   mem/mux4088_11_f83
                                                       mem/mux4088_1412
                                                       mem/mux4088_12_f7_8
                                                       mem/mux4088_11_f8_2
    SLICE_X14Y16.D6      net (fanout=1)        1.399   mem/mux4088_11_f83
    SLICE_X14Y16.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X20Y27.C6      net (fanout=1)        1.312   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X20Y27.CLK     Tas                   0.341   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.045ns (2.135ns logic, 8.910ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_2 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.017ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.BMUX    Topab                 0.439   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.D6      net (fanout=4)        0.571   cpu/SR_id<1>
    SLICE_X23Y35.D       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o081
    SLICE_X0Y7.C2        net (fanout=1026)     4.444   addr<1>
    SLICE_X0Y7.BMUX      Topcb                 0.371   mem/mux4088_11_f83
                                                       mem/mux4088_1413
                                                       mem/mux4088_13_f7_2
                                                       mem/mux4088_11_f8_2
    SLICE_X14Y16.D6      net (fanout=1)        1.399   mem/mux4088_11_f83
    SLICE_X14Y16.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
                                                       mem/mux4088_6
                                                       mem/mux4088_4_f7
                                                       mem/mux4088_2_f8
    SLICE_X20Y27.C6      net (fanout=1)        1.312   mem/addr[7]_store[255][15]_wide_mux_261_OUT<2>
    SLICE_X20Y27.CLK     Tas                   0.341   mem/o0<3>
                                                       mem/o0_2_rstpot
                                                       mem/o0_2
    -------------------------------------------------  ---------------------------
    Total                                     11.017ns (2.211ns logic, 8.806ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_4 (SLICE_X19Y31.A3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4988.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.AMUX    Topaa                 0.370   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.B4      net (fanout=3)        0.774   cpu/SR_id<0>
    SLICE_X23Y35.B       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o011
    SLICE_X2Y7.C4        net (fanout=1026)     4.043   addr<0>
    SLICE_X2Y7.BMUX      Topcb                 0.386   mem/mux4090_11_f83
                                                       mem/mux4090_1413
                                                       mem/mux4090_13_f7_2
                                                       mem/mux4090_11_f8_2
    SLICE_X10Y13.D6      net (fanout=1)        1.154   mem/mux4090_11_f83
    SLICE_X10Y13.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_6
                                                       mem/mux4090_4_f7
                                                       mem/mux4090_2_f8
    SLICE_X19Y31.A3      net (fanout=1)        1.764   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (2.138ns logic, 8.815ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.950ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.BMUX    Topab                 0.439   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.D6      net (fanout=4)        0.571   cpu/SR_id<1>
    SLICE_X23Y35.D       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o081
    SLICE_X2Y7.D6        net (fanout=1026)     4.167   addr<1>
    SLICE_X2Y7.BMUX      Topdb                 0.393   mem/mux4090_11_f83
                                                       mem/mux4090_153
                                                       mem/mux4090_13_f7_2
                                                       mem/mux4090_11_f8_2
    SLICE_X10Y13.D6      net (fanout=1)        1.154   mem/mux4090_11_f83
    SLICE_X10Y13.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_6
                                                       mem/mux4090_4_f7
                                                       mem/mux4090_2_f8
    SLICE_X19Y31.A3      net (fanout=1)        1.764   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.950ns (2.214ns logic, 8.736ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4988.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.943ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.423 - 0.446)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X18Y32.A2      net (fanout=18)       1.080   cpu/CU/SR_inc
    SLICE_X18Y32.BMUX    Topab                 0.439   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X23Y35.D6      net (fanout=4)        0.571   cpu/SR_id<1>
    SLICE_X23Y35.D       Tilo                  0.259   mem/old_addr<1>
                                                       cpu/addr_mux/Mmux_o081
    SLICE_X2Y7.B3        net (fanout=1026)     4.192   addr<1>
    SLICE_X2Y7.BMUX      Topbb                 0.361   mem/mux4090_11_f83
                                                       mem/mux4090_1412
                                                       mem/mux4090_12_f7_8
                                                       mem/mux4090_11_f8_2
    SLICE_X10Y13.D6      net (fanout=1)        1.154   mem/mux4090_11_f83
    SLICE_X10Y13.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_6
                                                       mem/mux4090_4_f7
                                                       mem/mux4090_2_f8
    SLICE_X19Y31.A3      net (fanout=1)        1.764   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X19Y31.CLK     Tas                   0.322   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (2.182ns logic, 8.761ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/store_0_546 (SLICE_X4Y7.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_546 (FF)
  Destination:          mem/store_0_546 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_546 to mem/store_0_546
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.AQ        Tcko                  0.200   mem/store_0<549>
                                                       mem/store_0_546
    SLICE_X4Y7.A6        net (fanout=2)        0.021   mem/store_0<546>
    SLICE_X4Y7.CLK       Tah         (-Th)    -0.190   mem/store_0<549>
                                                       mem/mux354411
                                                       mem/store_0_546
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_534 (SLICE_X4Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_534 (FF)
  Destination:          mem/store_0_534 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_534 to mem/store_0_534
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.200   mem/store_0<537>
                                                       mem/store_0_534
    SLICE_X4Y50.A6       net (fanout=2)        0.021   mem/store_0<534>
    SLICE_X4Y50.CLK      Tah         (-Th)    -0.190   mem/store_0<537>
                                                       mem/mux356411
                                                       mem/store_0_534
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_2098 (SLICE_X8Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_2098 (FF)
  Destination:          mem/store_0_2098 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_2098 to mem/store_0_2098
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.200   mem/store_0<2101>
                                                       mem/store_0_2098
    SLICE_X8Y19.A6       net (fanout=2)        0.021   mem/store_0<2098>
    SLICE_X8Y19.CLK      Tah         (-Th)    -0.190   mem/store_0<2101>
                                                       mem/mux199211
                                                       mem/store_0_2098
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_0/CK
  Location pin: SLICE_X24Y32.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_1/CK
  Location pin: SLICE_X24Y32.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2452490 paths, 0 nets, and 31135 connections

Design statistics:
   Minimum period:  22.754ns{1}   (Maximum frequency:  43.948MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 11:36:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



