{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427229123250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427229123250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 21:32:02 2015 " "Processing started: Tue Mar 24 21:32:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427229123250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427229123250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tut11 -c tut11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tut11 -c tut11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427229123251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1427229124259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut1/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut1/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-mux3_arch " "Found design unit 1: mux3-mux3_arch" {  } { { "../tut1/mux3.vhd" "" { Text "C:/altera/12.1/tut1/mux3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427229125037 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../tut1/mux3.vhd" "" { Text "C:/altera/12.1/tut1/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427229125037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427229125037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut1/seg7_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut1/seg7_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_decoder-seg7_decoder_arch " "Found design unit 1: seg7_decoder-seg7_decoder_arch" {  } { { "../tut1/seg7_decoder.vhd" "" { Text "C:/altera/12.1/tut1/seg7_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427229125041 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_decoder " "Found entity 1: seg7_decoder" {  } { { "../tut1/seg7_decoder.vhd" "" { Text "C:/altera/12.1/tut1/seg7_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427229125041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427229125041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "C:/altera/12.1/tut11/part5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427229125046 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/altera/12.1/tut11/part5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427229125046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427229125046 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement mux6.vhd(16) " "VHDL syntax error at mux6.vhd(16) near text \"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "mux6.vhd" "" { Text "C:/altera/12.1/tut11/mux6.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1427229125050 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" mux6.vhd(17) " "VHDL syntax error at mux6.vhd(17) near text \"WHEN\";  expecting \";\"" {  } { { "mux6.vhd" "" { Text "C:/altera/12.1/tut11/mux6.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1427229125051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux6.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427229125051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-Behavior " "Found design unit 1: part6-Behavior" {  } { { "part6.vhd" "" { Text "C:/altera/12.1/tut11/part6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427229125056 ""} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.vhd" "" { Text "C:/altera/12.1/tut11/part6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427229125056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427229125056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427229125242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 24 21:32:05 2015 " "Processing ended: Tue Mar 24 21:32:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427229125242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427229125242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427229125242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427229125242 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427229125873 ""}
