#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bf2486ea40 .scope module, "adder" "adder" 2 711;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001bf247d7370 .param/l "WIDTH" 0 2 716, +C4<00000000000000000000000000001000>;
o000001bf248e0088 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bf247e9d00_0 .net "a", 7 0, o000001bf248e0088;  0 drivers
o000001bf248e00b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bf247e9da0_0 .net "b", 7 0, o000001bf248e00b8;  0 drivers
v000001bf247e96c0_0 .net "y", 7 0, L_000001bf24812290;  1 drivers
L_000001bf24812290 .arith/sum 8, o000001bf248e0088, o000001bf248e00b8;
S_000001bf2486ebd0 .scope module, "flopenr" "flopenr" 2 722;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000001bf247d79f0 .param/l "WIDTH" 0 2 729, +C4<00000000000000000000000000001000>;
o000001bf248e01a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf247e98a0_0 .net "clk", 0 0, o000001bf248e01a8;  0 drivers
o000001bf248e01d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bf247e9760_0 .net "d", 7 0, o000001bf248e01d8;  0 drivers
o000001bf248e0208 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf247e8ae0_0 .net "en", 0 0, o000001bf248e0208;  0 drivers
v000001bf247e9120_0 .var "q", 7 0;
o000001bf248e0268 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf247e9260_0 .net "reset", 0 0, o000001bf248e0268;  0 drivers
E_000001bf247d7470 .event posedge, v000001bf247e9260_0, v000001bf247e98a0_0;
S_000001bf2486ed60 .scope module, "mux2" "mux2" 2 760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001bf247d7870 .param/l "WIDTH" 0 2 766, +C4<00000000000000000000000000001000>;
o000001bf248e0388 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bf247e9300_0 .net "d0", 7 0, o000001bf248e0388;  0 drivers
o000001bf248e03b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bf247e84a0_0 .net "d1", 7 0, o000001bf248e03b8;  0 drivers
o000001bf248e03e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf247e8b80_0 .net "s", 0 0, o000001bf248e03e8;  0 drivers
v000001bf247e8180_0 .net "y", 7 0, L_000001bf24811610;  1 drivers
L_000001bf24811610 .functor MUXZ 8, o000001bf248e0388, o000001bf248e03b8, o000001bf248e03e8, C4<>;
S_000001bf247ab670 .scope module, "top" "top" 2 73;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001bf248107b0_0 .net "Adr", 31 0, L_000001bf24816f00;  1 drivers
v000001bf24812150_0 .net "MemWrite", 0 0, L_000001bf247eaf90;  1 drivers
v000001bf24811b10_0 .net "ReadData", 31 0, L_000001bf247eb4d0;  1 drivers
v000001bf24811f70_0 .net "WriteData", 31 0, v000001bf2480fb00_0;  1 drivers
o000001bf248e0748 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf248120b0_0 .net "clk", 0 0, o000001bf248e0748;  0 drivers
o000001bf248e07d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001bf248121f0_0 .net "reset", 0 0, o000001bf248e07d8;  0 drivers
S_000001bf247ab800 .scope module, "arm" "arm" 2 89, 2 126 0, S_000001bf247ab670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v000001bf2480ec00_0 .net "ALUControl", 1 0, v000001bf249235a0_0;  1 drivers
v000001bf2480f420_0 .net "ALUFlags", 3 0, L_000001bf248163c0;  1 drivers
v000001bf2480f600_0 .net "ALUSrcA", 1 0, L_000001bf24811930;  1 drivers
v000001bf2480ed40_0 .net "ALUSrcB", 1 0, L_000001bf24812470;  1 drivers
v000001bf2480e660_0 .net "Adr", 31 0, L_000001bf24816f00;  alias, 1 drivers
v000001bf2480e700_0 .net "AdrSrc", 0 0, L_000001bf248123d0;  1 drivers
v000001bf2480e7a0_0 .net "IRWrite", 0 0, L_000001bf24810a30;  1 drivers
v000001bf24812010_0 .net "ImmSrc", 1 0, L_000001bf247eb2a0;  1 drivers
v000001bf24811570_0 .net "Instr", 31 0, v000001bf2480fec0_0;  1 drivers
v000001bf24811250_0 .net "MemWrite", 0 0, L_000001bf247eaf90;  alias, 1 drivers
v000001bf248119d0_0 .net "PCWrite", 0 0, L_000001bf247ebe00;  1 drivers
v000001bf248112f0_0 .net "ReadData", 31 0, L_000001bf247eb4d0;  alias, 1 drivers
v000001bf24810d50_0 .net "RegSrc", 1 0, L_000001bf248116b0;  1 drivers
v000001bf24811a70_0 .net "RegWrite", 0 0, L_000001bf247eb3f0;  1 drivers
v000001bf24810df0_0 .net "ResultSrc", 1 0, L_000001bf24810850;  1 drivers
v000001bf24811430_0 .net "WriteData", 31 0, v000001bf2480fb00_0;  alias, 1 drivers
v000001bf248105d0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf24811e30_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
L_000001bf24816640 .part v000001bf2480fec0_0, 12, 20;
S_000001bf247ab990 .scope module, "c" "controller" 2 152, 2 191 0, S_000001bf247ab800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v000001bf24809700_0 .net "ALUControl", 1 0, v000001bf249235a0_0;  alias, 1 drivers
v000001bf24809de0_0 .net "ALUFlags", 3 0, L_000001bf248163c0;  alias, 1 drivers
v000001bf2480a060_0 .net "ALUSrcA", 1 0, L_000001bf24811930;  alias, 1 drivers
v000001bf248089e0_0 .net "ALUSrcB", 1 0, L_000001bf24812470;  alias, 1 drivers
v000001bf24808940_0 .net "AdrSrc", 0 0, L_000001bf248123d0;  alias, 1 drivers
v000001bf24808580_0 .net "FlagW", 1 0, v000001bf249226a0_0;  1 drivers
v000001bf24808f80_0 .net "IRWrite", 0 0, L_000001bf24810a30;  alias, 1 drivers
v000001bf24809ca0_0 .net "ImmSrc", 1 0, L_000001bf247eb2a0;  alias, 1 drivers
v000001bf24808620_0 .net "Instr", 31 12, L_000001bf24816640;  1 drivers
v000001bf2480a1a0_0 .net "MemW", 0 0, L_000001bf24811cf0;  1 drivers
v000001bf24809480_0 .net "MemWrite", 0 0, L_000001bf247eaf90;  alias, 1 drivers
v000001bf2480a240_0 .net "NextPC", 0 0, L_000001bf24810cb0;  1 drivers
v000001bf248086c0_0 .net "PCS", 0 0, L_000001bf247eb5b0;  1 drivers
v000001bf24809f20_0 .net "PCWrite", 0 0, L_000001bf247ebe00;  alias, 1 drivers
v000001bf2480a420_0 .net "RegSrc", 1 0, L_000001bf248116b0;  alias, 1 drivers
v000001bf24808e40_0 .net "RegW", 0 0, L_000001bf24812330;  1 drivers
v000001bf24809ac0_0 .net "RegWrite", 0 0, L_000001bf247eb3f0;  alias, 1 drivers
v000001bf24809b60_0 .net "ResultSrc", 1 0, L_000001bf24810850;  alias, 1 drivers
v000001bf24808a80_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf248097a0_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
L_000001bf24811890 .part L_000001bf24816640, 14, 2;
L_000001bf24810ad0 .part L_000001bf24816640, 8, 6;
L_000001bf24810b70 .part L_000001bf24816640, 0, 4;
L_000001bf24815b00 .part L_000001bf24816640, 16, 4;
S_000001bf2476b9b0 .scope module, "cl" "condlogic" 2 248, 2 458 0, S_000001bf247ab990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_000001bf247ebc40 .functor AND 2, v000001bf249226a0_0, L_000001bf24810c10, C4<11>, C4<11>;
L_000001bf247eaf20 .functor AND 2, v000001bf249226a0_0, L_000001bf248117f0, C4<11>, C4<11>;
L_000001bf247eb3f0 .functor AND 1, L_000001bf24812330, v000001bf247e9800_0, C4<1>, C4<1>;
L_000001bf247eaf90 .functor AND 1, L_000001bf24811cf0, v000001bf247e9800_0, C4<1>, C4<1>;
L_000001bf247ebcb0 .functor AND 1, L_000001bf247ebe00, v000001bf247e9800_0, C4<1>, C4<1>;
L_000001bf247ebe00 .functor OR 1, L_000001bf24810cb0, L_000001bf247ebcb0, C4<0>, C4<0>;
v000001bf24922b00_0 .net "ALUFlags", 3 0, L_000001bf248163c0;  alias, 1 drivers
v000001bf249229c0_0 .net "Cond", 3 0, L_000001bf24815b00;  1 drivers
v000001bf24922f60_0 .net "CondEx", 0 0, v000001bf247e9800_0;  1 drivers
v000001bf24922d80_0 .net "FlagW", 1 0, v000001bf249226a0_0;  alias, 1 drivers
RS_000001bf248e07a8 .resolv tri, v000001bf24799870_0, L_000001bf247eaf20;
v000001bf24922ec0_0 .net8 "FlagWrite", 1 0, RS_000001bf248e07a8;  2 drivers
o000001bf248e0568 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bf249231e0_0 .net "Flags", 3 0, o000001bf248e0568;  0 drivers
v000001bf24922060_0 .net "MemW", 0 0, L_000001bf24811cf0;  alias, 1 drivers
v000001bf24923d20_0 .net "MemWrite", 0 0, L_000001bf247eaf90;  alias, 1 drivers
v000001bf24923dc0_0 .net "NextPC", 0 0, L_000001bf24810cb0;  alias, 1 drivers
v000001bf24922ba0_0 .net "PCS", 0 0, L_000001bf247eb5b0;  alias, 1 drivers
v000001bf24923320_0 .net "PCWrite", 0 0, L_000001bf247ebe00;  alias, 1 drivers
v000001bf24923280_0 .net "RegW", 0 0, L_000001bf24812330;  alias, 1 drivers
v000001bf249227e0_0 .net "RegWrite", 0 0, L_000001bf247eb3f0;  alias, 1 drivers
v000001bf24923e60_0 .net *"_ivl_0", 1 0, L_000001bf24810c10;  1 drivers
v000001bf24922920_0 .net *"_ivl_13", 0 0, L_000001bf247ebcb0;  1 drivers
v000001bf24922a60_0 .net *"_ivl_4", 1 0, L_000001bf248117f0;  1 drivers
v000001bf249236e0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf24922e20_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
L_000001bf24810c10 .concat [ 1 1 0 0], v000001bf247e9800_0, v000001bf247e9800_0;
L_000001bf248117f0 .concat [ 1 1 0 0], v000001bf247e9800_0, v000001bf247e9800_0;
S_000001bf2476bb40 .scope module, "cc" "condcheck" 2 497, 2 510 0, S_000001bf2476b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000001bf247ebd90 .functor BUFZ 4, o000001bf248e0568, C4<0000>, C4<0000>, C4<0000>;
L_000001bf247eb0e0 .functor XNOR 1, L_000001bf24811750, L_000001bf248111b0, C4<0>, C4<0>;
v000001bf247e82c0_0 .net "Cond", 3 0, L_000001bf24815b00;  alias, 1 drivers
v000001bf247e9800_0 .var "CondEx", 0 0;
v000001bf247e8c20_0 .net "Flags", 3 0, o000001bf248e0568;  alias, 0 drivers
v000001bf247e9940_0 .net *"_ivl_6", 3 0, L_000001bf247ebd90;  1 drivers
v000001bf247e93a0_0 .net "carry", 0 0, L_000001bf24811070;  1 drivers
v000001bf247e8680_0 .net "ge", 0 0, L_000001bf247eb0e0;  1 drivers
v000001bf247e8860_0 .net "neg", 0 0, L_000001bf24811750;  1 drivers
v000001bf247e8900_0 .net "overflow", 0 0, L_000001bf248111b0;  1 drivers
v000001bf247d1af0_0 .net "zero", 0 0, L_000001bf24810fd0;  1 drivers
E_000001bf247d7fb0/0 .event anyedge, v000001bf247e82c0_0, v000001bf247d1af0_0, v000001bf247e93a0_0, v000001bf247e8860_0;
E_000001bf247d7fb0/1 .event anyedge, v000001bf247e8900_0, v000001bf247e8680_0;
E_000001bf247d7fb0 .event/or E_000001bf247d7fb0/0, E_000001bf247d7fb0/1;
L_000001bf24811750 .part L_000001bf247ebd90, 3, 1;
L_000001bf24810fd0 .part L_000001bf247ebd90, 2, 1;
L_000001bf24811070 .part L_000001bf247ebd90, 1, 1;
L_000001bf248111b0 .part L_000001bf247ebd90, 0, 1;
S_000001bf24786a60 .scope module, "flagwritereg" "flopr" 2 490, 2 742 0, S_000001bf2476b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_000001bf247d7830 .param/l "WIDTH" 0 2 748, +C4<00000000000000000000000000000010>;
v000001bf247d1370_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf247997d0_0 .net "d", 1 0, L_000001bf247ebc40;  1 drivers
v000001bf24799870_0 .var "q", 1 0;
v000001bf24923000_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
E_000001bf247d7c30 .event posedge, v000001bf24923000_0, v000001bf247d1370_0;
S_000001bf24786d00 .scope module, "dec" "decode" 2 228, 2 265 0, S_000001bf247ab990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_000001bf247eb850 .functor AND 1, L_000001bf24811110, L_000001bf24812330, C4<1>, C4<1>;
L_000001bf247eb5b0 .functor OR 1, L_000001bf247eb850, L_000001bf248114d0, C4<0>, C4<0>;
L_000001bf247eb2a0 .functor BUFZ 2, L_000001bf24811890, C4<00>, C4<00>, C4<00>;
v000001bf249235a0_0 .var "ALUControl", 1 0;
v000001bf24923c80_0 .net "ALUOp", 0 0, L_000001bf24810f30;  1 drivers
v000001bf249222e0_0 .net "ALUSrcA", 1 0, L_000001bf24811930;  alias, 1 drivers
v000001bf24923780_0 .net "ALUSrcB", 1 0, L_000001bf24812470;  alias, 1 drivers
v000001bf24922380_0 .net "AdrSrc", 0 0, L_000001bf248123d0;  alias, 1 drivers
v000001bf24922880_0 .net "Branch", 0 0, L_000001bf248114d0;  1 drivers
v000001bf249226a0_0 .var "FlagW", 1 0;
v000001bf249224c0_0 .net "Funct", 5 0, L_000001bf24810ad0;  1 drivers
v000001bf24922600_0 .net "IRWrite", 0 0, L_000001bf24810a30;  alias, 1 drivers
v000001bf24922740_0 .net "ImmSrc", 1 0, L_000001bf247eb2a0;  alias, 1 drivers
v000001bf24923640_0 .net "MemW", 0 0, L_000001bf24811cf0;  alias, 1 drivers
v000001bf24923820_0 .net "NextPC", 0 0, L_000001bf24810cb0;  alias, 1 drivers
v000001bf24808b20_0 .net "Op", 1 0, L_000001bf24811890;  1 drivers
v000001bf248092a0_0 .net "PCS", 0 0, L_000001bf247eb5b0;  alias, 1 drivers
v000001bf248095c0_0 .net "Rd", 3 0, L_000001bf24810b70;  1 drivers
v000001bf24809200_0 .net "RegSrc", 1 0, L_000001bf248116b0;  alias, 1 drivers
v000001bf24809660_0 .net "RegW", 0 0, L_000001bf24812330;  alias, 1 drivers
v000001bf24809a20_0 .net "ResultSrc", 1 0, L_000001bf24810850;  alias, 1 drivers
L_000001bf24924028 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001bf24808da0_0 .net/2u *"_ivl_0", 3 0, L_000001bf24924028;  1 drivers
L_000001bf24924070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001bf2480a100_0 .net/2u *"_ivl_12", 1 0, L_000001bf24924070;  1 drivers
v000001bf2480a380_0 .net *"_ivl_14", 0 0, L_000001bf248108f0;  1 drivers
L_000001bf249240b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bf24809340_0 .net/2u *"_ivl_19", 1 0, L_000001bf249240b8;  1 drivers
v000001bf24808760_0 .net *"_ivl_2", 0 0, L_000001bf24811110;  1 drivers
v000001bf24809e80_0 .net *"_ivl_21", 0 0, L_000001bf24810990;  1 drivers
v000001bf24808800_0 .net *"_ivl_4", 0 0, L_000001bf247eb850;  1 drivers
v000001bf24809fc0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf248088a0_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
E_000001bf247d7ff0 .event anyedge, v000001bf249230a0_0, v000001bf24923f00_0, v000001bf249235a0_0;
L_000001bf24811110 .cmp/eq 4, L_000001bf24810b70, L_000001bf24924028;
L_000001bf248108f0 .cmp/eq 2, L_000001bf24811890, L_000001bf24924070;
L_000001bf248116b0 .concat8 [ 1 1 0 0], L_000001bf248108f0, L_000001bf24810990;
L_000001bf24810990 .cmp/eq 2, L_000001bf24811890, L_000001bf249240b8;
S_000001bf247bb8f0 .scope module, "fsm" "mainfsm" 2 307, 2 353 0, S_000001bf24786d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_000001bf247b8f40 .param/l "ALUWB" 1 2 393, C4<1000>;
P_000001bf247b8f78 .param/l "BRANCH" 1 2 387, C4<1001>;
P_000001bf247b8fb0 .param/l "DECODE" 1 2 388, C4<0001>;
P_000001bf247b8fe8 .param/l "EXECUTEI" 1 2 389, C4<0111>;
P_000001bf247b9020 .param/l "EXECUTER" 1 2 390, C4<0110>;
P_000001bf247b9058 .param/l "FETCH" 1 2 386, C4<0000>;
P_000001bf247b9090 .param/l "MEMADR" 1 2 391, C4<0010>;
P_000001bf247b90c8 .param/l "MEMRD" 1 2 394, C4<0011>;
P_000001bf247b9100 .param/l "MEMWB" 1 2 395, C4<0100>;
P_000001bf247b9138 .param/l "MEMWR" 1 2 396, C4<0101>;
P_000001bf247b9170 .param/l "UNKNOWN" 1 2 392, C4<1010>;
v000001bf249230a0_0 .net "ALUOp", 0 0, L_000001bf24810f30;  alias, 1 drivers
v000001bf24922c40_0 .net "ALUSrcA", 1 0, L_000001bf24811930;  alias, 1 drivers
v000001bf24922240_0 .net "ALUSrcB", 1 0, L_000001bf24812470;  alias, 1 drivers
v000001bf24922420_0 .net "AdrSrc", 0 0, L_000001bf248123d0;  alias, 1 drivers
v000001bf24923960_0 .net "Branch", 0 0, L_000001bf248114d0;  alias, 1 drivers
v000001bf24923f00_0 .net "Funct", 5 0, L_000001bf24810ad0;  alias, 1 drivers
v000001bf249221a0_0 .net "IRWrite", 0 0, L_000001bf24810a30;  alias, 1 drivers
v000001bf24923140_0 .net "MemW", 0 0, L_000001bf24811cf0;  alias, 1 drivers
v000001bf249238c0_0 .net "NextPC", 0 0, L_000001bf24810cb0;  alias, 1 drivers
v000001bf24922560_0 .net "Op", 1 0, L_000001bf24811890;  alias, 1 drivers
v000001bf24922ce0_0 .net "RegW", 0 0, L_000001bf24812330;  alias, 1 drivers
v000001bf24923500_0 .net "ResultSrc", 1 0, L_000001bf24810850;  alias, 1 drivers
v000001bf24923a00_0 .net *"_ivl_12", 12 0, v000001bf24923be0_0;  1 drivers
v000001bf24923aa0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf24923be0_0 .var "controls", 12 0;
v000001bf24923b40_0 .var "nextstate", 3 0;
v000001bf249233c0_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
v000001bf24923460_0 .var "state", 3 0;
E_000001bf247d7c70 .event anyedge, v000001bf24923460_0;
E_000001bf247d7530 .event anyedge, v000001bf24923460_0, v000001bf24922560_0, v000001bf24923f00_0;
L_000001bf24810cb0 .part v000001bf24923be0_0, 12, 1;
L_000001bf248114d0 .part v000001bf24923be0_0, 11, 1;
L_000001bf24811cf0 .part v000001bf24923be0_0, 10, 1;
L_000001bf24812330 .part v000001bf24923be0_0, 9, 1;
L_000001bf24810a30 .part v000001bf24923be0_0, 8, 1;
L_000001bf248123d0 .part v000001bf24923be0_0, 7, 1;
L_000001bf24810850 .part v000001bf24923be0_0, 5, 2;
L_000001bf24811930 .part v000001bf24923be0_0, 3, 2;
L_000001bf24812470 .part v000001bf24923be0_0, 1, 2;
L_000001bf24810f30 .part v000001bf24923be0_0, 0, 1;
S_000001bf247ae8e0 .scope module, "dp" "datapath" 2 169, 2 553 0, S_000001bf247ab800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
v000001bf2480f9c0_0 .var "A", 31 0;
v000001bf2480eb60_0 .net "ALUControl", 1 0, v000001bf249235a0_0;  alias, 1 drivers
v000001bf2480ede0_0 .net "ALUFlags", 3 0, L_000001bf248163c0;  alias, 1 drivers
v000001bf2480e980_0 .var "ALUOut", 31 0;
v000001bf2480e840_0 .net "ALUResult", 31 0, v000001bf248093e0_0;  1 drivers
v000001bf2480f6a0_0 .net "ALUSrcA", 1 0, L_000001bf24811930;  alias, 1 drivers
v000001bf2480e5c0_0 .net "ALUSrcB", 1 0, L_000001bf24812470;  alias, 1 drivers
v000001bf2480ee80_0 .net "Adr", 31 0, L_000001bf24816f00;  alias, 1 drivers
v000001bf2480fd80_0 .net "AdrSrc", 0 0, L_000001bf248123d0;  alias, 1 drivers
v000001bf24810140_0 .var "Data", 31 0;
v000001bf2480f4c0_0 .net "ExtImm", 31 0, v000001bf2480a8b0_0;  1 drivers
v000001bf2480f880_0 .net "IRWrite", 0 0, L_000001bf24810a30;  alias, 1 drivers
v000001bf2480fe20_0 .net "ImmSrc", 1 0, L_000001bf247eb2a0;  alias, 1 drivers
v000001bf2480fec0_0 .var "Instr", 31 0;
v000001bf2480ff60_0 .var "PC", 31 0;
v000001bf2480f920_0 .net "PCWrite", 0 0, L_000001bf247ebe00;  alias, 1 drivers
o000001bf248e27e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bf24810000_0 .net "RA1", 3 0, o000001bf248e27e8;  0 drivers
o000001bf248e2818 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001bf248101e0_0 .net "RA2", 3 0, o000001bf248e2818;  0 drivers
v000001bf2480f240_0 .net "ReadData", 31 0, L_000001bf247eb4d0;  alias, 1 drivers
v000001bf2480f380_0 .net "RegSrc", 1 0, L_000001bf248116b0;  alias, 1 drivers
v000001bf2480f1a0_0 .net "RegWrite", 0 0, L_000001bf247eb3f0;  alias, 1 drivers
v000001bf2480efc0_0 .net "Result", 31 0, L_000001bf24816460;  1 drivers
v000001bf24810280_0 .net "ResultSrc", 1 0, L_000001bf24810850;  alias, 1 drivers
v000001bf2480f060_0 .net "SrcA", 31 0, L_000001bf24815e20;  1 drivers
v000001bf2480fa60_0 .net "SrcB", 31 0, L_000001bf24815920;  1 drivers
v000001bf2480fb00_0 .var "WriteData", 31 0;
L_000001bf24924100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf2480fba0_0 .net/2u *"_ivl_4", 1 0, L_000001bf24924100;  1 drivers
v000001bf2480f560_0 .net *"_ivl_6", 0 0, L_000001bf24817360;  1 drivers
v000001bf2480f2e0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf24810320_0 .net "rdata1", 31 0, L_000001bf247eb070;  1 drivers
v000001bf24810460_0 .net "rdata2", 31 0, L_000001bf247eb8c0;  1 drivers
v000001bf2480ea20_0 .net "reset", 0 0, o000001bf248e07d8;  alias, 0 drivers
L_000001bf24816f00 .functor MUXZ 32, v000001bf2480ff60_0, L_000001bf24816460, L_000001bf248123d0, C4<>;
L_000001bf248172c0 .part v000001bf2480fec0_0, 12, 4;
L_000001bf24817360 .cmp/ne 2, L_000001bf24811930, L_000001bf24924100;
L_000001bf24815e20 .functor MUXZ 32, v000001bf2480f9c0_0, v000001bf2480ff60_0, L_000001bf24817360, C4<>;
L_000001bf24815600 .part v000001bf2480fec0_0, 0, 24;
S_000001bf247aea70 .scope module, "alu_dp" "alu" 2 638, 3 1 0, S_000001bf247ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_000001bf247eb9a0 .functor NOT 32, L_000001bf24815920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf247eb1c0 .functor XOR 1, L_000001bf24816000, L_000001bf248160a0, C4<0>, C4<0>;
L_000001bf247eb230 .functor XOR 1, L_000001bf247eb1c0, L_000001bf24816140, C4<0>, C4<0>;
L_000001bf247eb310 .functor NOT 1, L_000001bf247eb230, C4<0>, C4<0>, C4<0>;
L_000001bf247eb930 .functor XOR 1, L_000001bf24816fa0, L_000001bf24815d80, C4<0>, C4<0>;
L_000001bf247eb620 .functor AND 1, L_000001bf247eb310, L_000001bf247eb930, C4<1>, C4<1>;
L_000001bf247eb460 .functor NOT 1, L_000001bf248156a0, C4<0>, C4<0>, C4<0>;
L_000001bf247ebd20 .functor AND 1, L_000001bf247eb620, L_000001bf247eb460, C4<1>, C4<1>;
L_000001bf247ebb60 .functor NOT 1, L_000001bf24817040, C4<0>, C4<0>, C4<0>;
L_000001bf247eba10 .functor AND 1, L_000001bf247ebb60, L_000001bf248170e0, C4<1>, C4<1>;
v000001bf24809020_0 .net "A", 31 0, L_000001bf24815e20;  alias, 1 drivers
v000001bf24808bc0_0 .net "ALUControl", 1 0, v000001bf249235a0_0;  alias, 1 drivers
v000001bf248090c0_0 .net "ALUFlags", 3 0, L_000001bf248163c0;  alias, 1 drivers
v000001bf24809c00_0 .net "B", 31 0, L_000001bf24815920;  alias, 1 drivers
v000001bf24808c60_0 .net "Carry", 0 0, L_000001bf247eba10;  1 drivers
v000001bf24809520_0 .net "Negative", 0 0, L_000001bf24817180;  1 drivers
v000001bf24809d40_0 .net "Overflow", 0 0, L_000001bf247ebd20;  1 drivers
v000001bf248093e0_0 .var "Result", 31 0;
v000001bf24808ee0_0 .net "Sum", 32 0, L_000001bf24817400;  1 drivers
v000001bf24809160_0 .net "Zero", 0 0, L_000001bf248157e0;  1 drivers
v000001bf24809840_0 .net *"_ivl_1", 0 0, L_000001bf24815ec0;  1 drivers
v000001bf2480a2e0_0 .net *"_ivl_10", 31 0, L_000001bf247eb9a0;  1 drivers
v000001bf248098e0_0 .net *"_ivl_14", 32 0, L_000001bf24816320;  1 drivers
L_000001bf24924220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bf24809980_0 .net *"_ivl_17", 0 0, L_000001bf24924220;  1 drivers
v000001bf24922100_0 .net *"_ivl_18", 32 0, L_000001bf24816500;  1 drivers
v000001bf2480b350_0 .net *"_ivl_2", 31 0, L_000001bf24816c80;  1 drivers
L_000001bf24924268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bf2480a630_0 .net *"_ivl_21", 0 0, L_000001bf24924268;  1 drivers
v000001bf2480b990_0 .net *"_ivl_22", 32 0, L_000001bf24815f60;  1 drivers
v000001bf2480bc10_0 .net *"_ivl_25", 0 0, L_000001bf248165a0;  1 drivers
v000001bf2480c2f0_0 .net *"_ivl_26", 32 0, L_000001bf24816b40;  1 drivers
L_000001bf249242b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf2480a6d0_0 .net *"_ivl_29", 31 0, L_000001bf249242b0;  1 drivers
v000001bf2480ba30_0 .net *"_ivl_33", 0 0, L_000001bf24816000;  1 drivers
v000001bf2480bd50_0 .net *"_ivl_35", 0 0, L_000001bf248160a0;  1 drivers
v000001bf2480c250_0 .net *"_ivl_36", 0 0, L_000001bf247eb1c0;  1 drivers
v000001bf2480c110_0 .net *"_ivl_39", 0 0, L_000001bf24816140;  1 drivers
v000001bf2480bb70_0 .net *"_ivl_40", 0 0, L_000001bf247eb230;  1 drivers
v000001bf2480bfd0_0 .net *"_ivl_42", 0 0, L_000001bf247eb310;  1 drivers
v000001bf2480b3f0_0 .net *"_ivl_45", 0 0, L_000001bf24816fa0;  1 drivers
v000001bf2480b7b0_0 .net *"_ivl_47", 0 0, L_000001bf24815d80;  1 drivers
v000001bf2480bcb0_0 .net *"_ivl_48", 0 0, L_000001bf247eb930;  1 drivers
L_000001bf24924190 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf2480bdf0_0 .net *"_ivl_5", 30 0, L_000001bf24924190;  1 drivers
v000001bf2480b670_0 .net *"_ivl_50", 0 0, L_000001bf247eb620;  1 drivers
v000001bf2480c390_0 .net *"_ivl_53", 0 0, L_000001bf248156a0;  1 drivers
v000001bf2480be90_0 .net *"_ivl_54", 0 0, L_000001bf247eb460;  1 drivers
L_000001bf249242f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf2480b170_0 .net/2u *"_ivl_58", 31 0, L_000001bf249242f8;  1 drivers
L_000001bf249241d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf2480b2b0_0 .net/2u *"_ivl_6", 31 0, L_000001bf249241d8;  1 drivers
v000001bf2480b0d0_0 .net *"_ivl_65", 0 0, L_000001bf24817040;  1 drivers
v000001bf2480c070_0 .net *"_ivl_66", 0 0, L_000001bf247ebb60;  1 drivers
v000001bf2480ad10_0 .net *"_ivl_69", 0 0, L_000001bf248170e0;  1 drivers
v000001bf2480b8f0_0 .net *"_ivl_8", 0 0, L_000001bf24816280;  1 drivers
v000001bf2480c1b0_0 .net "mux2_1", 31 0, L_000001bf24815ce0;  1 drivers
E_000001bf247d8070 .event anyedge, v000001bf249235a0_0, v000001bf24808ee0_0, v000001bf24809020_0, v000001bf24809c00_0;
L_000001bf24815ec0 .part v000001bf249235a0_0, 0, 1;
L_000001bf24816c80 .concat [ 1 31 0 0], L_000001bf24815ec0, L_000001bf24924190;
L_000001bf24816280 .cmp/eq 32, L_000001bf24816c80, L_000001bf249241d8;
L_000001bf24815ce0 .functor MUXZ 32, L_000001bf247eb9a0, L_000001bf24815920, L_000001bf24816280, C4<>;
L_000001bf24816320 .concat [ 32 1 0 0], L_000001bf24815e20, L_000001bf24924220;
L_000001bf24816500 .concat [ 32 1 0 0], L_000001bf24815ce0, L_000001bf24924268;
L_000001bf24815f60 .arith/sum 33, L_000001bf24816320, L_000001bf24816500;
L_000001bf248165a0 .part v000001bf249235a0_0, 0, 1;
L_000001bf24816b40 .concat [ 1 32 0 0], L_000001bf248165a0, L_000001bf249242b0;
L_000001bf24817400 .arith/sum 33, L_000001bf24815f60, L_000001bf24816b40;
L_000001bf24816000 .part v000001bf249235a0_0, 0, 1;
L_000001bf248160a0 .part L_000001bf24815e20, 31, 1;
L_000001bf24816140 .part L_000001bf24815920, 31, 1;
L_000001bf24816fa0 .part L_000001bf24817400, 31, 1;
L_000001bf24815d80 .part L_000001bf24815e20, 31, 1;
L_000001bf248156a0 .part v000001bf249235a0_0, 1, 1;
L_000001bf248157e0 .cmp/eq 32, L_000001bf249242f8, v000001bf248093e0_0;
L_000001bf24817180 .part v000001bf248093e0_0, 31, 1;
L_000001bf24817040 .part v000001bf249235a0_0, 1, 1;
L_000001bf248170e0 .part L_000001bf24817400, 32, 1;
L_000001bf248163c0 .concat [ 1 1 1 1], L_000001bf247ebd20, L_000001bf247eba10, L_000001bf248157e0, L_000001bf24817180;
S_000001bf247aec00 .scope module, "alusrcb" "mux3" 2 636, 2 696 0, S_000001bf247ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001bf247d80b0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v000001bf2480bf30_0 .net *"_ivl_1", 0 0, L_000001bf24815740;  1 drivers
v000001bf2480c430_0 .net *"_ivl_3", 0 0, L_000001bf24815ba0;  1 drivers
v000001bf2480b210_0 .net *"_ivl_4", 31 0, L_000001bf24815c40;  1 drivers
v000001bf2480b850_0 .net "d0", 31 0, v000001bf2480fb00_0;  alias, 1 drivers
v000001bf2480a590_0 .net "d1", 31 0, v000001bf2480a8b0_0;  alias, 1 drivers
L_000001bf24924148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001bf2480a770_0 .net "d2", 31 0, L_000001bf24924148;  1 drivers
v000001bf2480b030_0 .net "s", 1 0, L_000001bf24812470;  alias, 1 drivers
v000001bf2480a810_0 .net "y", 31 0, L_000001bf24815920;  alias, 1 drivers
L_000001bf24815740 .part L_000001bf24812470, 1, 1;
L_000001bf24815ba0 .part L_000001bf24812470, 0, 1;
L_000001bf24815c40 .functor MUXZ 32, v000001bf2480fb00_0, v000001bf2480a8b0_0, L_000001bf24815ba0, C4<>;
L_000001bf24815920 .functor MUXZ 32, L_000001bf24815c40, L_000001bf24924148, L_000001bf24815740, C4<>;
S_000001bf2477b6a0 .scope module, "ext" "extend" 2 634, 2 681 0, S_000001bf247ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000001bf2480a8b0_0 .var "ExtImm", 31 0;
v000001bf2480bad0_0 .net "ImmSrc", 1 0, L_000001bf247eb2a0;  alias, 1 drivers
v000001bf2480b5d0_0 .net "Instr", 23 0, L_000001bf24815600;  1 drivers
E_000001bf247d8170 .event anyedge, v000001bf24922740_0, v000001bf2480b5d0_0;
S_000001bf2479f600 .scope module, "muxresult" "mux3" 2 644, 2 696 0, S_000001bf247ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001bf247d78b0 .param/l "WIDTH" 0 2 703, +C4<00000000000000000000000000100000>;
v000001bf2480a950_0 .net *"_ivl_1", 0 0, L_000001bf24815880;  1 drivers
v000001bf2480a9f0_0 .net *"_ivl_3", 0 0, L_000001bf24816be0;  1 drivers
v000001bf2480aa90_0 .net *"_ivl_4", 31 0, L_000001bf24816d20;  1 drivers
v000001bf2480ab30_0 .net "d0", 31 0, v000001bf2480e980_0;  1 drivers
v000001bf2480abd0_0 .net "d1", 31 0, v000001bf24810140_0;  1 drivers
v000001bf2480ac70_0 .net "d2", 31 0, v000001bf248093e0_0;  alias, 1 drivers
v000001bf2480b490_0 .net "s", 1 0, L_000001bf24810850;  alias, 1 drivers
v000001bf2480b530_0 .net "y", 31 0, L_000001bf24816460;  alias, 1 drivers
L_000001bf24815880 .part L_000001bf24810850, 1, 1;
L_000001bf24816be0 .part L_000001bf24810850, 0, 1;
L_000001bf24816d20 .functor MUXZ 32, v000001bf2480e980_0, v000001bf24810140_0, L_000001bf24816be0, C4<>;
L_000001bf24816460 .functor MUXZ 32, L_000001bf24816d20, v000001bf248093e0_0, L_000001bf24815880, C4<>;
S_000001bf2479f790 .scope module, "rfile" "register_file" 2 625, 2 655 0, S_000001bf247ae8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "A1";
    .port_info 2 /INPUT 4 "A2";
    .port_info 3 /INPUT 4 "A3";
    .port_info 4 /INPUT 32 "WD3";
    .port_info 5 /INPUT 32 "R15";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_000001bf247eb070 .functor BUFZ 32, L_000001bf248161e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf247eb8c0 .functor BUFZ 32, L_000001bf248168c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf2480ae50_0 .net "A1", 3 0, o000001bf248e27e8;  alias, 0 drivers
v000001bf2480aef0_0 .net "A2", 3 0, o000001bf248e2818;  alias, 0 drivers
v000001bf2480af90_0 .net "A3", 3 0, L_000001bf248172c0;  1 drivers
v000001bf2480b710_0 .net "R15", 31 0, L_000001bf24816460;  alias, 1 drivers
v000001bf2480e8e0_0 .net "RD1", 31 0, L_000001bf247eb070;  alias, 1 drivers
v000001bf2480f100_0 .net "RD2", 31 0, L_000001bf247eb8c0;  alias, 1 drivers
v000001bf248103c0_0 .net "WD3", 31 0, L_000001bf24816460;  alias, 1 drivers
v000001bf2480f740_0 .net "WE3", 0 0, L_000001bf247eb3f0;  alias, 1 drivers
v000001bf2480fce0_0 .net *"_ivl_0", 31 0, L_000001bf248161e0;  1 drivers
L_000001bf24924388 .functor BUFT 1, C4<00zzzz>, C4<0>, C4<0>, C4<0>;
v000001bf2480ef20_0 .net *"_ivl_10", 5 0, L_000001bf24924388;  1 drivers
L_000001bf24924340 .functor BUFT 1, C4<00zzzz>, C4<0>, C4<0>, C4<0>;
v000001bf2480fc40_0 .net *"_ivl_2", 5 0, L_000001bf24924340;  1 drivers
v000001bf2480f7e0_0 .net *"_ivl_8", 31 0, L_000001bf248168c0;  1 drivers
v000001bf248100a0_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf2480eca0_0 .var/i "i", 31 0;
v000001bf2480eac0 .array "registros", 0 14, 31 0;
E_000001bf247d7cf0 .event posedge, v000001bf247d1370_0;
L_000001bf248161e0 .array/port v000001bf2480eac0, L_000001bf24924340;
L_000001bf248168c0 .array/port v000001bf2480eac0, L_000001bf24924388;
S_000001bf24812c20 .scope module, "mem" "mem" 2 97, 2 105 0, S_000001bf247ab670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001bf247eb4d0 .functor BUFZ 32, L_000001bf248166e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf24810e90 .array "RAM", 0 63, 31 0;
v000001bf24811ed0_0 .net *"_ivl_0", 31 0, L_000001bf248166e0;  1 drivers
v000001bf24811390_0 .net *"_ivl_3", 29 0, L_000001bf24816780;  1 drivers
v000001bf24811bb0_0 .net "a", 31 0, L_000001bf24816f00;  alias, 1 drivers
v000001bf24810670_0 .net "clk", 0 0, o000001bf248e0748;  alias, 0 drivers
v000001bf24811d90_0 .net "rd", 31 0, L_000001bf247eb4d0;  alias, 1 drivers
v000001bf24810710_0 .net "wd", 31 0, v000001bf2480fb00_0;  alias, 1 drivers
v000001bf24811c50_0 .net "we", 0 0, L_000001bf247eaf90;  alias, 1 drivers
L_000001bf248166e0 .array/port v000001bf24810e90, L_000001bf24816780;
L_000001bf24816780 .part L_000001bf24816f00, 2, 30;
    .scope S_000001bf2486ebd0;
T_0 ;
    %wait E_000001bf247d7470;
    %load/vec4 v000001bf247e9260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bf247e9120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bf247e8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bf247e9760_0;
    %assign/vec4 v000001bf247e9120_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bf247bb8f0;
T_1 ;
    %wait E_000001bf247d7c30;
    %load/vec4 v000001bf249233c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf24923460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bf24923b40_0;
    %assign/vec4 v000001bf24923460_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bf247bb8f0;
T_2 ;
    %wait E_000001bf247d7530;
    %load/vec4 v000001bf24923460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v000001bf24922560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v000001bf24923f00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
T_2.14 ;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000001bf24923f00_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bf24923b40_0, 0, 4;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bf247bb8f0;
T_3 ;
    %wait E_000001bf247d7c70;
    %load/vec4 v000001bf24923460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2114, 0, 13;
    %store/vec4 v000001bf24923be0_0, 0, 13;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bf24786d00;
T_4 ;
    %wait E_000001bf247d7ff0;
    %load/vec4 v000001bf24923c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bf249224c0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v000001bf249224c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf249226a0_0, 4, 5;
    %load/vec4 v000001bf249224c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001bf249235a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001bf249235a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bf249226a0_0, 4, 5;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bf249235a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bf249226a0_0, 0, 2;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bf24786a60;
T_5 ;
    %wait E_000001bf247d7c30;
    %load/vec4 v000001bf24923000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bf24799870_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bf247997d0_0;
    %assign/vec4 v000001bf24799870_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bf2476bb40;
T_6 ;
    %wait E_000001bf247d7fb0;
    %load/vec4 v000001bf247e82c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v000001bf247d1af0_0;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v000001bf247d1af0_0;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v000001bf247e93a0_0;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v000001bf247e93a0_0;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v000001bf247e8860_0;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v000001bf247e8860_0;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v000001bf247e8900_0;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v000001bf247e8900_0;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v000001bf247e93a0_0;
    %load/vec4 v000001bf247d1af0_0;
    %inv;
    %and;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v000001bf247e93a0_0;
    %load/vec4 v000001bf247d1af0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v000001bf247e8680_0;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v000001bf247e8680_0;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v000001bf247d1af0_0;
    %inv;
    %load/vec4 v000001bf247e8680_0;
    %and;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v000001bf247d1af0_0;
    %inv;
    %load/vec4 v000001bf247e8680_0;
    %and;
    %inv;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf247e9800_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bf2479f790;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf2480eca0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001bf2480eca0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001bf2480eca0_0;
    %store/vec4a v000001bf2480eac0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bf2480eca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001bf2480eca0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001bf2479f790;
T_8 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf2480f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bf248103c0_0;
    %load/vec4 v000001bf2480af90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf2480eac0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bf2477b6a0;
T_9 ;
    %wait E_000001bf247d8170;
    %load/vec4 v000001bf2480bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001bf2480a8b0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001bf2480b5d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bf2480a8b0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001bf2480b5d0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bf2480a8b0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001bf2480b5d0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000001bf2480b5d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001bf2480a8b0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001bf247aea70;
T_10 ;
    %wait E_000001bf247d8070;
    %load/vec4 v000001bf24808bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v000001bf24808ee0_0;
    %pad/u 32;
    %store/vec4 v000001bf248093e0_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v000001bf24809020_0;
    %load/vec4 v000001bf24809c00_0;
    %and;
    %store/vec4 v000001bf248093e0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bf24809020_0;
    %load/vec4 v000001bf24809c00_0;
    %or;
    %store/vec4 v000001bf248093e0_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bf247ae8e0;
T_11 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf2480f920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001bf2480efc0_0;
    %assign/vec4 v000001bf2480ff60_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bf247ae8e0;
T_12 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf2480f240_0;
    %assign/vec4 v000001bf24810140_0, 0;
    %load/vec4 v000001bf2480f240_0;
    %assign/vec4 v000001bf2480fec0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bf247ae8e0;
T_13 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf24810320_0;
    %assign/vec4 v000001bf2480f9c0_0, 0;
    %load/vec4 v000001bf24810460_0;
    %assign/vec4 v000001bf2480fb00_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001bf247ae8e0;
T_14 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf2480e840_0;
    %assign/vec4 v000001bf2480e980_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000001bf24812c20;
T_15 ;
    %vpi_call 2 118 "$readmemh", "memfile.dat", v000001bf24810e90 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001bf24812c20;
T_16 ;
    %wait E_000001bf247d7cf0;
    %load/vec4 v000001bf24811c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001bf24810710_0;
    %load/vec4 v000001bf24811bb0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf24810e90, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "arm_multi.v";
    "./alu.v";
