/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [4:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 5'h00;
    else _00_ <= in_data[71:67];
  assign celloutsig_0_3z = _00_[2] & ~(in_data[77]);
  assign celloutsig_1_13z = celloutsig_1_12z[3] & ~(in_data[166]);
  assign celloutsig_1_15z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_13z & ~(celloutsig_1_5z[4]);
  assign celloutsig_1_19z = celloutsig_1_15z & ~(celloutsig_1_3z[12]);
  assign celloutsig_0_7z = in_data[88] & ~(celloutsig_0_6z[8]);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_3z);
  assign celloutsig_0_13z = _00_[2] & ~(celloutsig_0_5z[1]);
  assign celloutsig_0_26z = celloutsig_0_13z & ~(celloutsig_0_15z[1]);
  assign celloutsig_0_33z = celloutsig_0_13z & ~(celloutsig_0_24z[5]);
  assign celloutsig_1_0z = in_data[114] & ~(in_data[137]);
  assign celloutsig_1_2z = celloutsig_1_1z[6] & ~(celloutsig_1_1z[9]);
  assign celloutsig_1_5z = - { in_data[186:183], celloutsig_1_2z };
  assign celloutsig_1_12z = - in_data[128:125];
  assign celloutsig_0_4z = - { in_data[75:54], celloutsig_0_3z, _00_ };
  assign celloutsig_0_5z = - in_data[93:89];
  assign celloutsig_0_6z = - { celloutsig_0_2z[18:8], celloutsig_0_3z };
  assign celloutsig_0_11z = - celloutsig_0_4z[5:1];
  assign celloutsig_0_12z = - { celloutsig_0_2z[6:3], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_15z = - celloutsig_0_12z[5:0];
  assign celloutsig_0_1z = - in_data[11:3];
  assign celloutsig_0_24z = - in_data[66:54];
  assign celloutsig_0_27z = - { celloutsig_0_11z[4:1], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_2z = - { in_data[50:40], celloutsig_0_1z };
  assign celloutsig_0_34z = - { celloutsig_0_27z[6:4], celloutsig_0_26z };
  assign celloutsig_1_1z = - in_data[155:146];
  assign celloutsig_1_3z = - { in_data[183:167], celloutsig_1_2z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
