<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <title>RISC-V Ox64 BL808 SBC: Sv39 Memory Management Unit</title>

    
    <!-- Begin scripts/articles/*-header.html: Article Header for Custom Markdown files processed by rustdoc, like chip8.md -->
<meta property="og:title" 
    content="RISC-V Ox64 BL808 SBC: Sv39 Memory Management Unit" 
    data-rh="true">
<meta property="og:description" 
    content=""
    data-rh="true">
<meta name="description" 
    content="">
<meta property="og:image" 
    content="https://lupyuen.github.io/images/mmu-title.jpg">
<meta property="og:type" 
    content="article" data-rh="true">
<link rel="canonical"
    href="https://lupyuen.codeberg.page/articles/mmu.html" />
<!-- End scripts/articles/*-header.html -->
<!-- Begin scripts/rustdoc-header.html: Header for Custom Markdown files processed by rustdoc, like chip8.md -->
<link rel="alternate" type="application/rss+xml" title="RSS Feed for lupyuen" href="/rss.xml" />
<link rel="stylesheet" type="text/css" href="../normalize.css">
<link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle">
<link rel="stylesheet" type="text/css" href="../dark.css">
<link rel="stylesheet" type="text/css" href="../light.css" id="themeStyle">
<link rel="stylesheet" type="text/css" href="../prism.css">
<script src="../storage.js"></script><noscript>
<link rel="stylesheet" href="../noscript.css"></noscript>
<link rel="shortcut icon" href="../favicon.ico">
<style type="text/css">
    #crate-search {
        background-image: url("../down-arrow.svg");
    }
    a {
        color: #77d;
    }
</style>
<!-- End scripts/rustdoc-header.html -->


</head>
<body class="rustdoc">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

        <!-- Begin scripts/rustdoc-before.html: Pre-HTML for Custom Markdown files processed by rustdoc, like chip8.md -->

    <!-- Begin Theme Picker -->
    <div class="theme-picker" style="left: 0"><button id="theme-picker" aria-label="Pick another theme!"><img src="../brush.svg"
        width="18" alt="Pick another theme!"></button>
        <div id="theme-choices"></div>
    </div>
    <script src="../theme.js"></script>
    <script src="../prism.js"></script>
    <!-- Theme Picker -->

    <!-- End scripts/rustdoc-before.html -->
    

    <h1 class="title">RISC-V Ox64 BL808 SBC: Sv39 Memory Management Unit</h1>
    <nav id="TOC"><ul>
<li><a href="#memory-protection">1 Memory Protection</a><ul></ul></li>
<li><a href="#huge-chunks-level-1">2 Huge Chunks: Level 1</a><ul></ul></li>
<li><a href="#medium-chunks-level-2">3 Medium Chunks: Level 2</a><ul></ul></li>
<li><a href="#connect-level-1-to-level-2">4 Connect Level 1 to Level 2</a><ul></ul></li>
<li><a href="#smaller-chunks-level-3">5 Smaller Chunks: Level 3</a><ul></ul></li>
<li><a href="#connect-level-2-to-level-3">6 Connect Level 2 to Level 3</a><ul></ul></li>
<li><a href="#whats-next">7 What‚Äôs Next</a><ul></ul></li></ul></nav><p>üìù <em>21 Nov 2023</em></p>
<p><img src="https://lupyuen.github.io/images/mmu-title.jpg" alt="Sv39 Memory Management Unit" /></p>
<p><em>What‚Äôs this MMU?</em></p>
<p><a href="https://en.wikipedia.org/wiki/Memory_management_unit"><strong>Memory Management Unit (MMU)</strong></a> is the hardware inside our 64-bit Single-Board Computer (SBC) for‚Ä¶</p>
<ul>
<li>
<p><strong>Memory Protection</strong>: Prevent Applications (and Kernel) from meddling with things (in System Memory) that they‚Äôre not supposed to</p>
</li>
<li>
<p><strong>Virtual Memory</strong>: Allow Applications to access chunks of ‚ÄúImaginary Memory‚Äù at Exotic Addresses (<strong><code>0x8000</code> <code>0000</code></strong>!)‚Ä¶</p>
<p>But they‚Äôre actually System RAM recycled from boring old addresses (like <strong><code>0x5060</code> <code>4000</code></strong>)</p>
<p>(Kinda like ‚ÄúThe Matrix‚Äù)</p>
</li>
</ul>
<p><em>Sv39 sounds familiar‚Ä¶ Any relation to SVR4?</em></p>
<p>Actually <a href="https://five-embeddev.com/riscv-isa-manual/latest/supervisor.html#sec:sv39"><strong>Sv39</strong></a> is the MMU inside many RISC-V SBCs‚Ä¶</p>
<ul>
<li>
<p>Pine64 Ox64, Sipeed M1s</p>
<p>(Based on <strong>Bouffalo Lab BL808 SoC</strong>)</p>
</li>
<li>
<p>Pine64 Star64, StarFive VisionFive 2, Milk-V Mars</p>
<p>(Based on <strong>StarFive JH7110 SoC</strong>)</p>
</li>
</ul>
<p>In this article, we walk through the steps to configure the Sv39 MMU on <a href="https://wiki.pine64.org/wiki/Ox64"><strong>Pine64 Ox64 64-bit RISC-V SBC</strong></a> (pic below), powered by <a href="https://github.com/bouffalolab/bl_docs/blob/main/BL808_RM/en/BL808_RM_en_1.3.pdf"><strong>Bouffalo Lab BL808 SoC</strong></a>.</p>
<p>We start with Memory Protection, then Virtual Memory. We‚Äôll do this with <a href="https://lupyuen.github.io/articles/ox2"><strong>Apache NuttX RTOS</strong></a>. (Real-Time Operating System)</p>
<p><em>And ‚ÄúSv39‚Äù means‚Ä¶</em></p>
<ul>
<li>
<p><strong>‚ÄúSv‚Äù</strong> signifies it‚Äôs a RISC-V Extension for Supervisor-Mode Virtual Memory</p>
</li>
<li>
<p><strong>‚Äú39‚Äù</strong> because it supports 39 Bits for Virtual Addresses</p>
<p>(<strong><code>0x0</code></strong> to <strong><code>0x7F FFFF FFFF</code></strong>!)</p>
</li>
<li>
<p>Coincidentally it‚Äôs also 3 by 9: <strong>3 Levels</strong> of Page Tables, each representing <strong>9 Address Bits</strong>!</p>
</li>
</ul>
<p><em>Why NuttX?</em></p>
<p><a href="https://lupyuen.github.io/articles/ox2"><strong>Apache NuttX RTOS</strong></a> is tiny and simpler to teach, as we walk through the MMU Internals.</p>
<p>And we‚Äôre documenting everything that happens when NuttX configures the Sv39 MMU for Ox64 SBC.</p>
<p><em>All this is covered in Computer Science Textbooks. No?</em></p>
<p>Let‚Äôs learn things a little differently! This article will read (and look) like a (yummy) tray of Chunky Chocolate Brownies.</p>
<p>(Apologies to my fellow CS Teachers)</p>
<p><img src="https://lupyuen.github.io/images/ox64-solder.jpg" alt="Pine64 Ox64 64-bit RISC-V SBC (Sorry for my substandard soldering)" /></p>
<p><a href="https://wiki.pine64.org/wiki/Ox64"><em>Pine64 Ox64 64-bit RISC-V SBC (Sorry for my substandard soldering)</em></a></p>
<h1 id="memory-protection"><a href="#memory-protection">1 Memory Protection</a></h1>
<p>TODO</p>
<div><table><thead><tr><th style="text-align: left">Region</th><th style="text-align: center">Start Address</th><th style="text-align: left">Size</th></tr></thead><tbody>
<tr><td style="text-align: left"><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L46-L51"><strong>Memory-Mapped I/O</strong></a></td><td style="text-align: center"><strong><code>0x0000_0000</code></strong></td><td style="text-align: left"><strong><code>0x4000_0000</code></strong> <em>(1 GB)</em></td></tr>
<tr><td style="text-align: left"><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/boards/risc-v/jh7110/star64/scripts/ld.script#L23"><strong>Kernel Code</strong></a> <em>(RAM)</em></td><td style="text-align: center"><strong><code>0x5020_0000</code></strong></td><td style="text-align: left"><strong><code>0x0020_0000</code></strong> <em>(2 MB)</em></td></tr>
<tr><td style="text-align: left"><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/boards/risc-v/jh7110/star64/scripts/ld.script#L24"><strong>Kernel Data</strong></a> <em>(RAM)</em></td><td style="text-align: center"><strong><code>0x5040_0000</code></strong></td><td style="text-align: left"><strong><code>0x0020_0000</code></strong> <em>(2 MB)</em></td></tr>
<tr><td style="text-align: left"><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/boards/risc-v/jh7110/star64/scripts/ld.script#L25-L26"><strong>Page Pool</strong></a> <em>(RAM)</em></td><td style="text-align: center"><strong><code>0x5060_0000</code></strong></td><td style="text-align: left"><strong><code>0x0140_0000</code></strong> <em>(20 MB)</em></td></tr>
<tr><td style="text-align: left"><a href="https://lupyuen.github.io/articles/ox2#platform-level-interrupt-controller"><strong>Interrupt Controller</strong></a></td><td style="text-align: center"><strong><code>0xE000_0000</code></strong></td><td style="text-align: left"><strong><code>0x1000_0000</code></strong> <em>(256 MB)</em></td></tr>
</tbody></table>
</div><h1 id="huge-chunks-level-1"><a href="#huge-chunks-level-1">2 Huge Chunks: Level 1</a></h1>
<p><em><strong>(1 GB per Huge Chunk)</strong></em></p>
<p><em>How will we protect the Memory-Mapped I/O?</em></p>
<div><table><thead><tr><th style="text-align: left">Region</th><th style="text-align: center">Start Address</th><th style="text-align: left">Size</th></tr></thead><tbody>
<tr><td style="text-align: left"><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L46-L51"><strong>Memory-Mapped I/O</strong></a></td><td style="text-align: center"><strong><code>0x0000_0000</code></strong></td><td style="text-align: left"><strong><code>0x4000_0000</code></strong> <em>(1 GB)</em></td></tr>
</tbody></table>
</div>
<p>Here‚Äôs the simplest setup for Sv39 MMU that will protect the <strong>I/O Memory from <code>0x0</code> to <code>0x3FFF</code> <code>FFFF</code></strong>‚Ä¶</p>
<p><img src="https://lupyuen.github.io/images/mmu-l1kernel2a.jpg" alt="Level 1 Page Table for Kernel" /></p>
<p>All we need is a <strong>Level 1 Page Table</strong> (4,096 Bytes).</p>
<p>The Page Table contains only one <strong>Page Table Entry</strong> (8 Bytes) that says‚Ä¶</p>
<ul>
<li>
<p><strong>V:</strong> This is a <strong>Valid</strong> Page Table Entry</p>
</li>
<li>
<p><strong>G:</strong> This is a <strong>Global Mapping</strong> that is valid for all Address Spaces</p>
</li>
<li>
<p><strong>R:</strong> Allow Reads for <strong><code>0x0</code></strong> to <strong><code>0x3FFF</code> <code>FFFF</code></strong></p>
</li>
<li>
<p><strong>W:</strong> Allow Writes for <strong><code>0x0</code></strong> to <strong><code>0x3FFF</code> <code>FFFF</code></strong></p>
<p>(We don‚Äôt allow Execute for Memory-Mapped I/O)</p>
</li>
<li>
<p><strong>PPN:</strong> Physical Page Number (44 Bits) is <strong><code>0x0</code></strong></p>
<p>(PPN = Memory Address / 4,096)</p>
</li>
</ul>
<p>But we have so many questions‚Ä¶</p>
<ol>
<li>
<p><em>Why <code>0x3FFF</code> <code>FFFF</code>?</em></p>
<p>This is a <strong>Level 1</strong> Page Table. Every Entry in the Page Table configures a (huge) <strong>1 GB Chunk of Memory</strong>.</p>
<p>(Or <strong><code>0x4000 0000</code></strong> bytes)</p>
<p>Our Page Table Entry is at <strong>Index 0</strong>. Hence it configures the Memory Range for <strong><code>0x0</code></strong> to <strong><code>0x3FFF</code> <code>FFFF</code></strong>. (Pic below)</p>
</li>
<li>
<p><em>How to allocate the Page Table?</em></p>
<p>In NuttX, we write this to allocate the <strong>Level 1 Page Table</strong>: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L58-L93">jh7110_mm_init.c</a></p>
<div class="example-wrap"><pre class="language-c"><code>// Number of Page Table Entries (8 bytes per entry)
#define PGT_L1_SIZE (512)  // Page Table Size is 4 KB

// Allocate Level 1 Page Table from `.pgtables` section
size_t m_l1_pgtable[PGT_L1_SIZE]
  locate_data(&quot;.pgtables&quot;);
</code></pre></div>
<p><strong><code>.pgtables</code></strong> comes from the NuttX Linker Script: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/boards/risc-v/jh7110/star64/scripts/ld.script#L121-L127">ld.script</a></p>
<div class="example-wrap"><pre class="language-yaml"><code>/* Page Tables (aligned to 4 KB boundary) */
.pgtables (NOLOAD) : ALIGN(0x1000) {
    *(.pgtables)
    . = ALIGN(4);
} &gt; ksram
</code></pre></div>
<p>Then GCC Linker helpfully allocates our Level 1 Page Table at RAM Address <strong><code>0x5040</code> <code>7000</code></strong>.</p>
</li>
<li>
<p><em>What is SATP?</em></p>
<p>SATP is the RISC-V System Register for <a href="https://five-embeddev.com/riscv-isa-manual/latest/supervisor.html#sec:satp"><strong>Supervisor Address Translation and Protection</strong></a>.</p>
<p>To enable the MMU, we set SATP Register to the <strong>Physical Page Number (PPN)</strong> of our Level 1 Page Table‚Ä¶</p>
<div class="example-wrap"><pre class="language-c"><code>PPN = Address / 4096
    = 0x50407000 / 4096
    = 0x50407
</code></pre></div>
<p>This is how we set the SATP Register in NuttX: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L282-L302">jh7110_mm_init.c</a></p>
<div class="example-wrap"><pre class="language-c"><code>// Set the SATP Register to the
// Physical Page Number of Level 1 Page Table
mmu_enable(
  g_kernel_pgt_pbase,  // 0x5040 7000 (Page Table Address)
  0  // Address Space ID
);
</code></pre></div>
<p><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/master/arch/risc-v/src/common/riscv_mmu.h#L268-L292">(<strong>mmu_enable</strong> is defined here)</a></p>
</li>
<li>
<p><em>How to set the Page Table Entry?</em></p>
<p>To set the Level 1 <strong>Page Table Entry</strong> for <strong><code>0x0</code></strong> to <strong><code>0x3FFF</code> <code>FFFF</code></strong>: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L227-L240">jh7110_mm_init.c</a></p>
<div class="example-wrap"><pre class="language-c"><code>// Map the I/O Region in Level 1 Page Table
mmu_ln_map_region(
  1,             // Level 1
  PGT_L1_VBASE,  // 0x5040 7000 (Page Table Address)
  MMU_IO_BASE,   // 0x0 (Physical Address)
  MMU_IO_BASE,   // 0x0 (Virtual Address)
  MMU_IO_SIZE,   // 0x4000 0000 (Size)
  MMU_IO_FLAGS   // Read + Write + Global
);
</code></pre></div>
<p><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/common/riscv_mmu.c#L140-L156">(<strong>mmu_ln_map_region</strong> is defined here)</a></p>
</li>
<li>
<p><em>Why is Virtual Address set to 0?</em></p>
<p>Right now we‚Äôre doing <strong>Memory Protection</strong> for the Kernel, so we set‚Ä¶</p>
<p>Virtual Address = Physical Address = Actual Address of System Memory</p>
<p>Later when we configure <strong>Virtual Memory</strong> for the Applications, we‚Äôll see interesting values.</p>
</li>
</ol>
<p><img src="https://lupyuen.github.io/images/mmu-l1kernel2b.jpg" alt="Level 1 Page Table for Kernel" /></p>
<p>Now we protect the Interrupt Controller‚Ä¶</p>
<h1 id="medium-chunks-level-2"><a href="#medium-chunks-level-2">3 Medium Chunks: Level 2</a></h1>
<p><em><strong>(2 MB per Medium Chunk)</strong></em></p>
<p><em>Our Interrupt Controller needs 256 MB of protection‚Ä¶</em></p>
<p><em>Surely a Level 1 Chunk (2 GB) is too wasteful?</em></p>
<div><table><thead><tr><th style="text-align: left">Region</th><th style="text-align: center">Start Address</th><th style="text-align: left">Size</th></tr></thead><tbody>
<tr><td style="text-align: left"><a href="https://lupyuen.github.io/articles/ox2#platform-level-interrupt-controller"><strong>Interrupt Controller</strong></a></td><td style="text-align: center"><strong><code>0xE000_0000</code></strong></td><td style="text-align: left"><strong><code>0x1000_0000</code></strong> <em>(256 MB)</em></td></tr>
</tbody></table>
</div>
<p>Yep that‚Äôs why Sv39 MMU gives us (medium-size) <strong>Level 2 Chunks of 2 MB</strong>!</p>
<p>For the Interrupt Controller, we need <strong>128 Chunks</strong> of 2 MB.</p>
<p>So we create a <strong>Level 2 Page Table</strong> (also 4,096 bytes). And we populate <strong>128 Entries</strong> (Index <code>0x100</code> to <code>0x17F</code>)‚Ä¶</p>
<p><img src="https://lupyuen.github.io/images/mmu-l2int.jpg" alt="Level 2 Page Table for Interrupt Controller" /></p>
<p><em>How did we get the Index of the Page Table Entry?</em></p>
<p>Our Interrupt Controller is at <strong><code>0xE000_0000</code></strong>.</p>
<p>To compute the Index of the Level 2 <strong>Page Table Entry (PTE)</strong>‚Ä¶</p>
<ul>
<li>
<p><strong>Virtual Address: vaddr</strong> = <code>0xE000_0000</code></p>
<p>(Because Virtual Address = Actual Address, for now)</p>
</li>
<li>
<p><strong>Virtual Page Number: vpn</strong> <br> =  <strong>vaddr</strong> &gt;&gt; 12 <br> = <code>0xE0000</code></p>
<p>(4,096 bytes per Memory Page)</p>
</li>
<li>
<p><strong>PTE Index</strong> <br> = (<strong>vpn</strong> &gt;&gt; 9) &amp; <code>0b111111111</code> <br> = <code>0x100</code></p>
<p>(Extract Bits 9 to 17 to get Level 2 Index)</p>
<p><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/common/riscv_mmu.c#L62-L109">(See <strong>mmu_ln_setentry</strong>)</a></p>
</li>
</ul>
<p>Do the same for <strong><code>0xEFFF_FFFF</code></strong>, and we‚Äôll get Index <strong><code>0x17F</code></strong>.</p>
<p>Thus our Page Table Index goes from <strong><code>0x100</code></strong> to <strong><code>0x17F</code></strong>.</p>
<p><em>How to allocate the Level 2 Page Table?</em></p>
<p>We do this: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L58-L93">jh7110_mm_init.c</a></p>
<div class="example-wrap"><pre class="language-c"><code>// Number of Page Table Entries (8 bytes per entry)
#define PGT_INT_L2_SIZE (512)  // Page Table Size is 4 KB

// Allocate Level 2 Page Table from `.pgtables` section
size_t m_int_l2_pgtable[PGT_INT_L2_SIZE]
  locate_data(&quot;.pgtables&quot;);
</code></pre></div>
<p><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/boards/risc-v/jh7110/star64/scripts/ld.script#L121-L127">(<strong><code>.pgtables</code></strong> comes from the Linker Script)</a></p>
<p>Then GCC Linker respectfully allocates our Level 2 Page Table at RAM Address <strong><code>0x5040</code> <code>3000</code></strong>.</p>
<p><em>How to populate the 128 Page Table Entries?</em></p>
<p>Just do this: <a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/jh7110/jh7110_mm_init.c#L249-L254">jh7110_mm_init.c</a></p>
<div class="example-wrap"><pre class="language-c"><code>// Map the Interrupt Controller in Level 2 Page Table
mmu_ln_map_region(
  2,  // Level 2
  PGT_INT_L2_PBASE,  // 0x5040 3000 (Page Table Address)
  0xE0000000,   // Physical Address of Interrupt Controller
  0xE0000000,   // Virtual Address of Interrupt Controller
  0x10000000,   // Size
  MMU_IO_FLAGS  // Read + Write + Global
);
</code></pre></div>
<p><a href="https://github.com/lupyuen2/wip-pinephone-nuttx/blob/ox64a/arch/risc-v/src/common/riscv_mmu.c#L140-L163">(<strong>mmu_ln_map_region</strong> is defined here)</a></p>
<p>But we‚Äôre not done yet! Next we connect the Levels‚Ä¶</p>
<h1 id="connect-level-1-to-level-2"><a href="#connect-level-1-to-level-2">4 Connect Level 1 to Level 2</a></h1>
<p><em>We‚Äôre done with Level 2 Page Table‚Ä¶</em></p>
<p><em>But Level 2 should talk back to Level 1 right?</em></p>
<p>Exactly! This is how we <strong>connect the Level 2 Page Table</strong> back to Level 1‚Ä¶</p>
<p>TODO</p>
<p><img src="https://lupyuen.github.io/images/mmu-l1kernel.jpg" alt="Level 1 Page Table for Kernel" /></p>
<h1 id="smaller-chunks-level-3"><a href="#smaller-chunks-level-3">5 Smaller Chunks: Level 3</a></h1>
<p><em><strong>(4 KB per Smaller Chunk)</strong></em></p>
<p>TODO</p>
<h1 id="connect-level-2-to-level-3"><a href="#connect-level-2-to-level-3">6 Connect Level 2 to Level 3</a></h1>
<p>TODO</p>
<h1 id="whats-next"><a href="#whats-next">7 What‚Äôs Next</a></h1>
<p>TODO</p>
<p>Many Thanks to my <a href="https://github.com/sponsors/lupyuen"><strong>GitHub Sponsors</strong></a> (and the awesome NuttX Community) for supporting my work! This article wouldn‚Äôt have been possible without your support.</p>
<ul>
<li>
<p><a href="https://github.com/sponsors/lupyuen"><strong>Sponsor me a coffee</strong></a></p>
</li>
<li>
<p><a href="https://github.com/lupyuen/nuttx-ox64"><strong>My Current Project: ‚ÄúApache NuttX RTOS for Ox64 BL808‚Äù</strong></a></p>
</li>
<li>
<p><a href="https://github.com/lupyuen/nuttx-star64"><strong>My Other Project: ‚ÄúNuttX for Star64 JH7110‚Äù</strong></a></p>
</li>
<li>
<p><a href="https://github.com/lupyuen/pinephone-nuttx"><strong>Older Project: ‚ÄúNuttX for PinePhone‚Äù</strong></a></p>
</li>
<li>
<p><a href="https://lupyuen.github.io"><strong>Check out my articles</strong></a></p>
</li>
<li>
<p><a href="https://lupyuen.github.io/rss.xml"><strong>RSS Feed</strong></a></p>
</li>
</ul>
<p><em>Got a question, comment or suggestion? Create an Issue or submit a Pull Request here‚Ä¶</em></p>
<p><a href="https://github.com/lupyuen/lupyuen.github.io/blob/master/src/mmu.md"><strong>lupyuen.github.io/src/mmu.md</strong></a></p>

    
</body>
</html>