<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r25352 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-May/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r25352%20-%0A%09haiku/trunk/src/add-ons/kernel/drivers/audio/hda&In-Reply-To=%3C200805071630.m47GUC5d001196%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="008558.html">
   <LINK REL="Next"  HREF="008562.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r25352 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r25352%20-%0A%09haiku/trunk/src/add-ons/kernel/drivers/audio/hda&In-Reply-To=%3C200805071630.m47GUC5d001196%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r25352 -	haiku/trunk/src/add-ons/kernel/drivers/audio/hda">axeld at mail.berlios.de
       </A><BR>
    <I>Wed May  7 18:30:12 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="008558.html">[Haiku-commits] r25351 - haiku/trunk/src/add-ons/kernel/file_cache
</A></li>
        <LI>Next message: <A HREF="008562.html">[Haiku-commits] r25353 - haiku/trunk/src/apps/codycam
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#8559">[ date ]</a>
              <a href="thread.html#8559">[ thread ]</a>
              <a href="subject.html#8559">[ subject ]</a>
              <a href="author.html#8559">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2008-05-07 18:30:11 +0200 (Wed, 07 May 2008)
New Revision: 25352
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=25352&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=25352&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/kernel/drivers/audio/hda/driver.h
   haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp
   haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller_defs.h
Log:
* Rewrote controller reset - it now performs a full reset, and does no longer
  assume the driver to be in reset when started.
* Major cleanup of the register access: now hda_controller and hda_stream both
  have member functions for this, the OREGx() and REGx() macros are gone.
* Made the register names and definitions more descriptive - the short names
  of the specs are still mentioned in the comments.


Modified: haiku/trunk/src/add-ons/kernel/drivers/audio/hda/driver.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/audio/hda/driver.h	2008-05-07 16:23:00 UTC (rev 25351)
+++ haiku/trunk/src/add-ons/kernel/drivers/audio/hda/driver.h	2008-05-07 16:30:11 UTC (rev 25352)
@@ -51,17 +51,85 @@
 };
 
 struct hda_codec;
+struct hda_stream;
 
+/*!	This structure describes a single HDA compliant 
+	controller. It contains a list of available streams
+	for use by the codecs contained, and the messaging queue
+	(verb/response) buffers for communication.
+*/
+struct hda_controller {
+	struct pci_info	pci_info;
+	vint32			opened;
+	const char*		devfs_path;
+
+	area_id			regs_area;
+	vuint8*			regs;
+	uint32			irq;
+
+	uint16			codec_status;
+	uint32			num_input_streams;
+	uint32			num_output_streams;
+	uint32			num_bidir_streams;
+
+	uint32			corb_length;
+	uint32			rirb_length;
+	uint32			rirb_read_pos;
+	uint32			corb_write_pos;
+	area_id			corb_rirb_pos_area;
+	corb_t*			corb;
+	rirb_t*			rirb;
+	uint32*			stream_positions;
+
+	hda_codec*		codecs[HDA_MAX_CODECS + 1];
+	hda_codec*		active_codec;
+	uint32			num_codecs;
+
+	hda_stream*		streams[HDA_MAX_STREAMS];
+
+	uint8 Read8(uint32 reg)
+	{
+		return *(regs + reg);
+	}
+
+	uint16 Read16(uint32 reg)
+	{
+		return *(vuint16*)(regs + reg);
+	}
+
+	uint32 Read32(uint32 reg)
+	{
+		return *(vuint32*)(regs + reg);
+	}
+
+	void Write8(uint32 reg, uint8 value)
+	{
+		*(regs + reg) = value;
+	}
+
+	void Write16(uint32 reg, uint16 value)
+	{
+		*(vuint16*)(regs + reg) = value;
+	}
+
+	void Write32(uint32 reg, uint32 value)
+	{
+		*(vuint32*)(regs + reg) = value;
+	}
+};
+
 /*!	This structure describes a single stream of audio data,
 	which is can have multiple channels (for stereo or better).
 */
 struct hda_stream {
 	uint32		id;					/* HDA controller stream # */
-	uint32		off;				/* HDA I/O/B descriptor offset */
-	bool		running;			/* Is this stream active? */
+	uint32		offset;				/* HDA I/O/B descriptor offset */
+	bool		running;
 	spinlock	lock;				/* Write lock */
 	uint32		type;
 
+	hda_controller* controller;
+
 	uint32		pin_widget;			/* PIN Widget ID */
 	uint32		io_widgets[MAX_IO_WIDGETS];	/* Input/Output Converter Widget ID */
 	uint32		num_io_widgets;
@@ -87,6 +155,36 @@
 	area_id		buffer_area;
 	area_id		buffer_descriptors_area;
 	uint32		physical_buffer_descriptors;	/* BDL physical address */
+
+	uint8 Read8(uint32 reg)
+	{
+		return controller-&gt;Read8(HDAC_STREAM_BASE + offset + reg);
+	}
+
+	uint16 Read16(uint32 reg)
+	{
+		return controller-&gt;Read16(HDAC_STREAM_BASE + offset + reg);
+	}
+
+	uint8 Read32(uint32 reg)
+	{
+		return controller-&gt;Read32(HDAC_STREAM_BASE + offset + reg);
+	}
+
+	void Write8(uint32 reg, uint8 value)
+	{
+		*(controller-&gt;regs + HDAC_STREAM_BASE + offset + reg) = value;
+	}
+
+	void Write16(uint32 reg, uint8 value)
+	{
+		*(vuint16*)(controller-&gt;regs + HDAC_STREAM_BASE + offset + reg) = value;
+	}
+
+	void Write32(uint32 reg, uint8 value)
+	{
+		*(vuint32*)(controller-&gt;regs + HDAC_STREAM_BASE + offset + reg) = value;
+	}
 };
 
 struct hda_widget {
@@ -174,41 +272,7 @@
 	struct hda_controller* controller;
 };
 
-/*!	This structure describes a single HDA compliant 
-	controller. It contains a list of available streams
-	for use by the codecs contained, and the messaging queue
-	(verb/response) buffers for communication.
-*/
-struct hda_controller {
-	struct pci_info	pci_info;
-	vint32			opened;
-	const char*		devfs_path;
 
-	area_id			regs_area;
-	vuint8*			regs;
-	uint32			irq;
-
-	uint16			codec_status;
-	uint32			num_input_streams;
-	uint32			num_output_streams;
-	uint32			num_bidir_streams;
-	
-	uint32			corb_length;
-	uint32			rirb_length;
-	uint32			rirb_read_pos;
-	uint32			corb_write_pos;
-	area_id			corb_rirb_pos_area;
-	corb_t*			corb;
-	rirb_t*			rirb;
-	uint32*			stream_positions;
-
-	hda_codec*		codecs[HDA_MAX_CODECS + 1];
-	hda_codec*		active_codec;
-	uint32			num_codecs;
-	
-	hda_stream*		streams[HDA_MAX_STREAMS];
-};
-
 /* driver.c */
 extern device_hooks gDriverHooks;
 extern pci_module_info* gPci;

Modified: haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp	2008-05-07 16:23:00 UTC (rev 25351)
+++ haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller.cpp	2008-05-07 16:30:11 UTC (rev 25352)
@@ -14,10 +14,18 @@
 
 
 #define MAKE_RATE(base, multiply, divide) \
-	((base == 44100 ? FMT_44_1_BASE_RATE : 0) \
-		| ((multiply - 1) &lt;&lt; FMT_MULTIPLY_RATE_SHIFT) \
-		| ((divide - 1) &lt;&lt; FMT_DIVIDE_RATE_SHIFT))
+	((base == 44100 ? FORMAT_44_1_BASE_RATE : 0) \
+		| ((multiply - 1) &lt;&lt; FORMAT_MULTIPLY_RATE_SHIFT) \
+		| ((divide - 1) &lt;&lt; FORMAT_DIVIDE_RATE_SHIFT))
 
+#define HDAC_INPUT_STREAM_OFFSET(controller, index) \
+	((index) * HDAC_STREAM_SIZE)
+#define HDAC_OUTPUT_STREAM_OFFSET(controller, index) \
+	(((controller)-&gt;num_input_streams + (index)) * HDAC_STREAM_SIZE)
+#define HDAC_BIDIR_STREAM_OFFSET(controller, index) \
+	(((controller)-&gt;num_input_streams + (controller)-&gt;num_output_streams \
+		+ (index)) * HDAC_STREAM_SIZE)
+
 static const struct {
 	uint32 multi_rate;
 	uint32 hw_rate;
@@ -67,13 +75,13 @@
 	if (!stream-&gt;running)
 		return;
 
-	status = OREG8(controller, stream-&gt;off, STS);
+	status = stream-&gt;Read8(HDAC_STREAM_STATUS);
 	if (status == 0)
 		return;
 
-	OREG8(controller, stream-&gt;off, STS) = status;
+	stream-&gt;Write8(HDAC_STREAM_STATUS, status);
 
-	if ((status &amp; STS_BCIS) != 0) {
+	if ((status &amp; STATUS_BUFFER_COMPLETED) != 0) {
 		// Buffer Completed Interrupt
 		acquire_spinlock(&amp;stream-&gt;lock);
 
@@ -86,38 +94,38 @@
 
 		release_sem_etc(stream-&gt;buffer_ready_sem, 1, B_DO_NOT_RESCHEDULE);
 	} else
-		dprintf(&quot;HDA: stream status %x\n&quot;, status);
+		dprintf(&quot;hda: stream status %x\n&quot;, status);
 }
 
 
 static int32
 hda_interrupt_handler(hda_controller* controller)
 {
-	int32 rc = B_HANDLED_INTERRUPT;
+	int32 handled = B_HANDLED_INTERRUPT;
 
 	/* Check if this interrupt is ours */
-	uint32 intsts = REG32(controller, INTSTS);
-	if ((intsts &amp; INTSTS_GIS) == 0)
+	uint32 intrStatus = controller-&gt;Read32(HDAC_INTR_STATUS);
+	if ((intrStatus &amp; INTR_STATUS_GLOBAL) == 0)
 		return B_UNHANDLED_INTERRUPT;
 
 	/* Controller or stream related? */
-	if (intsts &amp; INTSTS_CIS) {
-		uint32 stateStatus = REG16(controller, STATESTS);
-		uint8 rirbStatus = REG8(controller, RIRBSTS);
-		uint8 corbStatus = REG8(controller, CORBSTS);
+	if (intrStatus &amp; INTR_STATUS_CONTROLLER) {
+		uint32 stateStatus = controller-&gt;Read16(HDAC_STATE_STATUS);
+		uint8 rirbStatus = controller-&gt;Read8(HDAC_RIRB_STATUS);
+		uint8 corbStatus = controller-&gt;Read8(HDAC_CORB_STATUS);
 
 		if (stateStatus) {
 			/* Detected Codec state change */
-			REG16(controller, STATESTS) = stateStatus;
+			controller-&gt;Write16(HDAC_STATE_STATUS, stateStatus);
 			controller-&gt;codec_status = stateStatus;
 		}
 
 		/* Check for incoming responses */			
 		if (rirbStatus) {
-			REG8(controller, RIRBSTS) = rirbStatus;
+			controller-&gt;Write8(HDAC_RIRB_STATUS, rirbStatus);
 
-			if (rirbStatus &amp; RIRBSTS_RINTFL) {
-				uint16 writePos = (REG16(controller, RIRBWP) + 1)
+			if ((rirbStatus &amp; RIRB_STATUS_RESPONSE) != 0) {
+				uint16 writePos = (controller-&gt;Read16(HDAC_RIRB_WRITE_POS) + 1)
 					% controller-&gt;rirb_length;
 
 				for (; controller-&gt;rirb_read_pos != writePos;
@@ -146,26 +154,26 @@
 					/* Store response in codec */
 					codec-&gt;responses[codec-&gt;response_count++] = response;
 					release_sem_etc(codec-&gt;response_sem, 1, B_DO_NOT_RESCHEDULE);
-					rc = B_INVOKE_SCHEDULER;
+					handled = B_INVOKE_SCHEDULER;
 				}			
 			}
 
-			if (rirbStatus &amp; RIRBSTS_OIS)
+			if ((rirbStatus &amp; RIRB_STATUS_OVERRUN) != 0)
 				dprintf(&quot;hda: RIRB Overflow\n&quot;);
 		}
 
 		/* Check for sending errors */
 		if (corbStatus) {
-			REG8(controller, CORBSTS) = corbStatus;
+			controller-&gt;Write8(HDAC_CORB_STATUS, corbStatus);
 
-			if (corbStatus &amp; CORBSTS_MEI)
+			if ((corbStatus &amp; CORB_STATUS_MEMORY_ERROR) != 0)
 				dprintf(&quot;hda: CORB Memory Error!\n&quot;);
 		}
 	}
 
-	if (intsts &amp; ~(INTSTS_CIS | INTSTS_GIS)) {
+	if ((intrStatus &amp; INTR_STATUS_STREAM_MASK) != 0) {
 		for (uint32 index = 0; index &lt; HDA_MAX_STREAMS; index++) {
-			if ((intsts &amp; (1 &lt;&lt; index)) != 0) {
+			if ((intrStatus &amp; (1 &lt;&lt; index)) != 0) {
 				if (controller-&gt;streams[index]) {
 					stream_handle_interrupt(controller,
 						controller-&gt;streams[index]);
@@ -179,25 +187,80 @@
 
 	/* NOTE: See HDA001 =&gt; CIS/GIS cannot be cleared! */
 
-	return rc;
+	return handled;
 }
 
 
 static status_t
-hda_hw_start(hda_controller* controller)
+reset_controller(hda_controller* controller)
 {
-	int timeout = 10;
+	// stop streams
 
-	// TODO: reset controller first? (we currently reset on uninit only)
+	for (uint32 i = 0; i &lt; controller-&gt;num_input_streams; i++) {
+		controller-&gt;Write8(HDAC_STREAM_CONTROL0 + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+		controller-&gt;Write8(HDAC_STREAM_STATUS + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+	}
+	for (uint32 i = 0; i &lt; controller-&gt;num_output_streams; i++) {
+		controller-&gt;Write8(HDAC_STREAM_CONTROL0 + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+		controller-&gt;Write8(HDAC_STREAM_STATUS + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+	}
+	for (uint32 i = 0; i &lt; controller-&gt;num_bidir_streams; i++) {
+		controller-&gt;Write8(HDAC_STREAM_CONTROL0 + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+		controller-&gt;Write8(HDAC_STREAM_STATUS + HDAC_STREAM_BASE
+			+ HDAC_INPUT_STREAM_OFFSET(controller, i), 0);
+	}
 
-	/* Put controller out of reset mode */
-	REG32(controller, GCTL) |= GCTL_CRST;
+	// stop DMA
+	controller-&gt;Write8(HDAC_CORB_CONTROL, 0);
+	controller-&gt;Write8(HDAC_RIRB_CONTROL, 0);
 
-	do {
+	// reset DMA position buffer
+	controller-&gt;Write32(HDAC_DMA_POSITION_BASE_LOWER, 0);
+	controller-&gt;Write32(HDAC_DMA_POSITION_BASE_UPPER, 0);
+
+	// Set reset bit - it must be asserted for at least 100us
+
+	uint32 control = controller-&gt;Read32(HDAC_GLOBAL_CONTROL);
+	controller-&gt;Write32(HDAC_GLOBAL_CONTROL, control &amp; ~GLOBAL_CONTROL_RESET);
+
+	for (int timeout = 0; timeout &lt; 10; timeout++) {
 		snooze(100);
-	} while (--timeout &amp;&amp; !(REG32(controller, GCTL) &amp; GCTL_CRST));	
 
-	return timeout ? B_OK : B_TIMED_OUT;
+		control = controller-&gt;Read32(HDAC_GLOBAL_CONTROL);
+		if ((control &amp; GLOBAL_CONTROL_RESET) == 0)
+			break;
+	}
+	if ((control &amp; GLOBAL_CONTROL_RESET) != 0) {
+		dprintf(&quot;hda: unable to reset controller\n&quot;);
+		return B_BUSY;
+	}
+
+	// Unset reset bit
+
+	control = controller-&gt;Read32(HDAC_GLOBAL_CONTROL);
+	controller-&gt;Write32(HDAC_GLOBAL_CONTROL, control | GLOBAL_CONTROL_RESET);
+
+	for (int timeout = 0; timeout &lt; 10; timeout++) {
+		snooze(100);
+
+		control = controller-&gt;Read32(HDAC_GLOBAL_CONTROL);
+		if ((control &amp; GLOBAL_CONTROL_RESET) != 0)
+			break;
+	}
+	if ((control &amp; GLOBAL_CONTROL_RESET) == 0) {
+		dprintf(&quot;hda: unable to exit reset\n&quot;);
+		return B_BUSY;
+	}
+
+	// Wait for codecs to finish their own reset (apparently needs more
+	// time than documented in the specs)
+	snooze(1000);
+	return B_OK;
 }
 
 
@@ -217,29 +280,29 @@
 	physical_entry pe;
 
 	/* Determine and set size of CORB */
-	corbSize = REG8(controller, CORBSIZE);
-	if (corbSize &amp; CORBSIZE_CAP_256E) {
+	corbSize = controller-&gt;Read8(HDAC_CORB_SIZE);
+	if ((corbSize &amp; CORB_SIZE_CAP_256_ENTRIES) != 0) {
 		controller-&gt;corb_length = 256;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_256E;
-	} else if (corbSize &amp; CORBSIZE_CAP_16E) {
+		controller-&gt;Write8(HDAC_CORB_SIZE, CORB_SIZE_256_ENTRIES);
+	} else if (corbSize &amp; CORB_SIZE_CAP_16_ENTRIES) {
 		controller-&gt;corb_length = 16;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_16E;
-	} else if (corbSize &amp; CORBSIZE_CAP_2E) {
+		controller-&gt;Write8(HDAC_CORB_SIZE, CORB_SIZE_16_ENTRIES);
+	} else if (corbSize &amp; CORB_SIZE_CAP_2_ENTRIES) {
 		controller-&gt;corb_length = 2;
-		REG8(controller, CORBSIZE) = CORBSIZE_SZ_2E;
+		controller-&gt;Write8(HDAC_CORB_SIZE, CORB_SIZE_2_ENTRIES);
 	}
 
 	/* Determine and set size of RIRB */
-	rirbSize = REG8(controller, RIRBSIZE);
-	if (rirbSize &amp; RIRBSIZE_CAP_256E) {
+	rirbSize = controller-&gt;Read8(HDAC_RIRB_SIZE);
+	if (rirbSize &amp; RIRB_SIZE_CAP_256_ENTRIES) {
 		controller-&gt;rirb_length = 256;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_256E;
-	} else if (rirbSize &amp; RIRBSIZE_CAP_16E) {
+		controller-&gt;Write8(HDAC_RIRB_SIZE, RIRB_SIZE_256_ENTRIES);
+	} else if (rirbSize &amp; RIRB_SIZE_CAP_16_ENTRIES) {
 		controller-&gt;rirb_length = 16;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_16E;
-	} else if (rirbSize &amp; RIRBSIZE_CAP_2E) {
+		controller-&gt;Write8(HDAC_RIRB_SIZE, RIRB_SIZE_16_ENTRIES);
+	} else if (rirbSize &amp; RIRB_SIZE_CAP_2_ENTRIES) {
 		controller-&gt;rirb_length = 2;
-		REG8(controller, RIRBSIZE) = RIRBSIZE_SZ_2E;
+		controller-&gt;Write8(HDAC_RIRB_SIZE, RIRB_SIZE_2_ENTRIES);
 	}
 
 	/* Determine rirb offset in memory and total size of corb+alignment+rirb */
@@ -267,39 +330,43 @@
 	}
 
 	/* Program CORB/RIRB for these locations */
-	REG32(controller, CORBLBASE) = (uint32)pe.address;
-	REG32(controller, CORBUBASE) = 0;
-	REG32(controller, RIRBLBASE) = (uint32)pe.address + rirbOffset;
-	REG32(controller, RIRBUBASE) = 0;
+	controller-&gt;Write32(HDAC_CORB_BASE_LOWER, (uint32)pe.address);
+	controller-&gt;Write32(HDAC_CORB_BASE_UPPER, 0);
+	controller-&gt;Write32(HDAC_RIRB_BASE_LOWER, (uint32)pe.address + rirbOffset);
+	controller-&gt;Write32(HDAC_RIRB_BASE_UPPER, 0);
 
 	/* Program DMA position update */
-	REG32(controller, DMA_POSITION_BASE_LOWER) = (uint32)pe.address + posOffset;
-	REG32(controller, DMA_POSITION_BASE_UPPER) = 0;
+	controller-&gt;Write32(HDAC_DMA_POSITION_BASE_LOWER,
+		(uint32)pe.address + posOffset);
+	controller-&gt;Write32(HDAC_DMA_POSITION_BASE_UPPER, 0);
 
 	controller-&gt;stream_positions = (uint32*)
 		((uint8*)controller-&gt;corb + posOffset);
 
 	/* Reset CORB read pointer */
 	/* NOTE: See HDA011 for corrected procedure! */
-	REG16(controller, CORBRP) = CORBRP_RST;
+	controller-&gt;Write16(HDAC_CORB_READ_POS, CORB_READ_POS_RESET);
 	do {
 		spin(10);
-	} while ( !(REG16(controller, CORBRP) &amp; CORBRP_RST) );
-	REG16(controller, CORBRP) = 0;
+	} while ((controller-&gt;Read16(HDAC_CORB_READ_POS)
+		&amp; CORB_READ_POS_RESET) == 0);
+	controller-&gt;Write16(HDAC_CORB_READ_POS, 0);
 
 	/* Reset RIRB write pointer */
-	REG16(controller, RIRBWP) = RIRBWP_RST;
+	controller-&gt;Write16(HDAC_RIRB_WRITE_POS, RIRB_WRITE_POS_RESET);
 
 	/* Generate interrupt for every response */
-	REG16(controller, RINTCNT) = 1;
+	controller-&gt;Write16(HDAC_RESPONSE_INTR_COUNT, 1);
 
 	/* Setup cached read/write indices */
 	controller-&gt;rirb_read_pos = 1;
 	controller-&gt;corb_write_pos = 0;
 
 	/* Gentlemen, start your engines... */
-	REG8(controller, CORBCTL) = CORBCTL_RUN | CORBCTL_MEIE;
-	REG8(controller, RIRBCTL) = RIRBCTL_DMAEN | RIRBCTL_OIC | RIRBCTL_RINTCTL;
+	controller-&gt;Write8(HDAC_CORB_CONTROL,
+		CORB_CONTROL_RUN | CORB_CONTROL_MEMORY_ERROR_INTR);
+	controller-&gt;Write8(HDAC_RIRB_CONTROL, RIRB_CONTROL_DMA_ENABLE
+		| RIRB_CONTROL_OVERRUN_INTR | RIRB_CONTROL_RESPONSE_INTR);
 
 	return B_OK;
 }
@@ -337,17 +404,18 @@
 	stream-&gt;buffer_area = B_ERROR;
 	stream-&gt;buffer_descriptors_area = B_ERROR;
 	stream-&gt;type = type;
+	stream-&gt;controller = controller;
 
 	switch (type) {
 		case STREAM_PLAYBACK:
 			stream-&gt;id = 1;
-			stream-&gt;off = controller-&gt;num_input_streams * HDAC_SDSIZE;
+			stream-&gt;offset = HDAC_OUTPUT_STREAM_OFFSET(controller, 0);
 			controller-&gt;streams[controller-&gt;num_input_streams] = stream;
 			break;
 
 		case STREAM_RECORD:
 			stream-&gt;id = 2;
-			stream-&gt;off = 0;
+			stream-&gt;offset = HDAC_INPUT_STREAM_OFFSET(controller, 0);
 			controller-&gt;streams[0] = stream;
 			break;
 
@@ -374,22 +442,18 @@
 status_t
 hda_stream_start(hda_controller* controller, hda_stream* stream)
 {
-	stream-&gt;buffer_ready_sem = create_sem(0,
-		stream-&gt;type == STREAM_PLAYBACK ? &quot;hda_playback_sem&quot; : &quot;hda_record_sem&quot;);
+	stream-&gt;buffer_ready_sem = create_sem(0, stream-&gt;type == STREAM_PLAYBACK
+		? &quot;hda_playback_sem&quot; : &quot;hda_record_sem&quot;);
 	if (stream-&gt;buffer_ready_sem &lt; B_OK)
 		return stream-&gt;buffer_ready_sem;
 
-	REG32(controller, INTCTL) |= 1 &lt;&lt; (stream-&gt;off / HDAC_SDSIZE);
-	OREG8(controller, stream-&gt;off, CTL0) |= CTL0_IOCE | CTL0_FEIE | CTL0_DEIE
-		| CTL0_RUN;
+	controller-&gt;Write32(HDAC_INTR_CONTROL, controller-&gt;Read32(HDAC_INTR_CONTROL)
+		| (1 &lt;&lt; (stream-&gt;offset / HDAC_STREAM_SIZE)));
+	stream-&gt;Write8(HDAC_STREAM_CONTROL0, stream-&gt;Read8(HDAC_STREAM_CONTROL0)
+		| CONTROL0_BUFFER_COMPLETED_INTR | CONTROL0_FIFO_ERROR_INTR
+		| CONTROL0_DESCRIPTOR_ERROR_INTR | CONTROL0_RUN);
 
-#if 0
-	while (!(OREG8(controller, stream-&gt;off, CTL0) &amp; CTL0_RUN))
-		snooze(1);
-#endif
-
 	stream-&gt;running = true;
-
 	return B_OK;
 }
 
@@ -400,15 +464,12 @@
 status_t
 hda_stream_stop(hda_controller* controller, hda_stream* stream)
 {
-	OREG8(controller, stream-&gt;off, CTL0) &amp;= ~(CTL0_IOCE | CTL0_FEIE | CTL0_DEIE
-		| CTL0_RUN);
-	REG32(controller, INTCTL) &amp;= ~(1 &lt;&lt; (stream-&gt;off / HDAC_SDSIZE));
+	stream-&gt;Write8(HDAC_STREAM_CONTROL0, stream-&gt;Read8(HDAC_STREAM_CONTROL0)
+		&amp; ~(CONTROL0_BUFFER_COMPLETED_INTR | CONTROL0_FIFO_ERROR_INTR
+			| CONTROL0_DESCRIPTOR_ERROR_INTR | CONTROL0_RUN));
+	controller-&gt;Write32(HDAC_INTR_CONTROL, controller-&gt;Read32(HDAC_INTR_CONTROL)
+		&amp; ~(1 &lt;&lt; (stream-&gt;offset / HDAC_STREAM_SIZE)));
 
-#if 0
-	while ((OREG8(controller, stream-&gt;off, CTL0) &amp; CTL0_RUN) != 0)
-		snooze(1);
-#endif
-
 	stream-&gt;running = false;
 	delete_sem(stream-&gt;buffer_ready_sem);
 	stream-&gt;buffer_ready_sem = -1;
@@ -513,14 +574,14 @@
 	/* Configure stream registers */
 	format = stream-&gt;num_channels - 1;
 	switch (stream-&gt;sample_format) {
-		case B_FMT_8BIT_S:	format |= FMT_8BIT; stream-&gt;bps = 8; break;
-		case B_FMT_16BIT:	format |= FMT_16BIT; stream-&gt;bps = 16; break;
-		case B_FMT_20BIT:	format |= FMT_20BIT; stream-&gt;bps = 20; break;
-		case B_FMT_24BIT:	format |= FMT_24BIT; stream-&gt;bps = 24; break;
-		case B_FMT_32BIT:	format |= FMT_32BIT; stream-&gt;bps = 32; break;
+		case B_FMT_8BIT_S:	format |= FORMAT_8BIT; stream-&gt;bps = 8; break;
+		case B_FMT_16BIT:	format |= FORMAT_16BIT; stream-&gt;bps = 16; break;
+		case B_FMT_20BIT:	format |= FORMAT_20BIT; stream-&gt;bps = 20; break;
+		case B_FMT_24BIT:	format |= FORMAT_24BIT; stream-&gt;bps = 24; break;
+		case B_FMT_32BIT:	format |= FORMAT_32BIT; stream-&gt;bps = 32; break;
 
 		default:
-			dprintf(&quot;%s: Invalid sample format: 0x%lx\n&quot;, __func__,
+			dprintf(&quot;hda: Invalid sample format: 0x%lx\n&quot;,
 				stream-&gt;sample_format);
 			break;
 	}
@@ -536,27 +597,27 @@
 	dprintf(&quot;IRA: %s: setup stream %ld: SR=%ld, SF=%ld\n&quot;, __func__, stream-&gt;id,
 		stream-&gt;rate, stream-&gt;bps);
 
-	OREG16(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, FMT) = format;
-	OREG32(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, BDPL)
-		= stream-&gt;physical_buffer_descriptors;
-	OREG32(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, BDPU) = 0;
-	OREG16(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, LVI)
-		= stream-&gt;num_buffers - 1;
+	stream-&gt;Write16(HDAC_STREAM_FORMAT, format);
+	stream-&gt;Write32(HDAC_STREAM_BUFFERS_BASE_LOWER,
+		stream-&gt;physical_buffer_descriptors);
+	stream-&gt;Write32(HDAC_STREAM_BUFFERS_BASE_UPPER, 0);
+	stream-&gt;Write16(HDAC_STREAM_LAST_VALID, stream-&gt;num_buffers - 1);
 	/* total cyclic buffer size in _bytes_ */
-	OREG32(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, CBL)
-		= stream-&gt;sample_size * stream-&gt;num_channels * stream-&gt;num_buffers
-		* stream-&gt;buffer_length;
-	OREG8(audioGroup-&gt;codec-&gt;controller, stream-&gt;off, CTL2) = stream-&gt;id &lt;&lt; 4;
+	stream-&gt;Write32(HDAC_STREAM_BUFFER_SIZE, stream-&gt;sample_size
+		* stream-&gt;num_channels * stream-&gt;num_buffers * stream-&gt;buffer_length);
+	stream-&gt;Write8(HDAC_STREAM_CONTROL2, stream-&gt;id &lt;&lt; 4);
 
-	REG32(audioGroup-&gt;codec-&gt;controller, DMA_POSITION_BASE_LOWER)
-		|= DMA_POSITION_ENABLED;
+	stream-&gt;controller-&gt;Write32(HDAC_DMA_POSITION_BASE_LOWER,
+		stream-&gt;controller-&gt;Read32(HDAC_DMA_POSITION_BASE_LOWER)
+		| DMA_POSITION_ENABLED);
 
+	hda_codec* codec = audioGroup-&gt;codec;
 	for (uint32 i = 0; i &lt; stream-&gt;num_io_widgets; i++) {
-		verb[0] = MAKE_VERB(audioGroup-&gt;codec-&gt;addr, stream-&gt;io_widgets[i],
+		verb[0] = MAKE_VERB(codec-&gt;addr, stream-&gt;io_widgets[i],
 			VID_SET_CONVERTER_FORMAT, format);
-		verb[1] = MAKE_VERB(audioGroup-&gt;codec-&gt;addr, stream-&gt;io_widgets[i],
+		verb[1] = MAKE_VERB(codec-&gt;addr, stream-&gt;io_widgets[i],
 			VID_SET_CONVERTER_STREAM_CHANNEL, stream-&gt;id &lt;&lt; 4);
-		hda_send_verbs(audioGroup-&gt;codec, verb, response, 2);
+		hda_send_verbs(codec, verb, response, 2);
 	}
 
 	snooze(1000);
@@ -572,12 +633,11 @@
 {
 	hda_controller *controller = codec-&gt;controller;
 	uint32 sent = 0;
-	status_t rc;
 
 	codec-&gt;response_count = 0;
 
 	while (sent &lt; count) {
-		uint32 readPos = REG16(controller, CORBRP);
+		uint32 readPos = controller-&gt;Read16(HDAC_CORB_READ_POS);
 		uint32 queued = 0;
 
 		while (sent &lt; count) {
@@ -594,11 +654,11 @@
 			queued++;
 		}
 
-		REG16(controller, CORBWP) = controller-&gt;corb_write_pos;
-		rc = acquire_sem_etc(codec-&gt;response_sem, queued, B_RELATIVE_TIMEOUT,
-			1000ULL * 50);
-		if (rc &lt; B_OK)
-			return rc;
+		controller-&gt;Write16(HDAC_CORB_WRITE_POS, controller-&gt;corb_write_pos);
+		status_t status = acquire_sem_etc(codec-&gt;response_sem, queued,
+			B_RELATIVE_TIMEOUT, 50000ULL);
+		if (status &lt; B_OK)
+			return status;
 	}
 
 	if (responses != NULL)
@@ -612,9 +672,8 @@
 status_t
 hda_hw_init(hda_controller* controller)
 {
-	status_t rc;
-	uint16 gcap;
-	uint32 index;
+	uint16 capabilities;
+	status_t status;
 
 	/* Map MMIO registers */
 	controller-&gt;regs_area = map_physical_memory(&quot;hda_hw_regs&quot;,
@@ -622,58 +681,58 @@
 		controller-&gt;pci_info.u.h0.base_register_sizes[0], B_ANY_KERNEL_ADDRESS,
 		0, (void**)&amp;controller-&gt;regs);
 	if (controller-&gt;regs_area &lt; B_OK) {
-		rc = controller-&gt;regs_area;
+		status = controller-&gt;regs_area;
 		goto error;
 	}
 
 	/* Absolute minimum hw is online; we can now install interrupt handler */
 	controller-&gt;irq = controller-&gt;pci_info.u.h0.interrupt_line;
-	rc = install_io_interrupt_handler(controller-&gt;irq,
+	status = install_io_interrupt_handler(controller-&gt;irq,
 		(interrupt_handler)hda_interrupt_handler, controller, 0);
-	if (rc != B_OK)
+	if (status != B_OK)
 		goto no_irq;
 
+	capabilities = controller-&gt;Read16(HDAC_GLOBAL_CAP);
+	controller-&gt;num_input_streams = GLOBAL_CAP_INPUT_STREAMS(capabilities);
+	controller-&gt;num_output_streams = GLOBAL_CAP_OUTPUT_STREAMS(capabilities);
+	controller-&gt;num_bidir_streams = GLOBAL_CAP_BIDIR_STREAMS(capabilities);
+
 	/* show some hw features */
-	gcap = REG16(controller, GCAP);
-	dprintf(&quot;HDA: HDA v%d.%d, O:%d/I:%d/B:%d, #SDO:%d, 64bit:%s\n&quot;, 
-		REG8(controller, VMAJ), REG8(controller, VMIN),
-		GCAP_OSS(gcap), GCAP_ISS(gcap), GCAP_BSS(gcap),
-		GCAP_NSDO(gcap) ? GCAP_NSDO(gcap) *2 : 1, 
-		gcap &amp; GCAP_64OK ? &quot;yes&quot; : &quot;no&quot; );
+	dprintf(&quot;hda: HDA v%d.%d, O:%ld/I:%ld/B:%ld, #SDO:%d, 64bit:%s\n&quot;, 
+		controller-&gt;Read8(HDAC_VERSION_MAJOR),
+		controller-&gt;Read8(HDAC_VERSION_MINOR),
+		controller-&gt;num_output_streams, controller-&gt;num_input_streams,
+		controller-&gt;num_bidir_streams,
+		GLOBAL_CAP_NUM_SDO(capabilities),
+		GLOBAL_CAP_64BIT(capabilities) ? &quot;yes&quot; : &quot;no&quot;);
 
-	controller-&gt;num_input_streams = GCAP_OSS(gcap);
-	controller-&gt;num_output_streams = GCAP_ISS(gcap);
-	controller-&gt;num_bidir_streams = GCAP_BSS(gcap);
-
 	/* Get controller into valid state */
-	rc = hda_hw_start(controller);
-	if (rc != B_OK)
+	status = reset_controller(controller);
+	if (status != B_OK)
 		goto reset_failed;
 
 	/* Setup CORB/RIRB/DMA POS */
-	rc = init_corb_rirb_pos(controller);
-	if (rc != B_OK)
+	status = init_corb_rirb_pos(controller);
+	if (status != B_OK)
 		goto corb_rirb_failed;
 
-	REG16(controller, WAKEEN) = 0x7fff;
+	controller-&gt;Write16(HDAC_WAKE_ENABLE, 0x7fff);
 
 	/* Enable controller interrupts */
-	REG32(controller, INTCTL) = INTCTL_GIE | INTCTL_CIE;
+	controller-&gt;Write32(HDAC_INTR_CONTROL, INTR_CONTROL_GLOBAL_ENABLE
+		| INTR_CONTROL_CONTROLLER_ENABLE);
 
-	/* Wait for codecs to warm up */
-	snooze(1000);
-
 	if (!controller-&gt;codec_status) {	
-		rc = ENODEV;
+		status = ENODEV;
 		goto corb_rirb_failed;
 	}
 
-	for (index = 0; index &lt; HDA_MAX_CODECS; index++) {
+	// Create codecs
+	for (uint32 index = 0; index &lt; HDA_MAX_CODECS; index++) {
 		if ((controller-&gt;codec_status &amp; (1 &lt;&lt; index)) != 0)
 			hda_codec_new(controller, index);
 	}
-
-	for (index = 0; index &lt; HDA_MAX_CODECS; index++) {
+	for (uint32 index = 0; index &lt; HDA_MAX_CODECS; index++) {
 		if (controller-&gt;codecs[index]
 			&amp;&amp; controller-&gt;codecs[index]-&gt;num_audio_groups &gt; 0) {
 			controller-&gt;active_codec = controller-&gt;codecs[index];
@@ -684,10 +743,10 @@
 	if (controller-&gt;active_codec != NULL)
 		return B_OK;
 
-	rc = ENODEV;
+	status = ENODEV;
 
 corb_rirb_failed:
-	REG32(controller, INTCTL) = 0;
+	controller-&gt;Write32(HDAC_INTR_CONTROL, 0);
 
 reset_failed:
 	remove_io_interrupt_handler(controller-&gt;irq,
@@ -699,9 +758,9 @@
 	controller-&gt;regs = NULL;
 
 error:
-	dprintf(&quot;ERROR: %s(%ld)\n&quot;, strerror(rc), rc);
+	dprintf(&quot;hda: ERROR: %s(%ld)\n&quot;, strerror(status), status);
 
-	return rc;
+	return status;
 }
 
 
@@ -731,17 +790,11 @@
 	/* Stop all audio streams */
 	hda_hw_stop(controller);
 
-	/* Stop CORB/RIRB */
-	REG8(controller, CORBCTL) = 0;
-	REG8(controller, RIRBCTL) = 0;
+	reset_controller(controller);
 
-	REG32(controller, CORBLBASE) = 0;
-	REG32(controller, RIRBLBASE) = 0;
-	REG32(controller, DMA_POSITION_BASE_LOWER) = 0;
+	/* Disable interrupts, and remove interrupt handler */
+	controller-&gt;Write32(HDAC_INTR_CONTROL, 0);
 
-	/* Disable interrupts, reset controller, and remove interrupt handler */
-	REG32(controller, INTCTL) = 0;
-	REG32(controller, GCTL) &amp;= ~GCTL_CRST;
 	remove_io_interrupt_handler(controller-&gt;irq,
 		(interrupt_handler)hda_interrupt_handler, controller);
 

Modified: haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller_defs.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller_defs.h	2008-05-07 16:23:00 UTC (rev 25351)
+++ haiku/trunk/src/add-ons/kernel/drivers/audio/hda/hda_controller_defs.h	2008-05-07 16:30:11 UTC (rev 25352)
@@ -4,135 +4,132 @@
  *
  * Authors:
  *		Ithamar Adema, ithamar AT unet DOT nl
+ *		Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de</A>
  */
 #ifndef HDAC_REGS_H
 #define HDAC_REGS_H
 
+
 #include &lt;SupportDefs.h&gt;
 
-/* Accessors for HDA controller registers */
-#define REG32(controller, reg)	(*(vuint32*)((controller)-&gt;regs + HDAC_##reg))
-#define REG16(controller, reg)	(*(vuint16*)((controller)-&gt;regs + HDAC_##reg))
-#define REG8(controller, reg)	(*((controller)-&gt;regs + HDAC_##reg))
 
-#define OREG32(controller, stream, reg) \
-	(*(vuint32*)((controller)-&gt;regs + HDAC_SDBASE + (stream) + HDAC_SD_##reg))
-#define OREG16(controller, stream, reg) \
-	(*(vuint16*)((controller)-&gt;regs + HDAC_SDBASE + (stream) + HDAC_SD_##reg))
-#define OREG8(controller, stream, reg) \
-	(*((controller)-&gt;regs + HDAC_SDBASE + (stream) + HDAC_SD_##reg))
+/* Controller register definitions */
+#define HDAC_GLOBAL_CAP					0x00	// 16bits, GCAP
+#define GLOBAL_CAP_OUTPUT_STREAMS(cap)	(((cap) &gt;&gt; 12) &amp; 15)
+#define GLOBAL_CAP_INPUT_STREAMS(cap)	(((cap) &gt;&gt; 8) &amp; 15)
+#define GLOBAL_CAP_BIDIR_STREAMS(cap)	(((cap) &gt;&gt; 3) &amp; 15)
+#define GLOBAL_CAP_NUM_SDO(cap)			((((cap) &gt;&gt; 1) &amp; 3) ? (cap &amp; 6) : 1)
+#define GLOBAL_CAP_64BIT(cap)			(((cap) &amp; 1) != 0)
 
-/* Register definitions */
-#define HDAC_GCAP			0x00		/* 16bits */
-#define GCAP_OSS(gcap)		(((gcap) &gt;&gt; 12) &amp; 15)
-#define GCAP_ISS(gcap)		(((gcap) &gt;&gt; 8) &amp; 15)
-#define GCAP_BSS(gcap)		(((gcap) &gt;&gt; 3) &amp; 15)
-#define GCAP_NSDO(gcap)		(((gcap) &gt;&gt; 1) &amp; 3)
-#define GCAP_64OK			((gcap) &amp; 1)
+#define HDAC_VERSION_MINOR				0x02	// 8bits, VMIN
+#define HDAC_VERSION_MAJOR				0x03	// 8bits, VMAJ
 
-#define HDAC_VMIN			0x02		/* 8bits */
-#define HDAC_VMAJ			0x03		/* 8bits */
+#define HDAC_GLOBAL_CONTROL				0x08	// 32bits, GCTL
+#define GLOBAL_CONTROL_UNSOLICITED		(1 &lt;&lt; 8)
+	// accept unsolicited responses
+#define GLOBAL_CONTROL_FLUSH			(1 &lt;&lt; 1)
+#define GLOBAL_CONTROL_RESET			(1 &lt;&lt; 0)
 
-#define HDAC_GCTL			0x08		/* 32bits */
-#define GCTL_UNSOL			(1 &lt;&lt; 8)	/* Accept Unsolicited responses */
-#define GCTL_FCNTRL			(1 &lt;&lt; 1)	/* Flush Control */
-#define GCTL_CRST			(1 &lt;&lt; 0)	/* Controller Reset */
+#define HDAC_WAKE_ENABLE				0x0c	// 16bits, WAKEEN
+#define HDAC_STATE_STATUS				0x0e	// 16bits, STATESTS
 
-#define HDAC_WAKEEN			0x0c		/* 16bits */
-#define HDAC_STATESTS		0x0e		/* 16bits */
+#define HDAC_INTR_CONTROL				0x20	// 32bits, INTCTL
+#define INTR_CONTROL_GLOBAL_ENABLE		(1 &lt;&lt; 31)
+#define INTR_CONTROL_CONTROLLER_ENABLE	(1 &lt;&lt; 30)
 
-#define HDAC_INTCTL			0x20		/* 32bits */
-#define INTCTL_GIE			(1 &lt;&lt; 31)	/* Global Interrupt Enable */
-#define INTCTL_CIE			(1 &lt;&lt; 30)	/* Controller Interrupt Enable */
+#define HDAC_INTR_STATUS				0x24	// 32bits, INTSTS
+#define INTR_STATUS_GLOBAL				(1 &lt;&lt; 31)
+#define INTR_STATUS_CONTROLLER			(1 &lt;&lt; 30)
+#define INTR_STATUS_STREAM_MASK			0x3fffffff
 
-#define HDAC_INTSTS			0x24		/* 32bits */
-#define INTSTS_GIS			(1 &lt;&lt; 31)	/* Global Interrupt Status */
-#define INTSTS_CIS			(1 &lt;&lt; 30)	/* Controller Interrupt Status */
+#define HDAC_CORB_BASE_LOWER			0x40	// 32bits, CORBLBASE
+#define HDAC_CORB_BASE_UPPER			0x44	// 32bits, CORBUBASE
+#define HDAC_CORB_WRITE_POS				0x48	// 16bits, CORBWP
 
-#define HDAC_CORBLBASE		0x40		/* 32bits */
-#define HDAC_CORBUBASE		0x44		/* 32bits */
-#define HDAC_CORBWP			0x48		/* 16bits */
+#define HDAC_CORB_READ_POS				0x4a	// 16bits, CORBRP
+#define CORB_READ_POS_RESET				(1 &lt;&lt; 15)
 
-#define HDAC_CORBRP			0x4a		/* 16bits */
-#define CORBRP_RST			(1 &lt;&lt; 15)
+#define HDAC_CORB_CONTROL				0x4c	// 8bits, CORBCTL
+#define CORB_CONTROL_RUN				(1 &lt;&lt; 1)
+#define CORB_CONTROL_MEMORY_ERROR_INTR	(1 &lt;&lt; 0)
 
-#define HDAC_CORBCTL		0x4c		/* 8bits */
-#define CORBCTL_RUN			(1 &lt;&lt; 1)
-#define CORBCTL_MEIE		(1 &lt;&lt; 0)
+#define HDAC_CORB_STATUS				0x4d	// 8bits, CORBSTS
+#define CORB_STATUS_MEMORY_ERROR		(1 &lt;&lt; 0)
 
-#define HDAC_CORBSTS		0x4d		/* 8bits */
-#define CORBSTS_MEI			(1 &lt;&lt; 0)
+#define HDAC_CORB_SIZE					0x4e	// 8bits, CORBSIZE
+#define CORB_SIZE_CAP_2_ENTRIES			(1 &lt;&lt; 4)
+#define CORB_SIZE_CAP_16_ENTRIES		(1 &lt;&lt; 5)
+#define CORB_SIZE_CAP_256_ENTRIES		(1 &lt;&lt; 6)
+#define CORB_SIZE_2_ENTRIES				0x00	// 8 byte
+#define CORB_SIZE_16_ENTRIES			0x01	// 64 byte
+#define CORB_SIZE_256_ENTRIES			0x02	// 1024 byte
 
-#define HDAC_CORBSIZE		0x4e		/* 8bits */
-#define CORBSIZE_CAP_2E		(1 &lt;&lt; 4)
-#define CORBSIZE_CAP_16E	(1 &lt;&lt; 5)
-#define CORBSIZE_CAP_256E	(1 &lt;&lt; 6)
-#define CORBSIZE_SZ_2E		0
-#define CORBSIZE_SZ_16E		(1 &lt;&lt; 0)
-#define CORBSIZE_SZ_256E	(1 &lt;&lt; 1)
+#define HDAC_RIRB_BASE_LOWER			0x50	// 32bits, RIRBLBASE
+#define HDAC_RIRB_BASE_UPPER			0x54	// 32bits, RIRBUBASE
 
-#define HDAC_RIRBLBASE		0x50		/* 32bits */
-#define HDAC_RIRBUBASE		0x54		/* 32bits */
+#define HDAC_RIRB_WRITE_POS				0x58	// 16bits, RIRBWP
+#define RIRB_WRITE_POS_RESET			(1 &lt;&lt; 15)
 
-#define HDAC_RIRBWP			0x58		/* 16bits */
-#define RIRBWP_RST			(1 &lt;&lt; 15)
+#define HDAC_RESPONSE_INTR_COUNT		0x5a	// 16bits, RINTCNT
 
-#define HDAC_RINTCNT		0x5a		/* 16bits */
+#define HDAC_RIRB_CONTROL				0x5c	// 8bits, RIRBCTL
+#define RIRB_CONTROL_OVERRUN_INTR		(1 &lt;&lt; 2)
+#define RIRB_CONTROL_DMA_ENABLE			(1 &lt;&lt; 1)
+#define RIRB_CONTROL_RESPONSE_INTR		(1 &lt;&lt; 0)
 
-#define HDAC_RIRBCTL		0x5c		/* 8bits */
-#define RIRBCTL_OIC			(1 &lt;&lt; 2)
-#define RIRBCTL_DMAEN		(1 &lt;&lt; 1)
-#define RIRBCTL_RINTCTL		(1 &lt;&lt; 0)
+#define HDAC_RIRB_STATUS				0x5d	// 8bits, RIRBSTS
+#define RIRB_STATUS_OVERRUN				(1 &lt;&lt; 2)
+#define RIRB_STATUS_RESPONSE			(1 &lt;&lt; 0)
 
-#define HDAC_RIRBSTS		0x5d
-#define RIRBSTS_OIS			(1 &lt;&lt; 2)
-#define RIRBSTS_RINTFL		(1 &lt;&lt; 0)
+#define HDAC_RIRB_SIZE					0x5e	// 8bits, RIRBSIZE
+#define RIRB_SIZE_CAP_2_ENTRIES			(1 &lt;&lt; 4)
+#define RIRB_SIZE_CAP_16_ENTRIES		(1 &lt;&lt; 5)
+#define RIRB_SIZE_CAP_256_ENTRIES		(1 &lt;&lt; 6)
+#define RIRB_SIZE_2_ENTRIES				0x00
+#define RIRB_SIZE_16_ENTRIES			0x01
+#define RIRB_SIZE_256_ENTRIES			0x02
 
-#define HDAC_RIRBSIZE		0x5e		/* 8bits */
-#define RIRBSIZE_CAP_2E		(1 &lt;&lt; 4)
-#define RIRBSIZE_CAP_16E	(1 &lt;&lt; 5)
-#define RIRBSIZE_CAP_256E	(1 &lt;&lt; 6)
-#define RIRBSIZE_SZ_2E		0
-#define RIRBSIZE_SZ_16E		(1 &lt;&lt; 0)
-#define RIRBSIZE_SZ_256E	(1 &lt;&lt; 1)
-
-#define HDAC_DMA_POSITION_BASE_LOWER	0x70	/* 32bits */
-#define HDAC_DMA_POSITION_BASE_UPPER	0x74	/* 32bits */
+#define HDAC_DMA_POSITION_BASE_LOWER	0x70	// 32bits, DPLBASE
+#define HDAC_DMA_POSITION_BASE_UPPER	0x74	// 32bits, DPUBASE
 #define DMA_POSITION_ENABLED			1
 
-#define HDAC_SDBASE			0x80
-#define HDAC_SDSIZE			0x20
+/* Stream Descriptor Registers */
+#define HDAC_STREAM_BASE				0x80
+#define HDAC_STREAM_SIZE				0x20
 
-#define HDAC_SD_CTL0		0x00		/* 8bits */
-#define CTL0_SRST			(1 &lt;&lt; 0)
-#define CTL0_RUN			(1 &lt;&lt; 1)
-#define CTL0_IOCE			(1 &lt;&lt; 2)
-#define CTL0_FEIE			(1 &lt;&lt; 3)
-#define CTL0_DEIE			(1 &lt;&lt; 4)
-#define HDAC_SD_CTL1		0x01		/* 8bits */
-#define HDAC_SD_CTL2		0x02		/* 8bits */
-#define CTL2_DIR			(1 &lt;&lt; 3)
-#define CTL2_TP				(1 &lt;&lt; 2)
-#define HDAC_SD_STS			0x03		/* 8bits */
-#define STS_BCIS			(1 &lt;&lt; 2)
-#define STS_FIFOE			(1 &lt;&lt; 3)
-#define STS_DESE			(1 &lt;&lt; 4)
-#define STS_FIFORDY			(1 &lt;&lt; 5)
-#define HDAC_SD_LPIB		0x04		/* 32bits */
-#define HDAC_SD_CBL			0x08		/* 32bits */
-#define HDAC_SD_LVI			0x0C		/* 16bits */
-#define HDAC_SD_FIFOS		0x10		/* 16bits */
-#define HDAC_SD_FMT			0x12		/* 16bits */
-#define FMT_8BIT			(0 &lt;&lt; 4)
-#define FMT_16BIT			(1 &lt;&lt; 4)
-#define FMT_20BIT			(2 &lt;&lt; 4)
-#define FMT_24BIT			(3 &lt;&lt; 4)
-#define FMT_32BIT			(4 &lt;&lt; 4)
-#define FMT_44_1_BASE_RATE		(1 &lt;&lt; 14)

[... truncated: 52 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="008558.html">[Haiku-commits] r25351 - haiku/trunk/src/add-ons/kernel/file_cache
</A></li>
	<LI>Next message: <A HREF="008562.html">[Haiku-commits] r25353 - haiku/trunk/src/apps/codycam
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#8559">[ date ]</a>
              <a href="thread.html#8559">[ thread ]</a>
              <a href="subject.html#8559">[ subject ]</a>
              <a href="author.html#8559">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
