/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,     *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
*
* prvCpssAasTxqPdsRegFile.h
*
*Automaticly generated from :
*
* DESCRIPTION:
*      Describe TXQ PDS registers (Automaticly generated from CIDER)
*
* DEPENDENCIES:
*       None.
*
* FILE REVISION NUMBER:
*       $Revision: 1 $
*
*******************************************************************************/
#ifndef _TXQ_AAS__PDS_REGFILE_H_
#define _TXQ_AAS__PDS_REGFILE_H_

/* start of register Max_PDS_size_limit_for_pdx*/

#define      TXQ_AAS_PDS_MAX_PDS_SIZE_LIMIT_FOR_PDX_MAX_PDS_SIZE_LIMIT_FOR_PDX_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_MAX_PDS_SIZE_LIMIT_FOR_PDX_MAX_PDS_SIZE_LIMIT_FOR_PDX_FIELD_SIZE           15

/* end of Max_PDS_size_limit_for_pdx*/


/* start of register PDS_Metal_Fix*/

#define      TXQ_AAS_PDS_PDS_METAL_FIX_PDS_METAL_FIX_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_METAL_FIX_PDS_METAL_FIX_FIELD_SIZE         32

/* end of PDS_Metal_Fix*/


/* start of register Global_PDS_CFG*/

#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DIS_FRAG_MEM_RD_BYP_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DONT_FIX_PB_ECC_ERRORS_FIELD_OFFSET         1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_CANC_RX_FIFO_ST_ACCL_FIELD_OFFSET           2
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_CANC_TX_FIFO_ST_ACCL_FIELD_OFFSET           3
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_EN_FS_LATENCY_FIELD_OFFSET          4
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_SEL_RX_FS_LATENCY_FIELD_OFFSET          5
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_EN_LONG_QUEUE_LIMIT_FIELD_OFFSET            6
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_PB_READ_DLY_FIELD_OFFSET            7
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DYNAMIC_DRAM_SEL_ENABLE_FIELD_OFFSET            9
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_FRAG_ATTR_FIFO_ENABLE_FIELD_OFFSET          10


#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DIS_FRAG_MEM_RD_BYP_FIELD_SIZE          1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DONT_FIX_PB_ECC_ERRORS_FIELD_SIZE           1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_CANC_RX_FIFO_ST_ACCL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_CANC_TX_FIFO_ST_ACCL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_EN_FS_LATENCY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_SEL_RX_FS_LATENCY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_EN_LONG_QUEUE_LIMIT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_PB_READ_DLY_FIELD_SIZE          2
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_DYNAMIC_DRAM_SEL_ENABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_GLOBAL_PDS_CFG_FRAG_ATTR_FIFO_ENABLE_FIELD_SIZE            1

/* end of Global_PDS_CFG*/


/* start of register FIFOs_Limits*/

#define      TXQ_AAS_PDS_FIFOS_LIMITS_TAIL_ANSWER_FIFO_LIMIT_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_FIFOS_LIMITS_HEAD_ANSWER_FIFO_LIMIT_FIELD_OFFSET           4


#define      TXQ_AAS_PDS_FIFOS_LIMITS_TAIL_ANSWER_FIFO_LIMIT_FIELD_SIZE         4
#define      TXQ_AAS_PDS_FIFOS_LIMITS_HEAD_ANSWER_FIFO_LIMIT_FIELD_SIZE         4

/* end of FIFOs_Limits*/


/* start of register FIFOs_DQ_Disable*/

#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_DATA_READ_ORDER_FIFO_DQ_DISABLE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_HEAD_ANSWER_FIFO_DQ_DISABLE_FIELD_OFFSET          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_LINE_BUFF_FIFO_DQ_DISABLE_FIELD_OFFSET            2
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_REQ_FIFO_DQ_DISABLE_FIELD_OFFSET          3
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WRITE_REQ_FIFO_DQ_DISABLE_FIELD_OFFSET         4
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WRITE_REPLY_FIFO_DQ_DISABLE_FIELD_OFFSET           5
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_FIFO_STATE_RETURN_FIFO_DQ_DISABLE_FIELD_OFFSET            6
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_TAIL_ANS_FIFO_DQ_DISABLE_FIELD_OFFSET         7
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_CTRL_FIFO_DQ_DISABLE_FIELD_OFFSET         8
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DATA_FIFO_DQ_DISABLE_FIELD_OFFSET         9
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_FIFO_STATE_RETURN_FIFO_DQ_DISABLE_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_FRAG_ATTR_FIFO_DQ_DISABLE_FIELD_OFFSET            11
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DATA_READY_FIFO_DQ_DISABLE_FIELD_OFFSET           12
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_DQ_DISABLE_FIELD_OFFSET            13
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_DQ_DISABLE_FIELD_OFFSET            14
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_DQ_DISABLE_FIELD_OFFSET         15
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_FRAG_SIZE_FIFO_DQ_DISABLE_FIELD_OFFSET            16
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_BYPASS_FIFO_DQ_DISABLE_FIELD_OFFSET           17


#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_DATA_READ_ORDER_FIFO_DQ_DISABLE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_HEAD_ANSWER_FIFO_DQ_DISABLE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_LINE_BUFF_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_REQ_FIFO_DQ_DISABLE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WRITE_REQ_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WRITE_REPLY_FIFO_DQ_DISABLE_FIELD_SIZE         1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_READ_FIFO_STATE_RETURN_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_TAIL_ANS_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_CTRL_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DATA_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_FIFO_STATE_RETURN_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_FRAG_ATTR_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DATA_READY_FIFO_DQ_DISABLE_FIELD_SIZE         1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_DQ_DISABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_FRAG_SIZE_FIFO_DQ_DISABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_FIFOS_DQ_DISABLE_BYPASS_FIFO_DQ_DISABLE_FIELD_SIZE         1

/* end of FIFOs_DQ_Disable*/


/* start of register Max_PDS_size_limit_for_PB*/

#define      TXQ_AAS_PDS_MAX_PDS_SIZE_LIMIT_FOR_PB_MAX_PDS_SIZE_LIMIT_FOR_PB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_MAX_PDS_SIZE_LIMIT_FOR_PB_MAX_PDS_SIZE_LIMIT_FOR_PB_FIELD_SIZE         15

/* end of Max_PDS_size_limit_for_PB*/


/* start of register Max_Num_Of_Long_Queues*/

#define      TXQ_AAS_PDS_MAX_NUM_OF_LONG_QUEUES_MAX_NUM_OF_LONG_QUEUES_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_MAX_NUM_OF_LONG_QUEUES_MAX_NUM_OF_LONG_QUEUES_FIELD_SIZE           12

/* end of Max_Num_Of_Long_Queues*/


/* start of register Tail_Size_for_PB_Wr*/

#define      TXQ_AAS_PDS_TAIL_SIZE_FOR_PB_WR_TAIL_SIZE_FOR_PB_WR_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_TAIL_SIZE_FOR_PB_WR_TAIL_SIZE_FOR_PB_WR_FIELD_SIZE         15

/* end of Tail_Size_for_PB_Wr*/


/* start of register PID_Empty_Limit_for_PDX*/

#define      TXQ_AAS_PDS_PID_EMPTY_LIMIT_FOR_PDX_PID_EMPTY_LIMIT_FOR_PDX_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PID_EMPTY_LIMIT_FOR_PDX_PID_EMPTY_LIMIT_FOR_PDX_FIELD_SIZE         15

/* end of PID_Empty_Limit_for_PDX*/


/* start of register PID_Empty_Limit_for_PB*/

#define      TXQ_AAS_PDS_PID_EMPTY_LIMIT_FOR_PB_PID_EMPTY_LIMIT_FOR_PB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PID_EMPTY_LIMIT_FOR_PB_PID_EMPTY_LIMIT_FOR_PB_FIELD_SIZE           15

/* end of PID_Empty_Limit_for_PB*/


/* start of register NEXT_Empty_Limit_for_PDX*/

#define      TXQ_AAS_PDS_NEXT_EMPTY_LIMIT_FOR_PDX_NEXT_EMPTY_LIMIT_FOR_PDX_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_NEXT_EMPTY_LIMIT_FOR_PDX_NEXT_EMPTY_LIMIT_FOR_PDX_FIELD_SIZE           14

/* end of NEXT_Empty_Limit_for_PDX*/


/* start of register NEXT_Empty_Limit_for_PB*/

#define      TXQ_AAS_PDS_NEXT_EMPTY_LIMIT_FOR_PB_NEXT_EMPTY_LIMIT_FOR_PB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_NEXT_EMPTY_LIMIT_FOR_PB_NEXT_EMPTY_LIMIT_FOR_PB_FIELD_SIZE         14

/* end of NEXT_Empty_Limit_for_PB*/


/* start of register PB_Full_Limit*/

#define      TXQ_AAS_PDS_PB_FULL_LIMIT_PB_FULL_LIMIT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_FULL_LIMIT_PB_FULL_LIMIT_FIELD_SIZE         16

/* end of PB_Full_Limit*/


/* start of register PB_Read_Req_FIFO_Limit*/

#define      TXQ_AAS_PDS_PB_READ_REQ_FIFO_LIMIT_PB_RD_REQ_FIFO_THRESHOLD_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_READ_REQ_FIFO_LIMIT_PB_RD_REQ_FIFO_THRESHOLD_FIELD_SIZE         5

/* end of PB_Read_Req_FIFO_Limit*/


/* start of register message_fifo_spare_entries*/

#define      TXQ_AAS_PDS_MESSAGE_FIFO_SPARE_ENTRIES_MSG_FIFO_SPARE_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_MESSAGE_FIFO_SPARE_ENTRIES_MSG_FIFO_SPARE_FIELD_SIZE           6

/* end of message_fifo_spare_entries*/


/* start of register PDS_ID*/

#define      TXQ_AAS_PDS_PDS_ID_PDS_ID_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_ID_PDS_ID_FIELD_SIZE           4

/* end of PDS_ID*/


/* start of register RX_Frag_Attribute_FIFO_Limit*/

#define      TXQ_AAS_PDS_RX_FRAG_ATTRIBUTE_FIFO_LIMIT_RX_FRAG_ATTR_FIFO_LIMIT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_RX_FRAG_ATTRIBUTE_FIFO_LIMIT_RX_FRAG_ATTR_FIFO_LIMIT_FIELD_SIZE            11

/* end of RX_Frag_Attribute_FIFO_Limit*/


/* start of register RxQueue_ID*/

#define      TXQ_AAS_PDS_RXQUEUE_ID_RXQUEUE_INDEX_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_RXQUEUE_ID_RXQUEUE_INDEX_FIELD_SIZE            11

/* end of RxQueue_ID*/


/* start of register Spillover_Frag_Size_Limits*/

#define      TXQ_AAS_PDS_SPILLOVER_FRAG_SIZE_LIMITS_MAX_FRAG_SIZE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_SPILLOVER_FRAG_SIZE_LIMITS_MIN_FRAG_SIZE_FIELD_OFFSET          5


#define      TXQ_AAS_PDS_SPILLOVER_FRAG_SIZE_LIMITS_MAX_FRAG_SIZE_FIELD_SIZE            5
#define      TXQ_AAS_PDS_SPILLOVER_FRAG_SIZE_LIMITS_MIN_FRAG_SIZE_FIELD_SIZE            5

/* end of Spillover_Frag_Size_Limits*/


/* start of register Port_BC_FIFO_Size*/

#define      TXQ_AAS_PDS_PORT_BC_FIFO_SIZE_PORT_BC_FIFO_SIZE_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_BC_FIFO_SIZE_PORT_BC_FIFO_SIZE_FIELD_SIZE         4

/* end of Port_BC_FIFO_Size*/


/* start of register SDQ_Selection_Delay_Line_Size*/

#define      TXQ_AAS_PDS_SDQ_SELECTION_DELAY_LINE_SIZE_SDQ_DELAY_LINE_SIZE_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_SDQ_SELECTION_DELAY_LINE_SIZE_SDQ_DELAY_LINE_SIZE_FIELD_SIZE           4

/* end of SDQ_Selection_Delay_Line_Size*/


/* start of register Frag_Target_Size*/

#define      TXQ_AAS_PDS_FRAG_TARGET_SIZE_FRAG_SIZE_TARGET_MANT_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_FRAG_TARGET_SIZE_FRAG_SIZE_TARGET_EXP_FIELD_OFFSET         6


#define      TXQ_AAS_PDS_FRAG_TARGET_SIZE_FRAG_SIZE_TARGET_MANT_FIELD_SIZE          6
#define      TXQ_AAS_PDS_FRAG_TARGET_SIZE_FRAG_SIZE_TARGET_EXP_FIELD_SIZE           2

/* end of Frag_Target_Size*/


/* start of register Desc_In_Frag_Coefficient*/

#define      TXQ_AAS_PDS_DESC_IN_FRAG_COEFFICIENT_DESC_IN_FRAG_COEFFICIENT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_DESC_IN_FRAG_COEFFICIENT_DESC_IN_FRAG_COEFFICIENT_FIELD_SIZE           4

/* end of Desc_In_Frag_Coefficient*/


/* start of register PDS_Panic_Spillover*/

#define      TXQ_AAS_PDS_PDS_PANIC_SPILLOVER_PDS_PANIC_SPILL_TH_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_PANIC_SPILLOVER_PDS_PANIC_SPILL_ANY_FRAG_SIZE_FIELD_OFFSET         15


#define      TXQ_AAS_PDS_PDS_PANIC_SPILLOVER_PDS_PANIC_SPILL_TH_FIELD_SIZE          15
#define      TXQ_AAS_PDS_PDS_PANIC_SPILLOVER_PDS_PANIC_SPILL_ANY_FRAG_SIZE_FIELD_SIZE           1

/* end of PDS_Panic_Spillover*/


/* start of register SDQ_Selection_Delay_Line_Enable*/

#define      TXQ_AAS_PDS_SDQ_SELECTION_DELAY_LINE_ENABLE_SDQ_DELAY_LINE_ENABLE_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_SDQ_SELECTION_DELAY_LINE_ENABLE_SDQ_DELAY_LINE_ENABLE_FIELD_SIZE           1

/* end of SDQ_Selection_Delay_Line_Enable*/


/* start of register TxQueue_ID*/

#define      TXQ_AAS_PDS_TXQUEUE_ID_TXQUEUE_INDEX_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_TXQUEUE_ID_TXQUEUE_INDEX_FIELD_SIZE            11

/* end of TxQueue_ID*/


/* start of register TX_Frag_Attribute_FIFO_Limit*/

#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_LIMIT_TX_FRAG_ATTR_FIFO_LIMIT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_LIMIT_TX_FRAG_ATTR_FIFO_LIMIT_FIELD_SIZE            11

/* end of TX_Frag_Attribute_FIFO_Limit*/


/* start of register Bypass_Enable*/

#define      TXQ_AAS_PDS_BYPASS_ENABLE_BYPASS_EN_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_BYPASS_ENABLE_BYPASS_EN_FIELD_SIZE         1

/* end of Bypass_Enable*/


/* start of register Bypass_FIFO_Limit*/

#define      TXQ_AAS_PDS_BYPASS_FIFO_LIMIT_BYPASS_FIFO_LIMIT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_BYPASS_FIFO_LIMIT_BYPASS_FIFO_LIMIT_FIELD_SIZE         7

/* end of Bypass_FIFO_Limit*/


/* start of register Renaming_Enable*/

#define      TXQ_AAS_PDS_RENAMING_ENABLE_RENAMING_EN_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_RENAMING_ENABLE_RENAMING_EN_FIELD_SIZE         1

/* end of Renaming_Enable*/


/* start of register Free_Queue_Limit*/

#define      TXQ_AAS_PDS_FREE_QUEUE_LIMIT_FREE_QUEUE_LIMIT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FREE_QUEUE_LIMIT_FREE_QUEUE_LIMIT_FIELD_SIZE           12

/* end of Free_Queue_Limit*/


/* start of register PDS_Interrupt_Debug_Cause*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_DEBUG_INTSUM_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_WRITE_REPLY_FIFO_FULL_FIELD_OFFSET            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_STATE_ORDER_FIFO_FULL_FIELD_OFFSET           2
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_DATA_ORDER_FIFO_FULL_FIELD_OFFSET            3
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_ON_THE_AIR_CNTR_FULL_INT_FIELD_OFFSET           4
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DATAS_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_OFFSET         5
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DATAS_BMX_SAME_WR_ADDR_INT_FIELD_OFFSET          6
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TOTAL_PDS_CNTR_OVRRUN_INT_FIELD_OFFSET           7
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_CACHE_CNTR_OVRRUN_INT_FIELD_OFFSET           8
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_FULL_INT_FIELD_OFFSET            9
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_READ_WITH_NO_DEALLOC_INT_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_HEAD_RD_MASK_INT_FIELD_OFFSET           11
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_TAIL_RD_MASK_INT_FIELD_OFFSET           12
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_LENGTH_ADJUST_CONSTANT_BIGGER_THAN_THE_PACKETS_BYTE_COUNT_INT_FIELD_OFFSET           13
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DESC_ILLEGAL_QUEUE_NUMBER_INT_FIELD_OFFSET           14
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_WR_NOT_PERFORMED_INT_FIELD_OFFSET         15
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_RD_NOT_PERFORMED_INT_FIELD_OFFSET         16
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PID_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_OFFSET           17
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_NXT_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_OFFSET           18
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PID_BMX_SAME_WR_ADDR_INT_FIELD_OFFSET            19
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_NXT_BMX_SAME_WR_ADDR_INT_FIELD_OFFSET            20
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_MSG_GEN_FIFO_FULL_INT_FIELD_OFFSET           21
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_RX_FRAG_ATTR_FIFO_FULL_INT_FIELD_OFFSET          22
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_RX_FRAG_ATTR_FIFO_EMPTY_INT_FIELD_OFFSET         23
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_SIZE_FIFO_FULL_FIELD_OFFSET         24
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_STATE_RD_WR_ORDER_FIFO_FULL_FIELD_OFFSET         25
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_ALL_VOID_DESC_INT_FIELD_OFFSET          26
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TX_FRAG_ATTR_FIFO_FULL_INT_FIELD_OFFSET          27
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TX_FRAG_ATTR_FIFO_EMPTY_INT_FIELD_OFFSET         28
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_BYPASS_FIFO_FULL_INT_FIELD_OFFSET            29


#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_DEBUG_INTSUM_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_WRITE_REPLY_FIFO_FULL_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_STATE_ORDER_FIFO_FULL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_DATA_ORDER_FIFO_FULL_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_ON_THE_AIR_CNTR_FULL_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DATAS_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DATAS_BMX_SAME_WR_ADDR_INT_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TOTAL_PDS_CNTR_OVRRUN_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_CACHE_CNTR_OVRRUN_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_FULL_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_READ_WITH_NO_DEALLOC_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_HEAD_RD_MASK_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_TAIL_RD_MASK_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_LENGTH_ADJUST_CONSTANT_BIGGER_THAN_THE_PACKETS_BYTE_COUNT_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_DESC_ILLEGAL_QUEUE_NUMBER_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_WR_NOT_PERFORMED_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_RD_NOT_PERFORMED_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PID_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_NXT_BMX_ADDR_OUT_OF_RANGE_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PID_BMX_SAME_WR_ADDR_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_NXT_BMX_SAME_WR_ADDR_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PDS_MSG_GEN_FIFO_FULL_INT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_RX_FRAG_ATTR_FIFO_FULL_INT_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_RX_FRAG_ATTR_FIFO_EMPTY_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_SIZE_FIFO_FULL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_PB_FIFO_STATE_RD_WR_ORDER_FIFO_FULL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_FRAG_ALL_VOID_DESC_INT_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TX_FRAG_ATTR_FIFO_FULL_INT_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_TX_FRAG_ATTR_FIFO_EMPTY_INT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_CAUSE_BYPASS_FIFO_FULL_INT_FIELD_SIZE          1

/* end of PDS_Interrupt_Debug_Cause*/


/* start of register PDS_Interrupt_Debug_Mask*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_0_FIELD_OFFSET         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_1_FIELD_OFFSET         2
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_2_FIELD_OFFSET         3
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_3_FIELD_OFFSET         4
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_4_FIELD_OFFSET         5
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_5_FIELD_OFFSET         6
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_6_FIELD_OFFSET         7
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_7_FIELD_OFFSET         8
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_8_FIELD_OFFSET         9
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_9_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_10_FIELD_OFFSET            11
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_11_FIELD_OFFSET            12
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_12_FIELD_OFFSET            13
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_13_FIELD_OFFSET            14
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_14_FIELD_OFFSET            15
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_15_FIELD_OFFSET            16
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_16_FIELD_OFFSET            17
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_17_FIELD_OFFSET            18
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_18_FIELD_OFFSET            19
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_19_FIELD_OFFSET            20
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_20_FIELD_OFFSET            21
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_21_FIELD_OFFSET            22
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_22_FIELD_OFFSET            23
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_23_FIELD_OFFSET            24
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_24_FIELD_OFFSET            25
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_25_FIELD_OFFSET            26
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_26_FIELD_OFFSET            27
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_27_FIELD_OFFSET            28
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_28_FIELD_OFFSET            29


#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_0_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_1_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_2_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_3_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_4_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_5_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_6_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_7_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_8_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_9_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_10_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_11_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_12_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_13_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_14_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_15_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_16_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_17_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_18_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_19_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_20_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_21_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_22_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_23_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_24_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_25_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_26_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_27_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_DEBUG_MASK_PDS_INTERRUPT_DEBUG_CAUSE_MASK_28_FIELD_SIZE          1

/* end of PDS_Interrupt_Debug_Mask*/


/* start of register PDS_Last_Address_Violation*/

#define      TXQ_AAS_PDS_PDS_LAST_ADDRESS_VIOLATION_LAST_ADDRESS_VIOLATION_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_LAST_ADDRESS_VIOLATION_LAST_ADDRESS_VIOLATION_FIELD_SIZE           32

/* end of PDS_Last_Address_Violation*/


/* start of register PDS_Interrupt_Summary_Mask*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_MASK_PDS_INTERRUPT_SUMMARY_MASK_1_FIELD_OFFSET           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_MASK_PDS_INTERRUPT_SUMMARY_MASK_2_FIELD_OFFSET           2


#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_MASK_PDS_INTERRUPT_SUMMARY_MASK_1_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_MASK_PDS_INTERRUPT_SUMMARY_MASK_2_FIELD_SIZE         1

/* end of PDS_Interrupt_Summary_Mask*/


/* start of register PDS_Interrupt_Summary_Cause*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_INTSUM_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_FUNCTIONAL_INT_SUM_FIELD_OFFSET            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_DEBUG_INT_SUM_FIELD_OFFSET         2


#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_INTSUM_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_FUNCTIONAL_INT_SUM_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_SUMMARY_CAUSE_PDS_DEBUG_INT_SUM_FIELD_SIZE           1

/* end of PDS_Interrupt_Summary_Cause*/


/* start of register PDS_Interrupt_Functional_Mask*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_0_FIELD_OFFSET           1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_1_FIELD_OFFSET           2
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_2_FIELD_OFFSET           3
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_3_FIELD_OFFSET           4
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_4_FIELD_OFFSET           5


#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_0_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_1_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_2_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_3_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_MASK_PDS_INTERRUPT_FUNCTIONAL_CAUSE_MASK_4_FIELD_SIZE         1

/* end of PDS_Interrupt_Functional_Mask*/


/* start of register PDS_Interrupt_Functional_Cause*/

#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_FUNCTIONAL_INTSUM_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_BAD_ADDRESS_INT_FIELD_OFFSET            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_OVERLAP_INT_FIELD_OFFSET            2
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PB_ECC_SINGLE_ERROR_INT_FIELD_OFFSET            3
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PB_ECC_DOUBLE_ERROR_INT_FIELD_OFFSET            4
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_MEM_DOUBLE_ERROR_INT_FIELD_OFFSET           5


#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_FUNCTIONAL_INTSUM_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_BAD_ADDRESS_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_OVERLAP_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PB_ECC_SINGLE_ERROR_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PB_ECC_DOUBLE_ERROR_INT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_INTERRUPT_FUNCTIONAL_CAUSE_PDS_MEM_DOUBLE_ERROR_INT_FIELD_SIZE         1

/* end of PDS_Interrupt_Functional_Cause*/


/* start of register Total_PDS_Counter*/

#define      TXQ_AAS_PDS_TOTAL_PDS_COUNTER_TOTAL_PDS_COUNTER_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_TOTAL_PDS_COUNTER_TOTAL_PDS_COUNTER_FIELD_SIZE         32

/* end of Total_PDS_Counter*/


/* start of register PDS_Cache_Counter*/

#define      TXQ_AAS_PDS_PDS_CACHE_COUNTER_PDS_CACHE_COUNTER_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_CACHE_COUNTER_PDS_CACHE_COUNTER_FIELD_SIZE         15

/* end of PDS_Cache_Counter*/


/* start of register Idle_Register*/

#define      TXQ_AAS_PDS_IDLE_REGISTER_PDS_IS_EMPTY_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_IDLE_REGISTER_CACHE_WR_SM_IS_IDLE_FIELD_OFFSET         1
#define      TXQ_AAS_PDS_IDLE_REGISTER_CACHE_RD_SM_IS_IDLE_FIELD_OFFSET         2
#define      TXQ_AAS_PDS_IDLE_REGISTER_FRAG_ON_THE_AIR_COUNTERS_EMPTY_FIELD_OFFSET          3
#define      TXQ_AAS_PDS_IDLE_REGISTER_ALL_PB_FIFOS_ARE_EMPTY_FIELD_OFFSET          4


#define      TXQ_AAS_PDS_IDLE_REGISTER_PDS_IS_EMPTY_FIELD_SIZE          1
#define      TXQ_AAS_PDS_IDLE_REGISTER_CACHE_WR_SM_IS_IDLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_IDLE_REGISTER_CACHE_RD_SM_IS_IDLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_IDLE_REGISTER_FRAG_ON_THE_AIR_COUNTERS_EMPTY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_IDLE_REGISTER_ALL_PB_FIFOS_ARE_EMPTY_FIELD_SIZE            1

/* end of Idle_Register*/


/* start of register Free_Next_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_FREE_NEXT_FIFO_MAX_PEAK_FREE_NEXT_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FREE_NEXT_FIFO_MAX_PEAK_FREE_NEXT_FIFO_MAX_PEAK_FIELD_SIZE         14

/* end of Free_Next_FIFO_Max_Peak*/


/* start of register Free_Next_FIFO_Min_Peak*/

#define      TXQ_AAS_PDS_FREE_NEXT_FIFO_MIN_PEAK_FREE_NEXT_FIFO_MIN_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FREE_NEXT_FIFO_MIN_PEAK_FREE_NEXT_FIFO_MIN_PEAK_FIELD_SIZE         14

/* end of Free_Next_FIFO_Min_Peak*/


/* start of register Free_PID_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_FREE_PID_FIFO_MAX_PEAK_FREE_PID_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FREE_PID_FIFO_MAX_PEAK_FREE_PID_FIFO_MAX_PEAK_FIELD_SIZE           15

/* end of Free_PID_FIFO_Max_Peak*/


/* start of register Free_PID_FIFO_Min_Peak*/

#define      TXQ_AAS_PDS_FREE_PID_FIFO_MIN_PEAK_FREE_PID_FIFO_MIN_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FREE_PID_FIFO_MIN_PEAK_FREE_PID_FIFO_MIN_PEAK_FIELD_SIZE           15

/* end of Free_PID_FIFO_Min_Peak*/


/* start of register Data_Read_Order_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_DATA_READ_ORDER_FIFO_MAX_PEAK_DATA_READ_ORDER_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_DATA_READ_ORDER_FIFO_MAX_PEAK_DATA_READ_ORDER_FIFO_MAX_PEAK_FIELD_SIZE         6

/* end of Data_Read_Order_FIFO_Max_Peak*/


/* start of register Head_Answer_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_HEAD_ANSWER_FIFO_MAX_PEAK_HEAD_ANSWER_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_HEAD_ANSWER_FIFO_MAX_PEAK_HEAD_ANSWER_FIFO_MAX_PEAK_FIELD_SIZE         4

/* end of Head_Answer_FIFO_Max_Peak*/


/* start of register PB_Read_Line_Buff_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_READ_LINE_BUFF_FIFO_MAX_PEAK_PB_READ_LINE_BUFF_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_READ_LINE_BUFF_FIFO_MAX_PEAK_PB_READ_LINE_BUFF_FIFO_MAX_PEAK_FIELD_SIZE         2

/* end of PB_Read_Line_Buff_FIFO_Max_Peak*/


/* start of register PB_Read_Req_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_READ_REQ_FIFO_MAX_PEAK_PB_READ_REQ_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_READ_REQ_FIFO_MAX_PEAK_PB_READ_REQ_FIFO_MAX_PEAK_FIELD_SIZE         5

/* end of PB_Read_Req_FIFO_Max_Peak*/


/* start of register PB_Write_Req_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WRITE_REQ_FIFO_MAX_PEAK_PB_WRITE_REQ_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WRITE_REQ_FIFO_MAX_PEAK_PB_WRITE_REQ_FIFO_MAX_PEAK_FIELD_SIZE           5

/* end of PB_Write_Req_FIFO_Max_Peak*/


/* start of register PB_Write_Reply_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WRITE_REPLY_FIFO_MAX_PEAK_PB_WRITE_REPLY_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WRITE_REPLY_FIFO_MAX_PEAK_PB_WRITE_REPLY_FIFO_MAX_PEAK_FIELD_SIZE           6

/* end of PB_Write_Reply_FIFO_Max_Peak*/


/* start of register PB_Read_FIFO_State_Return_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_READ_FIFO_STATE_RETURN_FIFO_MAX_PEAK_PB_READ_FIFO_STATE_RETURN_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_READ_FIFO_STATE_RETURN_FIFO_MAX_PEAK_PB_READ_FIFO_STATE_RETURN_FIFO_MAX_PEAK_FIELD_SIZE         6

/* end of PB_Read_FIFO_State_Return_FIFO_Max_Peak*/


/* start of register Tail_Ans_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_TAIL_ANS_FIFO_MAX_PEAK_TAIL_ANS_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_TAIL_ANS_FIFO_MAX_PEAK_TAIL_ANS_FIFO_MAX_PEAK_FIELD_SIZE           4

/* end of Tail_Ans_FIFO_Max_Peak*/


/* start of register PB_Wr_Line_Buff_Ctrl_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_CTRL_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_CTRL_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_CTRL_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_CTRL_FIFO_MAX_PEAK_FIELD_SIZE           4

/* end of PB_Wr_Line_Buff_Ctrl_FIFO_Max_Peak*/


/* start of register PB_Wr_Line_Buff_Data_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DATA_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DATA_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DATA_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DATA_FIFO_MAX_PEAK_FIELD_SIZE           4

/* end of PB_Wr_Line_Buff_Data_FIFO_Max_Peak*/


/* start of register PB_FIFO_State_Read_Order_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_FIFO_STATE_READ_ORDER_FIFO_MAX_PEAK_PB_FIFO_STATE_READ_ORDER_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_FIFO_STATE_READ_ORDER_FIFO_MAX_PEAK_PB_FIFO_STATE_READ_ORDER_FIFO_MAX_PEAK_FIELD_SIZE           6

/* end of PB_FIFO_State_Read_Order_FIFO_Max_Peak*/


/* start of register Frag_On_The_Air_Cntr_Queue_Status*/

#define      TXQ_AAS_PDS_FRAG_ON_THE_AIR_CNTR_QUEUE_STATUS_FRAG_ON_THE_AIR_CNTR_QUEUE_STATUS_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FRAG_ON_THE_AIR_CNTR_QUEUE_STATUS_FRAG_ON_THE_AIR_CNTR_QUEUE_STATUS_FIELD_SIZE         12

/* end of Frag_On_The_Air_Cntr_Queue_Status*/


/* start of register BMX_Addr_Out_Of_Range_Port*/

#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_DATAS_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_PID_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_OFFSET         2
#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_NXT_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_OFFSET         4


#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_DATAS_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_SIZE         2
#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_PID_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_SIZE           2
#define      TXQ_AAS_PDS_BMX_ADDR_OUT_OF_RANGE_PORT_NXT_BMX_ADDR_OUT_OF_RANGE_PORT_FIELD_SIZE           2

/* end of BMX_Addr_Out_Of_Range_Port*/


/* start of register PB_Write_FIFO_State_Return_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WRITE_FIFO_STATE_RETURN_FIFO_MAX_PEAK_PB_WRITEFIFO_STATE_RETURN_FIFO_MAX_PEAK_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_PB_WRITE_FIFO_STATE_RETURN_FIFO_MAX_PEAK_PB_WRITEFIFO_STATE_RETURN_FIFO_MAX_PEAK_FIELD_SIZE            6

/* end of PB_Write_FIFO_State_Return_FIFO_Max_Peak*/


/* start of register PB_Read_Write_Order_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_READ_WRITE_ORDER_FIFO_MAX_PEAK_PB_READ_WRITE_ORDER_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_READ_WRITE_ORDER_FIFO_MAX_PEAK_PB_READ_WRITE_ORDER_FIFO_MAX_PEAK_FIELD_SIZE         6

/* end of PB_Read_Write_Order_FIFO_Max_Peak*/


/* start of register FIFO_State_Latency_Max_Peak*/

#define      TXQ_AAS_PDS_FIFO_STATE_LATENCY_MAX_PEAK_FIFO_STATE_LATENCY_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FIFO_STATE_LATENCY_MAX_PEAK_FIFO_STATE_LATENCY_MAX_PEAK_FIELD_SIZE         10

/* end of FIFO_State_Latency_Max_Peak*/


/* start of register FIFO_State_Latency_Min_Peak*/

#define      TXQ_AAS_PDS_FIFO_STATE_LATENCY_MIN_PEAK_FIFO_STATE_LATENCY_MIN_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FIFO_STATE_LATENCY_MIN_PEAK_FIFO_STATE_LATENCY_MIN_PEAK_FIELD_SIZE         10

/* end of FIFO_State_Latency_Min_Peak*/


/* start of register Long_Queue_Counter*/

#define      TXQ_AAS_PDS_LONG_QUEUE_COUNTER_LONG_QUEUE_COUNTER_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_LONG_QUEUE_COUNTER_LONG_QUEUE_COUNTER_FIELD_SIZE           12

/* end of Long_Queue_Counter*/


/* start of register Long_Queue_Count_Max_Peak*/

#define      TXQ_AAS_PDS_LONG_QUEUE_COUNT_MAX_PEAK_LONG_QUEUE_COUNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_LONG_QUEUE_COUNT_MAX_PEAK_LONG_QUEUE_COUNT_MAX_PEAK_FIELD_SIZE         12

/* end of Long_Queue_Count_Max_Peak*/


/* start of register PDS_Cache_Count_Max_Peak*/

#define      TXQ_AAS_PDS_PDS_CACHE_COUNT_MAX_PEAK_PDS_CACHE_COUNT_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_CACHE_COUNT_MAX_PEAK_PDS_CACHE_COUNT_MAX_PEAK_FIELD_SIZE           15

/* end of PDS_Cache_Count_Max_Peak*/


/* start of register Total_PDS_Count_Max_Peak*/

#define      TXQ_AAS_PDS_TOTAL_PDS_COUNT_MAX_PEAK_TOTAL_PDS_COUNT_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_TOTAL_PDS_COUNT_MAX_PEAK_TOTAL_PDS_COUNT_MAX_PEAK_FIELD_SIZE           32

/* end of Total_PDS_Count_Max_Peak*/


/* start of register Active_Queue_Counter*/

#define      TXQ_AAS_PDS_ACTIVE_QUEUE_COUNTER_ACTIVE_QUEUE_COUNTER_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_ACTIVE_QUEUE_COUNTER_ACTIVE_QUEUE_COUNTER_FIELD_SIZE           12

/* end of Active_Queue_Counter*/


/* start of register Active_Queue_Count_Max_Peak*/

#define      TXQ_AAS_PDS_ACTIVE_QUEUE_COUNT_MAX_PEAK_ACTIVE_QUEUE_COUNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_ACTIVE_QUEUE_COUNT_MAX_PEAK_ACTIVE_QUEUE_COUNT_MAX_PEAK_FIELD_SIZE         12

/* end of Active_Queue_Count_Max_Peak*/


/* start of register Message_FIFO_Fill_Level*/

#define      TXQ_AAS_PDS_MESSAGE_FIFO_FILL_LEVEL_PDS_MSG_GEN_FIFO_FILL_LEVEL_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_MESSAGE_FIFO_FILL_LEVEL_PDS_MSG_GEN_FIFO_FILL_LEVEL_FIELD_SIZE         7

/* end of Message_FIFO_Fill_Level*/


/* start of register Message_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_MESSAGE_FIFO_MAX_PEAK_PDS_MSG_GEN_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_MESSAGE_FIFO_MAX_PEAK_PDS_MSG_GEN_FIFO_MAX_PEAK_FIELD_SIZE         7

/* end of Message_FIFO_Max_Peak*/


/* start of register TxQueue_Total_Frag_Ready_Counter*/

#define      TXQ_AAS_PDS_TXQUEUE_TOTAL_FRAG_READY_COUNTER_TXQUEUE_TOTAL_FRAG_READY_CNT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_TXQUEUE_TOTAL_FRAG_READY_COUNTER_TXQUEUE_TOTAL_FRAG_READY_CNT_FIELD_SIZE           18

/* end of TxQueue_Total_Frag_Ready_Counter*/


/* start of register RxQueue_Total_Frag_Counter*/

#define      TXQ_AAS_PDS_RXQUEUE_TOTAL_FRAG_COUNTER_RXQUEUE_TOTAL_FRAG_CNT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_RXQUEUE_TOTAL_FRAG_COUNTER_RXQUEUE_TOTAL_FRAG_CNT_FIELD_SIZE           11

/* end of RxQueue_Total_Frag_Counter*/


/* start of register TxQueue_Total_Frag_Ready_Counter_Max_Peak*/

#define      TXQ_AAS_PDS_TXQUEUE_TOTAL_FRAG_READY_COUNTER_MAX_PEAK_TXQUEUE_TOTAL_FRAG_READY_CNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_TXQUEUE_TOTAL_FRAG_READY_COUNTER_MAX_PEAK_TXQUEUE_TOTAL_FRAG_READY_CNT_MAX_PEAK_FIELD_SIZE         18

/* end of TxQueue_Total_Frag_Ready_Counter_Max_Peak*/


/* start of register RxQueue_Total_Frag_Counter_Max_Peak*/

#define      TXQ_AAS_PDS_RXQUEUE_TOTAL_FRAG_COUNTER_MAX_PEAK_RXQUEUE_TOTAL_FRAG_CNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_RXQUEUE_TOTAL_FRAG_COUNTER_MAX_PEAK_RXQUEUE_TOTAL_FRAG_CNT_MAX_PEAK_FIELD_SIZE         11

/* end of RxQueue_Total_Frag_Counter_Max_Peak*/


/* start of register RxQueue_Tail_Counter*/

#define      TXQ_AAS_PDS_RXQUEUE_TAIL_COUNTER_RXQUEUE_TAIL_CNT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_RXQUEUE_TAIL_COUNTER_RXQUEUE_TAIL_CNT_FIELD_SIZE           15

/* end of RxQueue_Tail_Counter*/


/* start of register RxQueue_Tail_Counter_Max_Peak*/

#define      TXQ_AAS_PDS_RXQUEUE_TAIL_COUNTER_MAX_PEAK_RXQUEUE_TAIL_CNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_RXQUEUE_TAIL_COUNTER_MAX_PEAK_RXQUEUE_TAIL_CNT_MAX_PEAK_FIELD_SIZE         15

/* end of RxQueue_Tail_Counter_Max_Peak*/


/* start of register Dram_Queues_Active*/

#define      TXQ_AAS_PDS_DRAM_QUEUES_ACTIVE_RXQUEUE_ACTIVE_FIELD_OFFSET         0
#define      TXQ_AAS_PDS_DRAM_QUEUES_ACTIVE_TXQUEUE_ACTIVE_FIELD_OFFSET         1


#define      TXQ_AAS_PDS_DRAM_QUEUES_ACTIVE_RXQUEUE_ACTIVE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_DRAM_QUEUES_ACTIVE_TXQUEUE_ACTIVE_FIELD_SIZE           1

/* end of Dram_Queues_Active*/


/* start of register PB_Wr_Line_Buff_Data_Ready_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DATA_READY_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DATA_READY_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DATA_READY_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DATA_READY_FIFO_MAX_PEAK_FIELD_SIZE           4

/* end of PB_Wr_Line_Buff_Data_Ready_FIFO_Max_Peak*/


/* start of register PB_Wr_Line_Buff_EPB_Queue_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_EPB_QUEUE_FIFO_MAX_PEAK_FIELD_SIZE         4

/* end of PB_Wr_Line_Buff_EPB_Queue_FIFO_Max_Peak*/


/* start of register PB_Wr_Line_Buff_Desc_Ctrl_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_DESC_CTRL_FIFO_MAX_PEAK_FIELD_SIZE         4

/* end of PB_Wr_Line_Buff_Desc_Ctrl_FIFO_Max_Peak*/


/* start of register Frag_Size_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_FRAG_SIZE_FIFO_MAX_PEAK_FRAG_SIZE_FIFO_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_FRAG_SIZE_FIFO_MAX_PEAK_FRAG_SIZE_FIFO_MAX_PEAK_FIELD_SIZE         6

/* end of Frag_Size_FIFO_Max_Peak*/


/* start of register PB_Wr_Line_Buff_Ctrl_SOP_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_MAX_PEAK_PB_WR_LINE_BUFF_CTRL_SOP_FIFO_MAX_PEAK_FIELD_SIZE           6

/* end of PB_Wr_Line_Buff_Ctrl_SOP_FIFO_Max_Peak*/


/* start of register Frag_Head_Forward_Update_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_FRAG_HEAD_FORWARD_UPDATE_FIFO_MAX_PEAK_FRAG_HEAD_FWD_UPDATE_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FRAG_HEAD_FORWARD_UPDATE_FIFO_MAX_PEAK_FRAG_HEAD_FWD_UPDATE_FIFO_MAX_PEAK_FIELD_SIZE           5

/* end of Frag_Head_Forward_Update_FIFO_Max_Peak*/


/* start of register PDS_Frag_Counter*/

#define      TXQ_AAS_PDS_PDS_FRAG_COUNTER_PDS_FRAG_COUNTER_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_FRAG_COUNTER_PDS_FRAG_COUNTER_FIELD_SIZE           32

/* end of PDS_Frag_Counter*/


/* start of register PDS_Frag_Count_Max_Peak*/

#define      TXQ_AAS_PDS_PDS_FRAG_COUNT_MAX_PEAK_PDS_FRAG_COUNT_MAX_PEAK_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_FRAG_COUNT_MAX_PEAK_PDS_FRAG_COUNT_MAX_PEAK_FIELD_SIZE         32

/* end of PDS_Frag_Count_Max_Peak*/


/* start of register TX_Frag_Attribute_FIFO_Fill_Level*/

#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_FILL_LEVEL_TX_FRAG_ATTR_FIFO_FILL_LEVEL_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_FILL_LEVEL_TX_FRAG_ATTR_FIFO_FILL_LEVEL_FIELD_SIZE          11

/* end of TX_Frag_Attribute_FIFO_Fill_Level*/


/* start of register TX_Frag_Attribute_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_MAX_PEAK_TX_FRAG_ATTR_FIFO_MAX_PEAK_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_TX_FRAG_ATTRIBUTE_FIFO_MAX_PEAK_TX_FRAG_ATTR_FIFO_MAX_PEAK_FIELD_SIZE          11

/* end of TX_Frag_Attribute_FIFO_Max_Peak*/


/* start of register Bypass_FIFO_Fill_Level*/

#define      TXQ_AAS_PDS_BYPASS_FIFO_FILL_LEVEL_BYPASS_FIFO_FILL_LEVEL_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_BYPASS_FIFO_FILL_LEVEL_BYPASS_FIFO_FILL_LEVEL_FIELD_SIZE           7

/* end of Bypass_FIFO_Fill_Level*/


/* start of register Bypass_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_BYPASS_FIFO_MAX_PEAK_BYPASS_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_BYPASS_FIFO_MAX_PEAK_BYPASS_FIFO_MAX_PEAK_FIELD_SIZE           7

/* end of Bypass_FIFO_Max_Peak*/


/* start of register Free_Queue_FIFO_Max_Peak*/

#define      TXQ_AAS_PDS_FREE_QUEUE_FIFO_MAX_PEAK_FREE_QUEUE_FIFO_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FREE_QUEUE_FIFO_MAX_PEAK_FREE_QUEUE_FIFO_MAX_PEAK_FIELD_SIZE           12

/* end of Free_Queue_FIFO_Max_Peak*/


/* start of register Free_Queue_FIFO_Min_Peak*/

#define      TXQ_AAS_PDS_FREE_QUEUE_FIFO_MIN_PEAK_FREE_QUEUE_FIFO_MIN_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_FREE_QUEUE_FIFO_MIN_PEAK_FREE_QUEUE_FIFO_MIN_PEAK_FIELD_SIZE           12

/* end of Free_Queue_FIFO_Min_Peak*/


/* start of register Dram_Frag_Count*/

#define      TXQ_AAS_PDS_DRAM_FRAG_COUNT_DRAM_FRAG_COUNT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_DRAM_FRAG_COUNT_DRAM_FRAG_COUNT_FIELD_SIZE         32

/* end of Dram_Frag_Count*/


/* start of register Dram_Frag_Count_Max_Peak*/

#define      TXQ_AAS_PDS_DRAM_FRAG_COUNT_MAX_PEAK_DRAM_FRAG_COUNT_MAX_PEAK_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_DRAM_FRAG_COUNT_MAX_PEAK_DRAM_FRAG_COUNT_MAX_PEAK_FIELD_SIZE           32

/* end of Dram_Frag_Count_Max_Peak*/


/* start of register Profile_Long_Queue_Limit*/

#define      TXQ_AAS_PDS_PROFILE_LONG_QUEUE_LIMIT_PROFILE_LONG_QUEUE_LIMIT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PROFILE_LONG_QUEUE_LIMIT_PROFILE_LONG_QUEUE_LIMIT_FIELD_SIZE           15

/* end of Profile_Long_Queue_Limit*/


/* start of register Profile_Head_Empty_Limit*/

#define      TXQ_AAS_PDS_PROFILE_HEAD_EMPTY_LIMIT_PROFILE_HEAD_EMPTY_LIMIT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PROFILE_HEAD_EMPTY_LIMIT_PROFILE_HEAD_EMPTY_LIMIT_FIELD_SIZE           15

/* end of Profile_Head_Empty_Limit*/


/* start of register Profile_Dequeue_Length_Adjust*/

#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_ENABLE_PROFILE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_SUB_PROFILE_FIELD_OFFSET          1
#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_CONSTANT_BYTE_COUNT_PROFILE_FIELD_OFFSET          2


#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_ENABLE_PROFILE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_SUB_PROFILE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PROFILE_DEQUEUE_LENGTH_ADJUST_LENGTH_ADJUST_CONSTANT_BYTE_COUNT_PROFILE_FIELD_SIZE            8

/* end of Profile_Dequeue_Length_Adjust*/


/* start of register Profile_Long_Queue_Enable*/

#define      TXQ_AAS_PDS_PROFILE_LONG_QUEUE_ENABLE_PROFILE_LONG_QUEUE_ENABLE_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PROFILE_LONG_QUEUE_ENABLE_PROFILE_LONG_QUEUE_ENABLE_FIELD_SIZE         1

/* end of Profile_Long_Queue_Enable*/


/* start of register Profile_Mailbox_ID*/

#define      TXQ_AAS_PDS_PROFILE_MAILBOX_ID_PROFILE_MAILBOX_ID_DRAM_0_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PROFILE_MAILBOX_ID_PROFILE_MAILBOX_ID_DRAM_1_FIELD_OFFSET          5


#define      TXQ_AAS_PDS_PROFILE_MAILBOX_ID_PROFILE_MAILBOX_ID_DRAM_0_FIELD_SIZE            5
#define      TXQ_AAS_PDS_PROFILE_MAILBOX_ID_PROFILE_MAILBOX_ID_DRAM_1_FIELD_SIZE            5

/* end of Profile_Mailbox_ID*/


/* start of register profile_epb_spillover_control*/

#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_EPB_ENABLE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_RXQUEUE_FIELD_OFFSET         1
#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_TXQUEUE_FIELD_OFFSET         2


#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_EPB_ENABLE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_RXQUEUE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PROFILE_EPB_SPILLOVER_CONTROL_PROFILE_TXQUEUE_FIELD_SIZE           1

/* end of profile_epb_spillover_control*/


/* start of register Profile_Dynamic_Thresholds_Enable*/

#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_OPEN_DYNAMIC_ENABLE_FIELD_OFFSET         0
#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_SPILLOVER_DYNAMIC_ENABLE_FIELD_OFFSET            1
#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_COPYBACK_DYNAMIC_ENABLE_FIELD_OFFSET         2


#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_OPEN_DYNAMIC_ENABLE_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_SPILLOVER_DYNAMIC_ENABLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PROFILE_DYNAMIC_THRESHOLDS_ENABLE_PROFILE_COPYBACK_DYNAMIC_ENABLE_FIELD_SIZE           1

/* end of Profile_Dynamic_Thresholds_Enable*/


/* start of register pds_debug_configurations*/

#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_ENABLE_DEBUG_GROUP_COUNTING_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_COUNT_USING_TIMER_FIELD_OFFSET            1
#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_COUNT_ROC_FIELD_OFFSET            2


#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_ENABLE_DEBUG_GROUP_COUNTING_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_COUNT_USING_TIMER_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DEBUG_CONFIGURATIONS_COUNT_ROC_FIELD_SIZE          1

/* end of pds_debug_configurations*/


/* start of register pds_enable_debug_counters*/

#define      TXQ_AAS_PDS_PDS_ENABLE_DEBUG_COUNTERS_ENABLE_DEBUG_COUNTERS_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_ENABLE_DEBUG_COUNTERS_ENABLE_DEBUG_COUNTERS_FIELD_SIZE         1

/* end of pds_enable_debug_counters*/


/* start of register pds_debug_cycles_to_count_lsb*/

#define      TXQ_AAS_PDS_PDS_DEBUG_CYCLES_TO_COUNT_LSB_CYCLES_TO_COUNT_LSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DEBUG_CYCLES_TO_COUNT_LSB_CYCLES_TO_COUNT_LSB_FIELD_SIZE           32

/* end of pds_debug_cycles_to_count_lsb*/


/* start of register pds_debug_cycles_to_count_msb*/

#define      TXQ_AAS_PDS_PDS_DEBUG_CYCLES_TO_COUNT_MSB_CYCLES_TO_COUNT_MSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DEBUG_CYCLES_TO_COUNT_MSB_CYCLES_TO_COUNT_MSB_FIELD_SIZE           32

/* end of pds_debug_cycles_to_count_msb*/


/* start of register pds_desc_in_count_lsb*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_LSB_PDS_DESC_IN_COUNT_LSB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_LSB_PDS_DESC_IN_COUNT_LSB_FIELD_SIZE         32

/* end of pds_desc_in_count_lsb*/


/* start of register pds_desc_in_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_PORT_FIELD_OFFSET         12
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_MSG_FIELD_OFFSET          18
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_QCN2PFC_FIELD_OFFSET          19
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_DP_GLOBAL_SRC_PORT_FIELD_OFFSET           20
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_TAIL_EXISTS_FIELD_OFFSET          29
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_MDB_FIELD_OFFSET          30


#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_QUEUE_FIELD_SIZE          12
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_PORT_FIELD_SIZE           6
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_MSG_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_QCN2PFC_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_DP_GLOBAL_SRC_PORT_FIELD_SIZE         9
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_TAIL_EXISTS_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_REF_PDS_DESC_IN_COUNT_REF_MDB_FIELD_SIZE            1

/* end of pds_desc_in_count_type_ref*/


/* start of register pds_desc_in_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_PORT_FIELD_OFFSET           12
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_MSG_FIELD_OFFSET            18
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_QCN2PFC_FIELD_OFFSET            19
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_DP_GLOBAL_SRC_PORT_FIELD_OFFSET         20
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_TAIL_EXISTS_FIELD_OFFSET            29
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_MDB_FIELD_OFFSET            30


#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_QUEUE_FIELD_SIZE            12
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_PORT_FIELD_SIZE         6
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_MSG_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_QCN2PFC_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_DP_GLOBAL_SRC_PORT_FIELD_SIZE           9
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_TAIL_EXISTS_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_TYPE_MASK_PDS_DESC_IN_COUNT_MASK_MDB_FIELD_SIZE          1

/* end of pds_desc_in_count_type_mask*/


/* start of register pds_desc_in_count_msb*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_MSB_PDS_DESC_IN_COUNT_MSB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_DESC_IN_COUNT_MSB_PDS_DESC_IN_COUNT_MSB_FIELD_SIZE         32

/* end of pds_desc_in_count_msb*/


/* start of register pds_desc_in_stress_count_lsb*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_LSB_PDS_DESC_IN_STRESS_COUNT_LSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_LSB_PDS_DESC_IN_STRESS_COUNT_LSB_FIELD_SIZE           32

/* end of pds_desc_in_stress_count_lsb*/


/* start of register pds_desc_in_stress_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PORT_FIELD_OFFSET           10
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_MSG_FIELD_OFFSET            16
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_NEXT_DEPLETED_FIELD_OFFSET          17
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PID_DEPLETED_FIELD_OFFSET           18
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PDS_FULL_FIELD_OFFSET           19
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_MG_BUBBLE_FIELD_OFFSET          20


#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_QUEUE_FIELD_SIZE            10
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PORT_FIELD_SIZE         6
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_MSG_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_NEXT_DEPLETED_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PID_DEPLETED_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_PDS_FULL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_REF_PDS_DESC_IN_STRESS_COUNT_REF_MG_BUBBLE_FIELD_SIZE            1

/* end of pds_desc_in_stress_count_type_ref*/


/* start of register pds_desc_in_stress_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PORT_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_MSG_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_NEXT_DEPLETED_FIELD_OFFSET            17
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PID_DEPLETED_FIELD_OFFSET         18
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PDS_FULL_FIELD_OFFSET         19
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_MG_BUBBLE_FIELD_OFFSET            20


#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_QUEUE_FIELD_SIZE          10
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PORT_FIELD_SIZE           6
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_MSG_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_NEXT_DEPLETED_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PID_DEPLETED_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_PDS_FULL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_TYPE_MASK_PDS_DESC_IN_STRESS_COUNT_MASK_MG_BUBBLE_FIELD_SIZE          1

/* end of pds_desc_in_stress_count_type_mask*/


/* start of register pds_desc_in_stress_count_msb*/

#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_MSB_PDS_DESC_IN_STRESS_COUNT_MSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DESC_IN_STRESS_COUNT_MSB_PDS_DESC_IN_STRESS_COUNT_MSB_FIELD_SIZE           32

/* end of pds_desc_in_stress_count_msb*/


/* start of register pds_desc_out_count_lsb*/

#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_LSB_PDS_DESC_OUT_COUNT_LSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_LSB_PDS_DESC_OUT_COUNT_LSB_FIELD_SIZE           32

/* end of pds_desc_out_count_lsb*/


/* start of register pds_desc_out_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_PORT_FIELD_OFFSET           10
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_HIGH_PRIO_REQ_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_HIGH_PRIO_RES_FIELD_OFFSET          17
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_SEL_FIELD_OFFSET           18
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_ATTR_FIELD_OFFSET          19
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_LONG_QUEUE_HEAD_EMPTY_FIELD_OFFSET         22
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_SDQ_OR_INIT_FIELD_OFFSET           23
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_PB_NOT_READY_FIELD_OFFSET          24
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_QUEUE_EMPTY_FIELD_OFFSET           25


#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_QUEUE_FIELD_SIZE            10
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_PORT_FIELD_SIZE         6
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_HIGH_PRIO_REQ_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_HIGH_PRIO_RES_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_SEL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_ATTR_FIELD_SIZE            3
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_LONG_QUEUE_HEAD_EMPTY_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_SDQ_OR_INIT_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_PB_NOT_READY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_REF_PDS_DESC_OUT_COUNT_REF_NULL_QUEUE_EMPTY_FIELD_SIZE         1

/* end of pds_desc_out_count_type_ref*/


/* start of register pds_desc_out_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_PORT_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_HIGH_PRIO_REQ_FIELD_OFFSET            16
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_HIGH_PRIO_RES_FIELD_OFFSET            17
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_SEL_FIELD_OFFSET         18
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_ATTR_FIELD_OFFSET            19
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_LONG_QUEUE_HEAD_EMPTY_FIELD_OFFSET           22
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_SDQ_OR_INIT_FIELD_OFFSET         23
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_PB_NOT_READY_FIELD_OFFSET            24
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_QUEUE_EMPTY_FIELD_OFFSET         25


#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_QUEUE_FIELD_SIZE          10
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_PORT_FIELD_SIZE           6
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_HIGH_PRIO_REQ_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_HIGH_PRIO_RES_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_SEL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_ATTR_FIELD_SIZE          3
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_LONG_QUEUE_HEAD_EMPTY_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_SDQ_OR_INIT_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_PB_NOT_READY_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_TYPE_MASK_PDS_DESC_OUT_COUNT_MASK_NULL_QUEUE_EMPTY_FIELD_SIZE           1

/* end of pds_desc_out_count_type_mask*/


/* start of register pds_desc_out_count_msb*/

#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_MSB_PDS_DESC_OUT_COUNT_MSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_DESC_OUT_COUNT_MSB_PDS_DESC_OUT_COUNT_MSB_FIELD_SIZE           32

/* end of pds_desc_out_count_msb*/


/* start of register pds_sdq_select_count_lsb*/

#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_LSB_PDS_SDQ_SELECT_COUNT_LSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_LSB_PDS_SDQ_SELECT_COUNT_LSB_FIELD_SIZE           32

/* end of pds_sdq_select_count_lsb*/


/* start of register pds_sdq_select_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_PORT_FIELD_OFFSET           10
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_HIGH_PRIO_REQ_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_HIGH_PRIO_RES_FIELD_OFFSET          17
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_NULL_SEL_FIELD_OFFSET           18
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_NULL_ATTR_FIELD_OFFSET          19


#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_QUEUE_FIELD_SIZE            10
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_PORT_FIELD_SIZE         6
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_HIGH_PRIO_REQ_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_HIGH_PRIO_RES_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_NULL_SEL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_REF_PDS_SDQ_SELECT_COUNT_REF_NULL_ATTR_FIELD_SIZE            6

/* end of pds_sdq_select_count_type_ref*/


/* start of register pds_sdq_select_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_PORT_FIELD_OFFSET         10
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_HIGH_PRIO_REQ_FIELD_OFFSET            16
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_HIGH_PRIO_RES_FIELD_OFFSET            17
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_NULL_SEL_FIELD_OFFSET         18
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_NULL_ATTR_FIELD_OFFSET            19


#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_QUEUE_FIELD_SIZE          10
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_PORT_FIELD_SIZE           6
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_HIGH_PRIO_REQ_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_HIGH_PRIO_RES_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_NULL_SEL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_TYPE_MASK_PDS_SDQ_SELECT_COUNT_MASK_NULL_ATTR_FIELD_SIZE          6

/* end of pds_sdq_select_count_type_mask*/


/* start of register pds_sdq_select_count_msb*/

#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_MSB_PDS_SDQ_SELECT_COUNT_MSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_SDQ_SELECT_COUNT_MSB_PDS_SDQ_SELECT_COUNT_MSB_FIELD_SIZE           32

/* end of pds_sdq_select_count_msb*/


/* start of register pds_pb_write_req_count_lsb*/

#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_LSB_PDS_PB_WRITE_REQ_COUNT_LSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_LSB_PDS_PB_WRITE_REQ_COUNT_LSB_FIELD_SIZE           32

/* end of pds_pb_write_req_count_lsb*/


/* start of register pds_pb_write_req_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_READY_FIELD_OFFSET          10
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_QUEUE_UNDER_TH_FIELD_OFFSET         11
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_PB_ALMOST_FULL_FIELD_OFFSET         12
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_MG_BUBBLE_FIELD_OFFSET          13


#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_QUEUE_FIELD_SIZE            10
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_READY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_QUEUE_UNDER_TH_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_PB_ALMOST_FULL_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_REF_PDS_PB_WRITE_REQ_COUNT_REF_MG_BUBBLE_FIELD_SIZE            1

/* end of pds_pb_write_req_count_type_ref*/


/* start of register pds_pb_write_req_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_READY_FIELD_OFFSET            10
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_QUEUE_UNDER_TH_FIELD_OFFSET           11
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_PB_ALMOST_FULL_FIELD_OFFSET           12
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_MG_BUBBLE_FIELD_OFFSET            13


#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_QUEUE_FIELD_SIZE          10
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_READY_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_QUEUE_UNDER_TH_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_PB_ALMOST_FULL_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_TYPE_MASK_PDS_PB_WRITE_REQ_COUNT_MASK_MG_BUBBLE_FIELD_SIZE          1

/* end of pds_pb_write_req_count_type_mask*/


/* start of register pds_pb_write_req_count_msb*/

#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_MSB_PDS_PB_WRITE_REQ_COUNT_MSB_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PDS_PB_WRITE_REQ_COUNT_MSB_PDS_PB_WRITE_REQ_COUNT_MSB_FIELD_SIZE           32

/* end of pds_pb_write_req_count_msb*/


/* start of register pds_pb_read_req_count_lsb*/

#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_LSB_PDS_PB_READ_REQ_COUNT_LSB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_LSB_PDS_PB_READ_REQ_COUNT_LSB_FIELD_SIZE         32

/* end of pds_pb_read_req_count_lsb*/


/* start of register pds_pb_read_req_count_type_ref*/

#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_QUEUE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_READY_FIELD_OFFSET            10
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_PREV_ACCESS_NODEALOC_FIELD_OFFSET         11
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_CACHE_FULL_DESC_OUT_FIELD_OFFSET          12
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_MG_BUBBLE_FIELD_OFFSET            13
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_NO_DEALLOC_FIELD_OFFSET           14
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_FRAG_IDX_FIELD_OFFSET         15


#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_QUEUE_FIELD_SIZE          10
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_READY_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_PREV_ACCESS_NODEALOC_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_CACHE_FULL_DESC_OUT_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_MG_BUBBLE_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_NO_DEALLOC_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_REF_PDS_PB_READ_REQ_COUNT_REF_FRAG_IDX_FIELD_SIZE           5

/* end of pds_pb_read_req_count_type_ref*/


/* start of register pds_pb_read_req_count_type_mask*/

#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_QUEUE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_READY_FIELD_OFFSET          10
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_PREV_ACCESS_NODEALOC_FIELD_OFFSET           11
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_CACHE_FULL_DESC_OUT_FIELD_OFFSET            12
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_MG_BUBBLE_FIELD_OFFSET          13
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_NO_DEALLOC_FIELD_OFFSET         14
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_FRAG_IDX_FIELD_OFFSET           15


#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_QUEUE_FIELD_SIZE            10
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_READY_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_PREV_ACCESS_NODEALOC_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_CACHE_FULL_DESC_OUT_FIELD_SIZE          1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_MG_BUBBLE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_NO_DEALLOC_FIELD_SIZE           1
#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_TYPE_MASK_PDS_PB_READ_REQ_COUNT_MASK_FRAG_IDX_FIELD_SIZE         5

/* end of pds_pb_read_req_count_type_mask*/


/* start of register pds_pb_read_req_count_msb*/

#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_MSB_PDS_PB_READ_REQ_COUNT_MSB_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PDS_PB_READ_REQ_COUNT_MSB_PDS_PB_READ_REQ_COUNT_MSB_FIELD_SIZE         32

/* end of pds_pb_read_req_count_msb*/


/* start of register Mailbox_Read_Pointer*/

#define      TXQ_AAS_PDS_MAILBOX_READ_POINTER_MBOX_RD_POINTER_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_MAILBOX_READ_POINTER_MBOX_RD_POINTER_FIELD_SIZE            24

/* end of Mailbox_Read_Pointer*/


/* start of register Mailbox_Write_Pointer*/

#define      TXQ_AAS_PDS_MAILBOX_WRITE_POINTER_MBOX_WR_POINTER_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_MAILBOX_WRITE_POINTER_MBOX_WR_POINTER_FIELD_SIZE           24

/* end of Mailbox_Write_Pointer*/


/* start of register Mailbox_Priority*/

#define      TXQ_AAS_PDS_MAILBOX_PRIORITY_MBOX_PRIORITY_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_MAILBOX_PRIORITY_MBOX_PRIORITY_FIELD_SIZE          1

/* end of Mailbox_Priority*/


/* start of register Mailbox_Target_Mailbox*/

#define      TXQ_AAS_PDS_MAILBOX_TARGET_MAILBOX_MBOX_TARGET_MAILBOX_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_MAILBOX_TARGET_MAILBOX_MBOX_TARGET_PDS_ID_FIELD_OFFSET         5


#define      TXQ_AAS_PDS_MAILBOX_TARGET_MAILBOX_MBOX_TARGET_MAILBOX_FIELD_SIZE          5
#define      TXQ_AAS_PDS_MAILBOX_TARGET_MAILBOX_MBOX_TARGET_PDS_ID_FIELD_SIZE           4

/* end of Mailbox_Target_Mailbox*/


/* start of register Mailbox_Frag_Ready_Counter*/

#define      TXQ_AAS_PDS_MAILBOX_FRAG_READY_COUNTER_MBOX_FRAG_READY_CNT_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_MAILBOX_FRAG_READY_COUNTER_MBOX_FRAG_READY_CNT_FIELD_SIZE          18

/* end of Mailbox_Frag_Ready_Counter*/


/* start of register Mailbox_RX_Queue_Frag_Counter*/

#define      TXQ_AAS_PDS_MAILBOX_RX_QUEUE_FRAG_COUNTER_MBOX_RXQUEUE_FRAG_CNT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_MAILBOX_RX_QUEUE_FRAG_COUNTER_MBOX_RXQUEUE_FRAG_CNT_FIELD_SIZE         15

/* end of Mailbox_RX_Queue_Frag_Counter*/


/* start of register Mailbox_Copy_Back_Requests_Counter*/

#define      TXQ_AAS_PDS_MAILBOX_COPY_BACK_REQUESTS_COUNTER_MBOX_COPYBACK_REQ_CNT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_MAILBOX_COPY_BACK_REQUESTS_COUNTER_MBOX_COPYBACK_REQ_CNT_FIELD_SIZE            8

/* end of Mailbox_Copy_Back_Requests_Counter*/


/* start of register Mailbox_Copy_Back_Requests_Limit*/

#define      TXQ_AAS_PDS_MAILBOX_COPY_BACK_REQUESTS_LIMIT_MBOX_COPYBACK_REQ_LIMIT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_MAILBOX_COPY_BACK_REQUESTS_LIMIT_MBOX_COPYBACK_REQ_LIMIT_FIELD_SIZE            8

/* end of Mailbox_Copy_Back_Requests_Limit*/


/* start of register Mailbox_NoDealloc*/

#define      TXQ_AAS_PDS_MAILBOX_NODEALLOC_MAILBOX_NODEALOC_STATE_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_MAILBOX_NODEALLOC_MAILBOX_FIDX_FIELD_OFFSET            1


#define      TXQ_AAS_PDS_MAILBOX_NODEALLOC_MAILBOX_NODEALOC_STATE_FIELD_SIZE            1
#define      TXQ_AAS_PDS_MAILBOX_NODEALLOC_MAILBOX_FIDX_FIELD_SIZE          5

/* end of Mailbox_NoDealloc*/


/* start of register Mailbox_Dram_PDS_Queues*/

#define      TXQ_AAS_PDS_MAILBOX_DRAM_PDS_QUEUES_MBOX_DRAM_PDS_QUEUES_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_MAILBOX_DRAM_PDS_QUEUES_MBOX_DRAM_PDS_QUEUES_FIELD_SIZE            1

/* end of Mailbox_Dram_PDS_Queues*/


/* start of register Mailbox_Frag_Size*/

#define      TXQ_AAS_PDS_MAILBOX_FRAG_SIZE_MAILBOX_FRAG_SIZE_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_MAILBOX_FRAG_SIZE_MAILBOX_FRAG_SIZE_FIELD_SIZE         5

/* end of Mailbox_Frag_Size*/


/* start of register Port_Average_BC*/

#define      TXQ_AAS_PDS_PORT_AVERAGE_BC_PORT_AVERAGE_BC_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_AVERAGE_BC_PORT_AVERAGE_BC_FIELD_SIZE         14

/* end of Port_Average_BC*/


/* start of register Port_Head_Count*/

#define      TXQ_AAS_PDS_PORT_HEAD_COUNT_PORT_HEAD_COUNT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_HEAD_COUNT_PORT_HEAD_COUNT_FIELD_SIZE         15

/* end of Port_Head_Count*/


/* start of register Port_Copy_Back_Request_Count*/

#define      TXQ_AAS_PDS_PORT_COPY_BACK_REQUEST_COUNT_PORT_COPYBACK_REQ_CNT_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_PORT_COPY_BACK_REQUEST_COUNT_PORT_COPYBACK_REQ_CNT_FIELD_SIZE          14

/* end of Port_Copy_Back_Request_Count*/


/* start of register Port_PB_Available_Threshold*/

#define      TXQ_AAS_PDS_PORT_PB_AVAILABLE_THRESHOLD_PORT_PB_AVAIL_SIZE_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_PORT_PB_AVAILABLE_THRESHOLD_PORT_PB_AVAIL_SIZE_FIELD_SIZE          21

/* end of Port_PB_Available_Threshold*/


/* start of register Port_PB_Size_Thresholds*/

#define      TXQ_AAS_PDS_PORT_PB_SIZE_THRESHOLDS_PORT_PB_ALPHA_FIELD_OFFSET         0
#define      TXQ_AAS_PDS_PORT_PB_SIZE_THRESHOLDS_PORT_BC_GUR_TH_FIELD_OFFSET            4


#define      TXQ_AAS_PDS_PORT_PB_SIZE_THRESHOLDS_PORT_PB_ALPHA_FIELD_SIZE           4
#define      TXQ_AAS_PDS_PORT_PB_SIZE_THRESHOLDS_PORT_BC_GUR_TH_FIELD_SIZE          21

/* end of Port_PB_Size_Thresholds*/


/* start of register Port_PDS_Available_Threshold*/

#define      TXQ_AAS_PDS_PORT_PDS_AVAILABLE_THRESHOLD_PORT_PDS_AVAIL_SIZE_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_PORT_PDS_AVAILABLE_THRESHOLD_PORT_PDS_AVAIL_SIZE_FIELD_SIZE            15

/* end of Port_PDS_Available_Threshold*/


/* start of register Port_PDS_Size_Thresholds*/

#define      TXQ_AAS_PDS_PORT_PDS_SIZE_THRESHOLDS_PORT_PDS_ALPHA_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_PORT_PDS_SIZE_THRESHOLDS_PORT_CNT_GUR_TH_FIELD_OFFSET          4


#define      TXQ_AAS_PDS_PORT_PDS_SIZE_THRESHOLDS_PORT_PDS_ALPHA_FIELD_SIZE         4
#define      TXQ_AAS_PDS_PORT_PDS_SIZE_THRESHOLDS_PORT_CNT_GUR_TH_FIELD_SIZE            15

/* end of Port_PDS_Size_Thresholds*/


/* start of register Port_Average_BC_Remainder*/

#define      TXQ_AAS_PDS_PORT_AVERAGE_BC_REMAINDER_PORT_AVERAGE_BC_REMAINDER_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_AVERAGE_BC_REMAINDER_PORT_AVERAGE_BC_REMAINDER_FIELD_SIZE         10

/* end of Port_Average_BC_Remainder*/


/* start of register Port_Frag_Spillover_Threshold*/

#define      TXQ_AAS_PDS_PORT_FRAG_SPILLOVER_THRESHOLD_PORT_FRAG_SPILLOVER_THRESHOLD_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_FRAG_SPILLOVER_THRESHOLD_PORT_FRAG_SPILLOVER_THRESHOLD_FIELD_SIZE         8

/* end of Port_Frag_Spillover_Threshold*/


/* start of register Port_Head_Max_Factor*/

#define      TXQ_AAS_PDS_PORT_HEAD_MAX_FACTOR_PORT_SELECT_MAX_FACTOR_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_PORT_HEAD_MAX_FACTOR_PORT_SELECT_MAX_FACTOR_FIELD_SIZE         2

/* end of Port_Head_Max_Factor*/


/* start of table entry Per_Queue_Counters*/

#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_LONG_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_FIDX_FIELD_OFFSET           1
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_HEAD_COUNTER_FIELD_OFFSET           6
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_FRAG_COUNTER_FIELD_OFFSET           21
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_TAIL_COUNTER_FIELD_OFFSET           46


#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_LONG_FIELD_SIZE         1
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_FIDX_FIELD_SIZE         5
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_HEAD_COUNTER_FIELD_SIZE         15
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_FRAG_COUNTER_FIELD_SIZE         25
#define      TXQ_AAS_PDS_PER_QUEUE_COUNTERS_TAIL_COUNTER_FIELD_SIZE         15

/* end of Per_Queue_Counters*/


/* start of table entry Data_Storage*/

#define      TXQ_AAS_PDS_DATA_STORAGE_DESCRIPTOR_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_DATA_STORAGE_DESCRIPTOR_FIELD_SIZE         80

/* end of Data_Storage*/


/* start of table entry PID_Table*/

#define      TXQ_AAS_PDS_PID_TABLE_PID_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_PID_TABLE_PID_FIELD_SIZE           15

/* end of PID_Table*/


/* start of table entry NXT_Table*/

#define      TXQ_AAS_PDS_NXT_TABLE_NEXT_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_NXT_TABLE_NEXT_FIELD_SIZE          14

/* end of NXT_Table*/


/* start of table entry Tail_Tail*/

#define      TXQ_AAS_PDS_TAIL_TAIL_NEXT_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_TAIL_TAIL_CURRENT_FIELD_OFFSET         16


#define      TXQ_AAS_PDS_TAIL_TAIL_NEXT_FIELD_SIZE          16
#define      TXQ_AAS_PDS_TAIL_TAIL_CURRENT_FIELD_SIZE           16

/* end of Tail_Tail*/


/* start of table entry Tail_Head*/

#define      TXQ_AAS_PDS_TAIL_HEAD_NEXT_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_TAIL_HEAD_CURRENT_FIELD_OFFSET         16


#define      TXQ_AAS_PDS_TAIL_HEAD_NEXT_FIELD_SIZE          16
#define      TXQ_AAS_PDS_TAIL_HEAD_CURRENT_FIELD_SIZE           16

/* end of Tail_Head*/


/* start of table entry Head_Tail*/

#define      TXQ_AAS_PDS_HEAD_TAIL_NEXT_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_HEAD_TAIL_CURRENT_FIELD_OFFSET         16


#define      TXQ_AAS_PDS_HEAD_TAIL_NEXT_FIELD_SIZE          16
#define      TXQ_AAS_PDS_HEAD_TAIL_CURRENT_FIELD_SIZE           16

/* end of Head_Tail*/


/* start of table entry Head_Head*/

#define      TXQ_AAS_PDS_HEAD_HEAD_NEXT_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_HEAD_HEAD_CURRENT_FIELD_OFFSET         16


#define      TXQ_AAS_PDS_HEAD_HEAD_NEXT_FIELD_SIZE          16
#define      TXQ_AAS_PDS_HEAD_HEAD_CURRENT_FIELD_SIZE           16

/* end of Head_Head*/


/* start of table entry Frag_Tail*/

#define      TXQ_AAS_PDS_FRAG_TAIL_FIFO_STATE_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_FRAG_TAIL_FIFO_STATE_FIELD_SIZE            22

/* end of Frag_Tail*/


/* start of table entry Frag_Head*/

#define      TXQ_AAS_PDS_FRAG_HEAD_FIFO_STATE_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_FRAG_HEAD_FIFO_STATE_FIELD_SIZE            21

/* end of Frag_Head*/


/* start of table entry Queue_To_Profile_Map*/

#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_PROFILE_FIELD_OFFSET            0
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_1_PROFILE_FIELD_OFFSET          8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_2_PROFILE_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_3_PROFILE_FIELD_OFFSET          24
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_4_PROFILE_FIELD_OFFSET          32
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_5_PROFILE_FIELD_OFFSET          40
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_6_PROFILE_FIELD_OFFSET          48
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_7_PROFILE_FIELD_OFFSET          56


#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_PROFILE_FIELD_SIZE          8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_1_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_2_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_3_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_4_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_5_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_6_PROFILE_FIELD_SIZE            8
#define      TXQ_AAS_PDS_QUEUE_TO_PROFILE_MAP_QUEUE_7_PROFILE_FIELD_SIZE            8

/* end of Queue_To_Profile_Map*/


/* start of table entry Real_Frag_Counters*/

#define      TXQ_AAS_PDS_REAL_FRAG_COUNTERS_REAL_FRAG_COUNT_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_REAL_FRAG_COUNTERS_REAL_FRAG_COUNT_FIELD_SIZE          25

/* end of Real_Frag_Counters*/


/* start of table entry On_The_Air_Counters*/

#define      TXQ_AAS_PDS_ON_THE_AIR_COUNTERS_ON_THE_AIR_COUNT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_ON_THE_AIR_COUNTERS_ON_THE_AIR_COUNT_FIELD_SIZE            7

/* end of On_The_Air_Counters*/


/* start of table entry FlexE_Channel_Map*/

#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_FLEXE_CHANNEL_FIELD_OFFSET         0
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_1_FLEXE_CHANNEL_FIELD_OFFSET           8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_2_FLEXE_CHANNEL_FIELD_OFFSET           16
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_3_FLEXE_CHANNEL_FIELD_OFFSET           24
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_4_FLEXE_CHANNEL_FIELD_OFFSET           32
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_5_FLEXE_CHANNEL_FIELD_OFFSET           40
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_6_FLEXE_CHANNEL_FIELD_OFFSET           48
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_7_FLEXE_CHANNEL_FIELD_OFFSET           56


#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_FLEXE_CHANNEL_FIELD_SIZE           8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_1_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_2_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_3_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_4_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_5_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_6_FLEXE_CHANNEL_FIELD_SIZE         8
#define      TXQ_AAS_PDS_FLEXE_CHANNEL_MAP_QUEUE_7_FLEXE_CHANNEL_FIELD_SIZE         8

/* end of FlexE_Channel_Map*/


/* start of table entry Head_Update*/

#define      TXQ_AAS_PDS_HEAD_UPDATE_HEAD_UPDATE_COUNT_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_HEAD_UPDATE_HEAD_UPDATE_COUNT_FIELD_SIZE           14

/* end of Head_Update*/


/* start of table entry Port_BC_FIFO*/

#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_0_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_1_FIELD_OFFSET           14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_2_FIELD_OFFSET           28
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_3_FIELD_OFFSET           42
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_4_FIELD_OFFSET           56
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_5_FIELD_OFFSET           70
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_6_FIELD_OFFSET           84
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_7_FIELD_OFFSET           98


#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_0_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_1_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_2_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_3_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_4_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_5_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_6_FIELD_SIZE         14
#define      TXQ_AAS_PDS_PORT_BC_FIFO_DEQ_BC_ENTRY_7_FIELD_SIZE         14

/* end of Port_BC_FIFO*/


/* start of table entry SDQ_Selection_Count*/

#define      TXQ_AAS_PDS_SDQ_SELECTION_COUNT_SDQ_SELECTION_COUNT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_SDQ_SELECTION_COUNT_SDQ_SELECTION_COUNT_FIELD_SIZE         12

/* end of SDQ_Selection_Count*/


/* start of table entry Desc_In_Frag*/

#define      TXQ_AAS_PDS_DESC_IN_FRAG_DESC_IN_FRAG_FIELD_OFFSET         0


#define      TXQ_AAS_PDS_DESC_IN_FRAG_DESC_IN_FRAG_FIELD_SIZE           5

/* end of Desc_In_Frag*/


/* start of table entry Queue_to_Port*/

#define      TXQ_AAS_PDS_QUEUE_TO_PORT_QUEUE_TO_PORT_FIELD_OFFSET           0


#define      TXQ_AAS_PDS_QUEUE_TO_PORT_QUEUE_TO_PORT_FIELD_SIZE         5

/* end of Queue_to_Port*/


/* start of table entry Bypass_Counters*/

#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_0_FIELD_OFFSET          0
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_1_FIELD_OFFSET          8
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_2_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_3_FIELD_OFFSET          24


#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_0_FIELD_SIZE            8
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_1_FIELD_SIZE            8
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_2_FIELD_SIZE            8
#define      TXQ_AAS_PDS_BYPASS_COUNTERS_BYPASS_COUNT_EPB_QUEUE_3_FIELD_SIZE            8

/* end of Bypass_Counters*/


/* start of table entry Safe_EPB_Frag_Counters*/

#define      TXQ_AAS_PDS_SAFE_EPB_FRAG_COUNTERS_SAFE_EPB_FRAG_COUNT_FIELD_OFFSET            0


#define      TXQ_AAS_PDS_SAFE_EPB_FRAG_COUNTERS_SAFE_EPB_FRAG_COUNT_FIELD_SIZE          25

/* end of Safe_EPB_Frag_Counters*/


/* start of table entry Early_EPB_Frag_Counters*/

#define      TXQ_AAS_PDS_EARLY_EPB_FRAG_COUNTERS_EARLY_EPB_FRAG_COUNT_FIELD_OFFSET          0


#define      TXQ_AAS_PDS_EARLY_EPB_FRAG_COUNTERS_EARLY_EPB_FRAG_COUNT_FIELD_SIZE            25

/* end of Early_EPB_Frag_Counters*/


/* start of table entry Rename_Queue_Tbl*/

#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_PHYSICAL_QUEUE_0_FIELD_OFFSET         0
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_DRAM_SELECT_0_FIELD_OFFSET            11
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_PHYSICAL_QUEUE_1_FIELD_OFFSET         12
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_DRAM_SELECT_1_FIELD_OFFSET            23


#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_PHYSICAL_QUEUE_0_FIELD_SIZE           11
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_DRAM_SELECT_0_FIELD_SIZE          1
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_PHYSICAL_QUEUE_1_FIELD_SIZE           11
#define      TXQ_AAS_PDS_RENAME_QUEUE_TBL_DRAM_SELECT_1_FIELD_SIZE          1

/* end of Rename_Queue_Tbl*/


/* start of table entry Rename_Valid_Tbl*/

#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_0_FIELD_OFFSET           0
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_1_FIELD_OFFSET           1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_2_FIELD_OFFSET           2
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_3_FIELD_OFFSET           3
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_4_FIELD_OFFSET           4
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_5_FIELD_OFFSET           5
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_6_FIELD_OFFSET           6
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_7_FIELD_OFFSET           7
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_8_FIELD_OFFSET           8
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_9_FIELD_OFFSET           9
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_10_FIELD_OFFSET          10
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_11_FIELD_OFFSET          11
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_12_FIELD_OFFSET          12
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_13_FIELD_OFFSET          13
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_14_FIELD_OFFSET          14
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_15_FIELD_OFFSET          15
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_16_FIELD_OFFSET          16
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_17_FIELD_OFFSET          17
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_18_FIELD_OFFSET          18
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_19_FIELD_OFFSET          19
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_20_FIELD_OFFSET          20
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_21_FIELD_OFFSET          21
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_22_FIELD_OFFSET          22
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_23_FIELD_OFFSET          23
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_24_FIELD_OFFSET          24
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_25_FIELD_OFFSET          25
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_26_FIELD_OFFSET          26
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_27_FIELD_OFFSET          27
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_28_FIELD_OFFSET          28
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_29_FIELD_OFFSET          29
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_30_FIELD_OFFSET          30
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_31_FIELD_OFFSET          31


#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_0_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_1_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_2_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_3_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_4_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_5_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_6_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_7_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_8_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_9_FIELD_SIZE         1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_10_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_11_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_12_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_13_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_14_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_15_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_16_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_17_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_18_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_19_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_20_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_21_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_22_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_23_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_24_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_25_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_26_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_27_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_28_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_29_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_30_FIELD_SIZE            1
#define      TXQ_AAS_PDS_RENAME_VALID_TBL_RENAME_VALID_31_FIELD_SIZE            1

/* end of Rename_Valid_Tbl*/


#endif
