
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	004010a9 	subeq	r1, r0, r9, lsr #1
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f000 ff71 	bl	401130 <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	004017a4 	subeq	r1, r0, r4, lsr #15
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400010 	subcs	r0, r0, r0, lsl r0
  40025c:	20400010 	subcs	r0, r0, r0, lsl r0
  400260:	20400128 	subcs	r0, r0, r8, lsr #2
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_set_alt>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	2204      	movs	r2, #4
  40052c:	68b9      	ldr	r1, [r7, #8]
  40052e:	68f8      	ldr	r0, [r7, #12]
  400530:	f7ff fea0 	bl	400274 <gpio_conf>
  400534:	79fb      	ldrb	r3, [r7, #7]
  400536:	f003 0301 	and.w	r3, r3, #1
  40053a:	2b00      	cmp	r3, #0
  40053c:	d006      	beq.n	40054c <gpio_set_alt+0x30>
  40053e:	68fb      	ldr	r3, [r7, #12]
  400540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	431a      	orrs	r2, r3
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	671a      	str	r2, [r3, #112]	; 0x70
  40054a:	e006      	b.n	40055a <gpio_set_alt+0x3e>
  40054c:	68fb      	ldr	r3, [r7, #12]
  40054e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400550:	68bb      	ldr	r3, [r7, #8]
  400552:	43db      	mvns	r3, r3
  400554:	401a      	ands	r2, r3
  400556:	68fb      	ldr	r3, [r7, #12]
  400558:	671a      	str	r2, [r3, #112]	; 0x70
  40055a:	79fb      	ldrb	r3, [r7, #7]
  40055c:	f003 0302 	and.w	r3, r3, #2
  400560:	2b00      	cmp	r3, #0
  400562:	d006      	beq.n	400572 <gpio_set_alt+0x56>
  400564:	68fb      	ldr	r3, [r7, #12]
  400566:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400568:	68bb      	ldr	r3, [r7, #8]
  40056a:	431a      	orrs	r2, r3
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	675a      	str	r2, [r3, #116]	; 0x74
  400570:	e006      	b.n	400580 <gpio_set_alt+0x64>
  400572:	68fb      	ldr	r3, [r7, #12]
  400574:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400576:	68bb      	ldr	r3, [r7, #8]
  400578:	43db      	mvns	r3, r3
  40057a:	401a      	ands	r2, r3
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	675a      	str	r2, [r3, #116]	; 0x74
  400580:	bf00      	nop
  400582:	3710      	adds	r7, #16
  400584:	46bd      	mov	sp, r7
  400586:	bd80      	pop	{r7, pc}

00400588 <pwm_clocks_generate>:
  400588:	b4b0      	push	{r4, r5, r7}
  40058a:	b091      	sub	sp, #68	; 0x44
  40058c:	af00      	add	r7, sp, #0
  40058e:	6078      	str	r0, [r7, #4]
  400590:	6039      	str	r1, [r7, #0]
  400592:	4b1b      	ldr	r3, [pc, #108]	; (400600 <pwm_clocks_generate+0x78>)
  400594:	f107 040c 	add.w	r4, r7, #12
  400598:	461d      	mov	r5, r3
  40059a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40059c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40059e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4005a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4005a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  4005aa:	2300      	movs	r3, #0
  4005ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  4005ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005b0:	009b      	lsls	r3, r3, #2
  4005b2:	f107 0240 	add.w	r2, r7, #64	; 0x40
  4005b6:	4413      	add	r3, r2
  4005b8:	f853 3c34 	ldr.w	r3, [r3, #-52]
  4005bc:	683a      	ldr	r2, [r7, #0]
  4005be:	fbb2 f2f3 	udiv	r2, r2, r3
  4005c2:	687b      	ldr	r3, [r7, #4]
  4005c4:	fbb2 f3f3 	udiv	r3, r2, r3
  4005c8:	63bb      	str	r3, [r7, #56]	; 0x38
  4005ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4005cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4005d0:	d906      	bls.n	4005e0 <pwm_clocks_generate+0x58>
  4005d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005d4:	3301      	adds	r3, #1
  4005d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  4005d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005da:	2b0a      	cmp	r3, #10
  4005dc:	d9e7      	bls.n	4005ae <pwm_clocks_generate+0x26>
  4005de:	e000      	b.n	4005e2 <pwm_clocks_generate+0x5a>
  4005e0:	bf00      	nop
  4005e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005e4:	2b0a      	cmp	r3, #10
  4005e6:	d804      	bhi.n	4005f2 <pwm_clocks_generate+0x6a>
  4005e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005ea:	021a      	lsls	r2, r3, #8
  4005ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4005ee:	4313      	orrs	r3, r2
  4005f0:	e001      	b.n	4005f6 <pwm_clocks_generate+0x6e>
  4005f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4005f6:	4618      	mov	r0, r3
  4005f8:	3744      	adds	r7, #68	; 0x44
  4005fa:	46bd      	mov	sp, r7
  4005fc:	bcb0      	pop	{r4, r5, r7}
  4005fe:	4770      	bx	lr
  400600:	0040175c 	subeq	r1, r0, ip, asr r7

00400604 <pwm_init>:
  400604:	b580      	push	{r7, lr}
  400606:	b084      	sub	sp, #16
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
  40060e:	2300      	movs	r3, #0
  400610:	60fb      	str	r3, [r7, #12]
  400612:	683b      	ldr	r3, [r7, #0]
  400614:	681b      	ldr	r3, [r3, #0]
  400616:	2b00      	cmp	r3, #0
  400618:	d011      	beq.n	40063e <pwm_init+0x3a>
  40061a:	683b      	ldr	r3, [r7, #0]
  40061c:	681a      	ldr	r2, [r3, #0]
  40061e:	683b      	ldr	r3, [r7, #0]
  400620:	689b      	ldr	r3, [r3, #8]
  400622:	4619      	mov	r1, r3
  400624:	4610      	mov	r0, r2
  400626:	f7ff ffaf 	bl	400588 <pwm_clocks_generate>
  40062a:	60b8      	str	r0, [r7, #8]
  40062c:	68bb      	ldr	r3, [r7, #8]
  40062e:	f64f 72ff 	movw	r2, #65535	; 0xffff
  400632:	4293      	cmp	r3, r2
  400634:	d101      	bne.n	40063a <pwm_init+0x36>
  400636:	68bb      	ldr	r3, [r7, #8]
  400638:	e01e      	b.n	400678 <pwm_init+0x74>
  40063a:	68bb      	ldr	r3, [r7, #8]
  40063c:	60fb      	str	r3, [r7, #12]
  40063e:	683b      	ldr	r3, [r7, #0]
  400640:	685b      	ldr	r3, [r3, #4]
  400642:	2b00      	cmp	r3, #0
  400644:	d014      	beq.n	400670 <pwm_init+0x6c>
  400646:	683b      	ldr	r3, [r7, #0]
  400648:	685a      	ldr	r2, [r3, #4]
  40064a:	683b      	ldr	r3, [r7, #0]
  40064c:	689b      	ldr	r3, [r3, #8]
  40064e:	4619      	mov	r1, r3
  400650:	4610      	mov	r0, r2
  400652:	f7ff ff99 	bl	400588 <pwm_clocks_generate>
  400656:	60b8      	str	r0, [r7, #8]
  400658:	68bb      	ldr	r3, [r7, #8]
  40065a:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40065e:	4293      	cmp	r3, r2
  400660:	d101      	bne.n	400666 <pwm_init+0x62>
  400662:	68bb      	ldr	r3, [r7, #8]
  400664:	e008      	b.n	400678 <pwm_init+0x74>
  400666:	68bb      	ldr	r3, [r7, #8]
  400668:	041b      	lsls	r3, r3, #16
  40066a:	68fa      	ldr	r2, [r7, #12]
  40066c:	4313      	orrs	r3, r2
  40066e:	60fb      	str	r3, [r7, #12]
  400670:	687b      	ldr	r3, [r7, #4]
  400672:	68fa      	ldr	r2, [r7, #12]
  400674:	601a      	str	r2, [r3, #0]
  400676:	2300      	movs	r3, #0
  400678:	4618      	mov	r0, r3
  40067a:	3710      	adds	r7, #16
  40067c:	46bd      	mov	sp, r7
  40067e:	bd80      	pop	{r7, pc}

00400680 <pwm_channel_init>:
  400680:	b480      	push	{r7}
  400682:	b085      	sub	sp, #20
  400684:	af00      	add	r7, sp, #0
  400686:	6078      	str	r0, [r7, #4]
  400688:	6039      	str	r1, [r7, #0]
  40068a:	2300      	movs	r3, #0
  40068c:	60fb      	str	r3, [r7, #12]
  40068e:	683b      	ldr	r3, [r7, #0]
  400690:	681b      	ldr	r3, [r3, #0]
  400692:	60bb      	str	r3, [r7, #8]
  400694:	683b      	ldr	r3, [r7, #0]
  400696:	685b      	ldr	r3, [r3, #4]
  400698:	f003 030f 	and.w	r3, r3, #15
  40069c:	683a      	ldr	r2, [r7, #0]
  40069e:	7a92      	ldrb	r2, [r2, #10]
  4006a0:	0252      	lsls	r2, r2, #9
  4006a2:	4313      	orrs	r3, r2
  4006a4:	683a      	ldr	r2, [r7, #0]
  4006a6:	8912      	ldrh	r2, [r2, #8]
  4006a8:	4313      	orrs	r3, r2
  4006aa:	60fb      	str	r3, [r7, #12]
  4006ac:	687a      	ldr	r2, [r7, #4]
  4006ae:	68bb      	ldr	r3, [r7, #8]
  4006b0:	3310      	adds	r3, #16
  4006b2:	015b      	lsls	r3, r3, #5
  4006b4:	4413      	add	r3, r2
  4006b6:	68fa      	ldr	r2, [r7, #12]
  4006b8:	601a      	str	r2, [r3, #0]
  4006ba:	683b      	ldr	r3, [r7, #0]
  4006bc:	68da      	ldr	r2, [r3, #12]
  4006be:	6879      	ldr	r1, [r7, #4]
  4006c0:	68bb      	ldr	r3, [r7, #8]
  4006c2:	3310      	adds	r3, #16
  4006c4:	015b      	lsls	r3, r3, #5
  4006c6:	440b      	add	r3, r1
  4006c8:	3304      	adds	r3, #4
  4006ca:	601a      	str	r2, [r3, #0]
  4006cc:	683b      	ldr	r3, [r7, #0]
  4006ce:	691a      	ldr	r2, [r3, #16]
  4006d0:	6879      	ldr	r1, [r7, #4]
  4006d2:	68bb      	ldr	r3, [r7, #8]
  4006d4:	015b      	lsls	r3, r3, #5
  4006d6:	440b      	add	r3, r1
  4006d8:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  4006dc:	601a      	str	r2, [r3, #0]
  4006de:	2300      	movs	r3, #0
  4006e0:	4618      	mov	r0, r3
  4006e2:	3714      	adds	r7, #20
  4006e4:	46bd      	mov	sp, r7
  4006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ea:	4770      	bx	lr

004006ec <pwm_channel_update_duty>:
  4006ec:	b480      	push	{r7}
  4006ee:	b087      	sub	sp, #28
  4006f0:	af00      	add	r7, sp, #0
  4006f2:	60f8      	str	r0, [r7, #12]
  4006f4:	60b9      	str	r1, [r7, #8]
  4006f6:	607a      	str	r2, [r7, #4]
  4006f8:	68bb      	ldr	r3, [r7, #8]
  4006fa:	681b      	ldr	r3, [r3, #0]
  4006fc:	617b      	str	r3, [r7, #20]
  4006fe:	68bb      	ldr	r3, [r7, #8]
  400700:	691a      	ldr	r2, [r3, #16]
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	429a      	cmp	r2, r3
  400706:	d202      	bcs.n	40070e <pwm_channel_update_duty+0x22>
  400708:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40070c:	e00b      	b.n	400726 <pwm_channel_update_duty+0x3a>
  40070e:	68bb      	ldr	r3, [r7, #8]
  400710:	687a      	ldr	r2, [r7, #4]
  400712:	60da      	str	r2, [r3, #12]
  400714:	68fa      	ldr	r2, [r7, #12]
  400716:	697b      	ldr	r3, [r7, #20]
  400718:	015b      	lsls	r3, r3, #5
  40071a:	4413      	add	r3, r2
  40071c:	f503 7302 	add.w	r3, r3, #520	; 0x208
  400720:	687a      	ldr	r2, [r7, #4]
  400722:	601a      	str	r2, [r3, #0]
  400724:	2300      	movs	r3, #0
  400726:	4618      	mov	r0, r3
  400728:	371c      	adds	r7, #28
  40072a:	46bd      	mov	sp, r7
  40072c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400730:	4770      	bx	lr

00400732 <pwm_channel_enable>:
  400732:	b480      	push	{r7}
  400734:	b083      	sub	sp, #12
  400736:	af00      	add	r7, sp, #0
  400738:	6078      	str	r0, [r7, #4]
  40073a:	6039      	str	r1, [r7, #0]
  40073c:	2201      	movs	r2, #1
  40073e:	683b      	ldr	r3, [r7, #0]
  400740:	fa02 f303 	lsl.w	r3, r2, r3
  400744:	461a      	mov	r2, r3
  400746:	687b      	ldr	r3, [r7, #4]
  400748:	605a      	str	r2, [r3, #4]
  40074a:	bf00      	nop
  40074c:	370c      	adds	r7, #12
  40074e:	46bd      	mov	sp, r7
  400750:	f85d 7b04 	ldr.w	r7, [sp], #4
  400754:	4770      	bx	lr

00400756 <pwm_channel_disable>:
  400756:	b480      	push	{r7}
  400758:	b083      	sub	sp, #12
  40075a:	af00      	add	r7, sp, #0
  40075c:	6078      	str	r0, [r7, #4]
  40075e:	6039      	str	r1, [r7, #0]
  400760:	2201      	movs	r2, #1
  400762:	683b      	ldr	r3, [r7, #0]
  400764:	fa02 f303 	lsl.w	r3, r2, r3
  400768:	461a      	mov	r2, r3
  40076a:	687b      	ldr	r3, [r7, #4]
  40076c:	609a      	str	r2, [r3, #8]
  40076e:	bf00      	nop
  400770:	370c      	adds	r7, #12
  400772:	46bd      	mov	sp, r7
  400774:	f85d 7b04 	ldr.w	r7, [sp], #4
  400778:	4770      	bx	lr

0040077a <pwm_channel_get_interrupt_status>:
  40077a:	b480      	push	{r7}
  40077c:	b083      	sub	sp, #12
  40077e:	af00      	add	r7, sp, #0
  400780:	6078      	str	r0, [r7, #4]
  400782:	687b      	ldr	r3, [r7, #4]
  400784:	69db      	ldr	r3, [r3, #28]
  400786:	4618      	mov	r0, r3
  400788:	370c      	adds	r7, #12
  40078a:	46bd      	mov	sp, r7
  40078c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400790:	4770      	bx	lr

00400792 <pwm_channel_enable_interrupt>:
  400792:	b480      	push	{r7}
  400794:	b085      	sub	sp, #20
  400796:	af00      	add	r7, sp, #0
  400798:	60f8      	str	r0, [r7, #12]
  40079a:	60b9      	str	r1, [r7, #8]
  40079c:	607a      	str	r2, [r7, #4]
  40079e:	2201      	movs	r2, #1
  4007a0:	68bb      	ldr	r3, [r7, #8]
  4007a2:	409a      	lsls	r2, r3
  4007a4:	687b      	ldr	r3, [r7, #4]
  4007a6:	3310      	adds	r3, #16
  4007a8:	2101      	movs	r1, #1
  4007aa:	fa01 f303 	lsl.w	r3, r1, r3
  4007ae:	4313      	orrs	r3, r2
  4007b0:	461a      	mov	r2, r3
  4007b2:	68fb      	ldr	r3, [r7, #12]
  4007b4:	611a      	str	r2, [r3, #16]
  4007b6:	bf00      	nop
  4007b8:	3714      	adds	r7, #20
  4007ba:	46bd      	mov	sp, r7
  4007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007c0:	4770      	bx	lr

004007c2 <pwm_channel_disable_interrupt>:
  4007c2:	b480      	push	{r7}
  4007c4:	b085      	sub	sp, #20
  4007c6:	af00      	add	r7, sp, #0
  4007c8:	60f8      	str	r0, [r7, #12]
  4007ca:	60b9      	str	r1, [r7, #8]
  4007cc:	607a      	str	r2, [r7, #4]
  4007ce:	2201      	movs	r2, #1
  4007d0:	68bb      	ldr	r3, [r7, #8]
  4007d2:	409a      	lsls	r2, r3
  4007d4:	687b      	ldr	r3, [r7, #4]
  4007d6:	3310      	adds	r3, #16
  4007d8:	2101      	movs	r1, #1
  4007da:	fa01 f303 	lsl.w	r3, r1, r3
  4007de:	4313      	orrs	r3, r2
  4007e0:	461a      	mov	r2, r3
  4007e2:	68fb      	ldr	r3, [r7, #12]
  4007e4:	615a      	str	r2, [r3, #20]
  4007e6:	bf00      	nop
  4007e8:	3714      	adds	r7, #20
  4007ea:	46bd      	mov	sp, r7
  4007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007f0:	4770      	bx	lr
  4007f2:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

004007f4 <spi_conf>:
  4007f4:	b580      	push	{r7, lr}
  4007f6:	b086      	sub	sp, #24
  4007f8:	af00      	add	r7, sp, #0
  4007fa:	60f8      	str	r0, [r7, #12]
  4007fc:	60b9      	str	r1, [r7, #8]
  4007fe:	4613      	mov	r3, r2
  400800:	71fb      	strb	r3, [r7, #7]
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	4a59      	ldr	r2, [pc, #356]	; (40096c <spi_conf+0x178>)
  400806:	4293      	cmp	r3, r2
  400808:	d10c      	bne.n	400824 <spi_conf+0x30>
  40080a:	4b59      	ldr	r3, [pc, #356]	; (400970 <spi_conf+0x17c>)
  40080c:	691b      	ldr	r3, [r3, #16]
  40080e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  400812:	2b00      	cmp	r3, #0
  400814:	d106      	bne.n	400824 <spi_conf+0x30>
  400816:	4a56      	ldr	r2, [pc, #344]	; (400970 <spi_conf+0x17c>)
  400818:	4b55      	ldr	r3, [pc, #340]	; (400970 <spi_conf+0x17c>)
  40081a:	691b      	ldr	r3, [r3, #16]
  40081c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  400820:	6113      	str	r3, [r2, #16]
  400822:	e012      	b.n	40084a <spi_conf+0x56>
  400824:	68fb      	ldr	r3, [r7, #12]
  400826:	4a53      	ldr	r2, [pc, #332]	; (400974 <spi_conf+0x180>)
  400828:	4293      	cmp	r3, r2
  40082a:	d10e      	bne.n	40084a <spi_conf+0x56>
  40082c:	4b50      	ldr	r3, [pc, #320]	; (400970 <spi_conf+0x17c>)
  40082e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400836:	2b00      	cmp	r3, #0
  400838:	d107      	bne.n	40084a <spi_conf+0x56>
  40083a:	4a4d      	ldr	r2, [pc, #308]	; (400970 <spi_conf+0x17c>)
  40083c:	4b4c      	ldr	r3, [pc, #304]	; (400970 <spi_conf+0x17c>)
  40083e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400842:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  400846:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  40084a:	68fb      	ldr	r3, [r7, #12]
  40084c:	2200      	movs	r2, #0
  40084e:	605a      	str	r2, [r3, #4]
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	2200      	movs	r2, #0
  400854:	631a      	str	r2, [r3, #48]	; 0x30
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	2200      	movs	r2, #0
  40085a:	635a      	str	r2, [r3, #52]	; 0x34
  40085c:	68fb      	ldr	r3, [r7, #12]
  40085e:	2200      	movs	r2, #0
  400860:	639a      	str	r2, [r3, #56]	; 0x38
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	2200      	movs	r2, #0
  400866:	63da      	str	r2, [r3, #60]	; 0x3c
  400868:	68fb      	ldr	r3, [r7, #12]
  40086a:	22ff      	movs	r2, #255	; 0xff
  40086c:	619a      	str	r2, [r3, #24]
  40086e:	68fb      	ldr	r3, [r7, #12]
  400870:	2282      	movs	r2, #130	; 0x82
  400872:	601a      	str	r2, [r3, #0]
  400874:	68fb      	ldr	r3, [r7, #12]
  400876:	685b      	ldr	r3, [r3, #4]
  400878:	f043 0211 	orr.w	r2, r3, #17
  40087c:	68fb      	ldr	r3, [r7, #12]
  40087e:	605a      	str	r2, [r3, #4]
  400880:	68fb      	ldr	r3, [r7, #12]
  400882:	685a      	ldr	r2, [r3, #4]
  400884:	68fb      	ldr	r3, [r7, #12]
  400886:	605a      	str	r2, [r3, #4]
  400888:	79fb      	ldrb	r3, [r7, #7]
  40088a:	f003 0308 	and.w	r3, r3, #8
  40088e:	2b00      	cmp	r3, #0
  400890:	d068      	beq.n	400964 <spi_conf+0x170>
  400892:	68fb      	ldr	r3, [r7, #12]
  400894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400896:	79fb      	ldrb	r3, [r7, #7]
  400898:	f003 0303 	and.w	r3, r3, #3
  40089c:	431a      	orrs	r2, r3
  40089e:	68fb      	ldr	r3, [r7, #12]
  4008a0:	631a      	str	r2, [r3, #48]	; 0x30
  4008a2:	68fb      	ldr	r3, [r7, #12]
  4008a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	631a      	str	r2, [r3, #48]	; 0x30
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	2b00      	cmp	r3, #0
  4008ae:	d101      	bne.n	4008b4 <spi_conf+0xc0>
  4008b0:	2301      	movs	r3, #1
  4008b2:	60bb      	str	r3, [r7, #8]
  4008b4:	4a30      	ldr	r2, [pc, #192]	; (400978 <spi_conf+0x184>)
  4008b6:	68bb      	ldr	r3, [r7, #8]
  4008b8:	fbb2 f3f3 	udiv	r3, r2, r3
  4008bc:	75fb      	strb	r3, [r7, #23]
  4008be:	7dfb      	ldrb	r3, [r7, #23]
  4008c0:	2b00      	cmp	r3, #0
  4008c2:	d101      	bne.n	4008c8 <spi_conf+0xd4>
  4008c4:	2301      	movs	r3, #1
  4008c6:	75fb      	strb	r3, [r7, #23]
  4008c8:	68fb      	ldr	r3, [r7, #12]
  4008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008cc:	7dfa      	ldrb	r2, [r7, #23]
  4008ce:	0212      	lsls	r2, r2, #8
  4008d0:	431a      	orrs	r2, r3
  4008d2:	68fb      	ldr	r3, [r7, #12]
  4008d4:	631a      	str	r2, [r3, #48]	; 0x30
  4008d6:	68fb      	ldr	r3, [r7, #12]
  4008d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4008da:	7dfa      	ldrb	r2, [r7, #23]
  4008dc:	0212      	lsls	r2, r2, #8
  4008de:	431a      	orrs	r2, r3
  4008e0:	68fb      	ldr	r3, [r7, #12]
  4008e2:	635a      	str	r2, [r3, #52]	; 0x34
  4008e4:	68fb      	ldr	r3, [r7, #12]
  4008e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4008e8:	7dfa      	ldrb	r2, [r7, #23]
  4008ea:	0212      	lsls	r2, r2, #8
  4008ec:	431a      	orrs	r2, r3
  4008ee:	68fb      	ldr	r3, [r7, #12]
  4008f0:	639a      	str	r2, [r3, #56]	; 0x38
  4008f2:	68fb      	ldr	r3, [r7, #12]
  4008f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4008f6:	7dfa      	ldrb	r2, [r7, #23]
  4008f8:	0212      	lsls	r2, r2, #8
  4008fa:	431a      	orrs	r2, r3
  4008fc:	68fb      	ldr	r3, [r7, #12]
  4008fe:	63da      	str	r2, [r3, #60]	; 0x3c
  400900:	2204      	movs	r2, #4
  400902:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400906:	481d      	ldr	r0, [pc, #116]	; (40097c <spi_conf+0x188>)
  400908:	f7ff fcb4 	bl	400274 <gpio_conf>
  40090c:	2201      	movs	r2, #1
  40090e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400912:	481a      	ldr	r0, [pc, #104]	; (40097c <spi_conf+0x188>)
  400914:	f7ff fe02 	bl	40051c <gpio_set_alt>
  400918:	2204      	movs	r2, #4
  40091a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  40091e:	4817      	ldr	r0, [pc, #92]	; (40097c <spi_conf+0x188>)
  400920:	f7ff fca8 	bl	400274 <gpio_conf>
  400924:	2201      	movs	r2, #1
  400926:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  40092a:	4814      	ldr	r0, [pc, #80]	; (40097c <spi_conf+0x188>)
  40092c:	f7ff fdf6 	bl	40051c <gpio_set_alt>
  400930:	2204      	movs	r2, #4
  400932:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400936:	4811      	ldr	r0, [pc, #68]	; (40097c <spi_conf+0x188>)
  400938:	f7ff fc9c 	bl	400274 <gpio_conf>
  40093c:	2201      	movs	r2, #1
  40093e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400942:	480e      	ldr	r0, [pc, #56]	; (40097c <spi_conf+0x188>)
  400944:	f7ff fdea 	bl	40051c <gpio_set_alt>
  400948:	68fb      	ldr	r3, [r7, #12]
  40094a:	681b      	ldr	r3, [r3, #0]
  40094c:	f043 0201 	orr.w	r2, r3, #1
  400950:	68fb      	ldr	r3, [r7, #12]
  400952:	601a      	str	r2, [r3, #0]
  400954:	bf00      	nop
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	691b      	ldr	r3, [r3, #16]
  40095a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40095e:	2b00      	cmp	r3, #0
  400960:	d0f9      	beq.n	400956 <spi_conf+0x162>
  400962:	e000      	b.n	400966 <spi_conf+0x172>
  400964:	bf00      	nop
  400966:	3718      	adds	r7, #24
  400968:	46bd      	mov	sp, r7
  40096a:	bd80      	pop	{r7, pc}
  40096c:	40008000 	andmi	r8, r0, r0
  400970:	400e0600 	andmi	r0, lr, r0, lsl #12
  400974:	40058000 	andmi	r8, r5, r0
  400978:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  40097c:	400e1400 	andmi	r1, lr, r0, lsl #8

00400980 <spi_send_byte>:
  400980:	b480      	push	{r7}
  400982:	b083      	sub	sp, #12
  400984:	af00      	add	r7, sp, #0
  400986:	6078      	str	r0, [r7, #4]
  400988:	460b      	mov	r3, r1
  40098a:	70fb      	strb	r3, [r7, #3]
  40098c:	bf00      	nop
  40098e:	687b      	ldr	r3, [r7, #4]
  400990:	691b      	ldr	r3, [r3, #16]
  400992:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400996:	2b00      	cmp	r3, #0
  400998:	d0f9      	beq.n	40098e <spi_send_byte+0xe>
  40099a:	78fa      	ldrb	r2, [r7, #3]
  40099c:	687b      	ldr	r3, [r7, #4]
  40099e:	60da      	str	r2, [r3, #12]
  4009a0:	bf00      	nop
  4009a2:	370c      	adds	r7, #12
  4009a4:	46bd      	mov	sp, r7
  4009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009aa:	4770      	bx	lr

004009ac <spi_available>:
  4009ac:	b480      	push	{r7}
  4009ae:	b085      	sub	sp, #20
  4009b0:	af00      	add	r7, sp, #0
  4009b2:	6078      	str	r0, [r7, #4]
  4009b4:	687b      	ldr	r3, [r7, #4]
  4009b6:	691b      	ldr	r3, [r3, #16]
  4009b8:	b2db      	uxtb	r3, r3
  4009ba:	f003 0301 	and.w	r3, r3, #1
  4009be:	73fb      	strb	r3, [r7, #15]
  4009c0:	7bfb      	ldrb	r3, [r7, #15]
  4009c2:	4618      	mov	r0, r3
  4009c4:	3714      	adds	r7, #20
  4009c6:	46bd      	mov	sp, r7
  4009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009cc:	4770      	bx	lr

004009ce <spi_read_byte>:
  4009ce:	b480      	push	{r7}
  4009d0:	b085      	sub	sp, #20
  4009d2:	af00      	add	r7, sp, #0
  4009d4:	6078      	str	r0, [r7, #4]
  4009d6:	687b      	ldr	r3, [r7, #4]
  4009d8:	689b      	ldr	r3, [r3, #8]
  4009da:	73fb      	strb	r3, [r7, #15]
  4009dc:	7bfb      	ldrb	r3, [r7, #15]
  4009de:	4618      	mov	r0, r3
  4009e0:	3714      	adds	r7, #20
  4009e2:	46bd      	mov	sp, r7
  4009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009e8:	4770      	bx	lr

004009ea <spi_transfer_byte>:
  4009ea:	b580      	push	{r7, lr}
  4009ec:	b082      	sub	sp, #8
  4009ee:	af00      	add	r7, sp, #0
  4009f0:	6078      	str	r0, [r7, #4]
  4009f2:	460b      	mov	r3, r1
  4009f4:	70fb      	strb	r3, [r7, #3]
  4009f6:	78fb      	ldrb	r3, [r7, #3]
  4009f8:	4619      	mov	r1, r3
  4009fa:	6878      	ldr	r0, [r7, #4]
  4009fc:	f7ff ffc0 	bl	400980 <spi_send_byte>
  400a00:	bf00      	nop
  400a02:	6878      	ldr	r0, [r7, #4]
  400a04:	f7ff ffd2 	bl	4009ac <spi_available>
  400a08:	4603      	mov	r3, r0
  400a0a:	2b00      	cmp	r3, #0
  400a0c:	d0f9      	beq.n	400a02 <spi_transfer_byte+0x18>
  400a0e:	6878      	ldr	r0, [r7, #4]
  400a10:	f7ff ffdd 	bl	4009ce <spi_read_byte>
  400a14:	4603      	mov	r3, r0
  400a16:	4618      	mov	r0, r3
  400a18:	3708      	adds	r7, #8
  400a1a:	46bd      	mov	sp, r7
  400a1c:	bd80      	pop	{r7, pc}
  400a1e:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400a20 <nrf_read_reg_single>:
  400a20:	b580      	push	{r7, lr}
  400a22:	b084      	sub	sp, #16
  400a24:	af00      	add	r7, sp, #0
  400a26:	4603      	mov	r3, r0
  400a28:	71fb      	strb	r3, [r7, #7]
  400a2a:	79fb      	ldrb	r3, [r7, #7]
  400a2c:	f003 031f 	and.w	r3, r3, #31
  400a30:	71fb      	strb	r3, [r7, #7]
  400a32:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a36:	480c      	ldr	r0, [pc, #48]	; (400a68 <nrf_read_reg_single+0x48>)
  400a38:	f7ff fd62 	bl	400500 <gpio_clr>
  400a3c:	79fb      	ldrb	r3, [r7, #7]
  400a3e:	4619      	mov	r1, r3
  400a40:	480a      	ldr	r0, [pc, #40]	; (400a6c <nrf_read_reg_single+0x4c>)
  400a42:	f7ff ffd2 	bl	4009ea <spi_transfer_byte>
  400a46:	2100      	movs	r1, #0
  400a48:	4808      	ldr	r0, [pc, #32]	; (400a6c <nrf_read_reg_single+0x4c>)
  400a4a:	f7ff ffce 	bl	4009ea <spi_transfer_byte>
  400a4e:	4603      	mov	r3, r0
  400a50:	73fb      	strb	r3, [r7, #15]
  400a52:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a56:	4804      	ldr	r0, [pc, #16]	; (400a68 <nrf_read_reg_single+0x48>)
  400a58:	f7ff fd44 	bl	4004e4 <gpio_set>
  400a5c:	7bfb      	ldrb	r3, [r7, #15]
  400a5e:	4618      	mov	r0, r3
  400a60:	3710      	adds	r7, #16
  400a62:	46bd      	mov	sp, r7
  400a64:	bd80      	pop	{r7, pc}
  400a66:	bf00      	nop
  400a68:	400e1400 	andmi	r1, lr, r0, lsl #8
  400a6c:	40008000 	andmi	r8, r0, r0

00400a70 <nrf_write_reg>:
  400a70:	b580      	push	{r7, lr}
  400a72:	b084      	sub	sp, #16
  400a74:	af00      	add	r7, sp, #0
  400a76:	4603      	mov	r3, r0
  400a78:	6039      	str	r1, [r7, #0]
  400a7a:	71fb      	strb	r3, [r7, #7]
  400a7c:	4613      	mov	r3, r2
  400a7e:	71bb      	strb	r3, [r7, #6]
  400a80:	79fb      	ldrb	r3, [r7, #7]
  400a82:	f003 031f 	and.w	r3, r3, #31
  400a86:	71fb      	strb	r3, [r7, #7]
  400a88:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a8c:	4812      	ldr	r0, [pc, #72]	; (400ad8 <nrf_write_reg+0x68>)
  400a8e:	f7ff fd37 	bl	400500 <gpio_clr>
  400a92:	79fb      	ldrb	r3, [r7, #7]
  400a94:	f043 0320 	orr.w	r3, r3, #32
  400a98:	b2db      	uxtb	r3, r3
  400a9a:	4619      	mov	r1, r3
  400a9c:	480f      	ldr	r0, [pc, #60]	; (400adc <nrf_write_reg+0x6c>)
  400a9e:	f7ff ffa4 	bl	4009ea <spi_transfer_byte>
  400aa2:	2300      	movs	r3, #0
  400aa4:	73fb      	strb	r3, [r7, #15]
  400aa6:	e00a      	b.n	400abe <nrf_write_reg+0x4e>
  400aa8:	683b      	ldr	r3, [r7, #0]
  400aaa:	1c5a      	adds	r2, r3, #1
  400aac:	603a      	str	r2, [r7, #0]
  400aae:	781b      	ldrb	r3, [r3, #0]
  400ab0:	4619      	mov	r1, r3
  400ab2:	480a      	ldr	r0, [pc, #40]	; (400adc <nrf_write_reg+0x6c>)
  400ab4:	f7ff ff99 	bl	4009ea <spi_transfer_byte>
  400ab8:	7bfb      	ldrb	r3, [r7, #15]
  400aba:	3301      	adds	r3, #1
  400abc:	73fb      	strb	r3, [r7, #15]
  400abe:	7bfa      	ldrb	r2, [r7, #15]
  400ac0:	79bb      	ldrb	r3, [r7, #6]
  400ac2:	429a      	cmp	r2, r3
  400ac4:	d3f0      	bcc.n	400aa8 <nrf_write_reg+0x38>
  400ac6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400aca:	4803      	ldr	r0, [pc, #12]	; (400ad8 <nrf_write_reg+0x68>)
  400acc:	f7ff fd0a 	bl	4004e4 <gpio_set>
  400ad0:	bf00      	nop
  400ad2:	3710      	adds	r7, #16
  400ad4:	46bd      	mov	sp, r7
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	400e1400 	andmi	r1, lr, r0, lsl #8
  400adc:	40008000 	andmi	r8, r0, r0

00400ae0 <nrf_write_reg_single>:
  400ae0:	b580      	push	{r7, lr}
  400ae2:	b082      	sub	sp, #8
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	4603      	mov	r3, r0
  400ae8:	460a      	mov	r2, r1
  400aea:	71fb      	strb	r3, [r7, #7]
  400aec:	4613      	mov	r3, r2
  400aee:	71bb      	strb	r3, [r7, #6]
  400af0:	79fb      	ldrb	r3, [r7, #7]
  400af2:	f003 031f 	and.w	r3, r3, #31
  400af6:	71fb      	strb	r3, [r7, #7]
  400af8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400afc:	480c      	ldr	r0, [pc, #48]	; (400b30 <nrf_write_reg_single+0x50>)
  400afe:	f7ff fcff 	bl	400500 <gpio_clr>
  400b02:	79fb      	ldrb	r3, [r7, #7]
  400b04:	f043 0320 	orr.w	r3, r3, #32
  400b08:	b2db      	uxtb	r3, r3
  400b0a:	4619      	mov	r1, r3
  400b0c:	4809      	ldr	r0, [pc, #36]	; (400b34 <nrf_write_reg_single+0x54>)
  400b0e:	f7ff ff6c 	bl	4009ea <spi_transfer_byte>
  400b12:	79bb      	ldrb	r3, [r7, #6]
  400b14:	4619      	mov	r1, r3
  400b16:	4807      	ldr	r0, [pc, #28]	; (400b34 <nrf_write_reg_single+0x54>)
  400b18:	f7ff ff67 	bl	4009ea <spi_transfer_byte>
  400b1c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b20:	4803      	ldr	r0, [pc, #12]	; (400b30 <nrf_write_reg_single+0x50>)
  400b22:	f7ff fcdf 	bl	4004e4 <gpio_set>
  400b26:	bf00      	nop
  400b28:	3708      	adds	r7, #8
  400b2a:	46bd      	mov	sp, r7
  400b2c:	bd80      	pop	{r7, pc}
  400b2e:	bf00      	nop
  400b30:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b34:	40008000 	andmi	r8, r0, r0

00400b38 <nrf_read_status>:
  400b38:	b580      	push	{r7, lr}
  400b3a:	b082      	sub	sp, #8
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b42:	4809      	ldr	r0, [pc, #36]	; (400b68 <nrf_read_status+0x30>)
  400b44:	f7ff fcdc 	bl	400500 <gpio_clr>
  400b48:	21ff      	movs	r1, #255	; 0xff
  400b4a:	4808      	ldr	r0, [pc, #32]	; (400b6c <nrf_read_status+0x34>)
  400b4c:	f7ff ff4d 	bl	4009ea <spi_transfer_byte>
  400b50:	4603      	mov	r3, r0
  400b52:	71fb      	strb	r3, [r7, #7]
  400b54:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b58:	4803      	ldr	r0, [pc, #12]	; (400b68 <nrf_read_status+0x30>)
  400b5a:	f7ff fcc3 	bl	4004e4 <gpio_set>
  400b5e:	79fb      	ldrb	r3, [r7, #7]
  400b60:	4618      	mov	r0, r3
  400b62:	3708      	adds	r7, #8
  400b64:	46bd      	mov	sp, r7
  400b66:	bd80      	pop	{r7, pc}
  400b68:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b6c:	40008000 	andmi	r8, r0, r0

00400b70 <nrf_rx_pipe_size>:
  400b70:	b580      	push	{r7, lr}
  400b72:	b082      	sub	sp, #8
  400b74:	af00      	add	r7, sp, #0
  400b76:	4603      	mov	r3, r0
  400b78:	71fb      	strb	r3, [r7, #7]
  400b7a:	79fb      	ldrb	r3, [r7, #7]
  400b7c:	2b10      	cmp	r3, #16
  400b7e:	d802      	bhi.n	400b86 <nrf_rx_pipe_size+0x16>
  400b80:	79fb      	ldrb	r3, [r7, #7]
  400b82:	3311      	adds	r3, #17
  400b84:	71fb      	strb	r3, [r7, #7]
  400b86:	79fb      	ldrb	r3, [r7, #7]
  400b88:	4618      	mov	r0, r3
  400b8a:	f7ff ff49 	bl	400a20 <nrf_read_reg_single>
  400b8e:	4603      	mov	r3, r0
  400b90:	4618      	mov	r0, r3
  400b92:	3708      	adds	r7, #8
  400b94:	46bd      	mov	sp, r7
  400b96:	bd80      	pop	{r7, pc}

00400b98 <nrf_read_rx_payload>:
  400b98:	b590      	push	{r4, r7, lr}
  400b9a:	b085      	sub	sp, #20
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	4603      	mov	r3, r0
  400ba0:	71fb      	strb	r3, [r7, #7]
  400ba2:	79fb      	ldrb	r3, [r7, #7]
  400ba4:	4618      	mov	r0, r3
  400ba6:	f7ff ffe3 	bl	400b70 <nrf_rx_pipe_size>
  400baa:	4603      	mov	r3, r0
  400bac:	73bb      	strb	r3, [r7, #14]
  400bae:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bb2:	4818      	ldr	r0, [pc, #96]	; (400c14 <nrf_read_rx_payload+0x7c>)
  400bb4:	f7ff fca4 	bl	400500 <gpio_clr>
  400bb8:	2161      	movs	r1, #97	; 0x61
  400bba:	4817      	ldr	r0, [pc, #92]	; (400c18 <nrf_read_rx_payload+0x80>)
  400bbc:	f7ff ff15 	bl	4009ea <spi_transfer_byte>
  400bc0:	2300      	movs	r3, #0
  400bc2:	73fb      	strb	r3, [r7, #15]
  400bc4:	e012      	b.n	400bec <nrf_read_rx_payload+0x54>
  400bc6:	4b15      	ldr	r3, [pc, #84]	; (400c1c <nrf_read_rx_payload+0x84>)
  400bc8:	781b      	ldrb	r3, [r3, #0]
  400bca:	b2db      	uxtb	r3, r3
  400bcc:	1c5a      	adds	r2, r3, #1
  400bce:	b2d1      	uxtb	r1, r2
  400bd0:	4a12      	ldr	r2, [pc, #72]	; (400c1c <nrf_read_rx_payload+0x84>)
  400bd2:	7011      	strb	r1, [r2, #0]
  400bd4:	461c      	mov	r4, r3
  400bd6:	21ff      	movs	r1, #255	; 0xff
  400bd8:	480f      	ldr	r0, [pc, #60]	; (400c18 <nrf_read_rx_payload+0x80>)
  400bda:	f7ff ff06 	bl	4009ea <spi_transfer_byte>
  400bde:	4603      	mov	r3, r0
  400be0:	461a      	mov	r2, r3
  400be2:	4b0f      	ldr	r3, [pc, #60]	; (400c20 <nrf_read_rx_payload+0x88>)
  400be4:	551a      	strb	r2, [r3, r4]
  400be6:	7bfb      	ldrb	r3, [r7, #15]
  400be8:	3301      	adds	r3, #1
  400bea:	73fb      	strb	r3, [r7, #15]
  400bec:	7bfa      	ldrb	r2, [r7, #15]
  400bee:	7bbb      	ldrb	r3, [r7, #14]
  400bf0:	429a      	cmp	r2, r3
  400bf2:	d3e8      	bcc.n	400bc6 <nrf_read_rx_payload+0x2e>
  400bf4:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bf8:	4806      	ldr	r0, [pc, #24]	; (400c14 <nrf_read_rx_payload+0x7c>)
  400bfa:	f7ff fc73 	bl	4004e4 <gpio_set>
  400bfe:	4b07      	ldr	r3, [pc, #28]	; (400c1c <nrf_read_rx_payload+0x84>)
  400c00:	781b      	ldrb	r3, [r3, #0]
  400c02:	b2da      	uxtb	r2, r3
  400c04:	7bbb      	ldrb	r3, [r7, #14]
  400c06:	1ad3      	subs	r3, r2, r3
  400c08:	b2db      	uxtb	r3, r3
  400c0a:	4618      	mov	r0, r3
  400c0c:	3714      	adds	r7, #20
  400c0e:	46bd      	mov	sp, r7
  400c10:	bd90      	pop	{r4, r7, pc}
  400c12:	bf00      	nop
  400c14:	400e1400 	andmi	r1, lr, r0, lsl #8
  400c18:	40008000 	andmi	r8, r0, r0
  400c1c:	20400010 	subcs	r0, r0, r0, lsl r0
  400c20:	20400014 	subcs	r0, r0, r4, lsl r0

00400c24 <nrf_flush_tx>:
  400c24:	b580      	push	{r7, lr}
  400c26:	af00      	add	r7, sp, #0
  400c28:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c2c:	4806      	ldr	r0, [pc, #24]	; (400c48 <nrf_flush_tx+0x24>)
  400c2e:	f7ff fc67 	bl	400500 <gpio_clr>
  400c32:	21e1      	movs	r1, #225	; 0xe1
  400c34:	4805      	ldr	r0, [pc, #20]	; (400c4c <nrf_flush_tx+0x28>)
  400c36:	f7ff fed8 	bl	4009ea <spi_transfer_byte>
  400c3a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c3e:	4802      	ldr	r0, [pc, #8]	; (400c48 <nrf_flush_tx+0x24>)
  400c40:	f7ff fc50 	bl	4004e4 <gpio_set>
  400c44:	bf00      	nop
  400c46:	bd80      	pop	{r7, pc}
  400c48:	400e1400 	andmi	r1, lr, r0, lsl #8
  400c4c:	40008000 	andmi	r8, r0, r0

00400c50 <nrf_flush_rx>:
  400c50:	b580      	push	{r7, lr}
  400c52:	af00      	add	r7, sp, #0
  400c54:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c58:	4806      	ldr	r0, [pc, #24]	; (400c74 <nrf_flush_rx+0x24>)
  400c5a:	f7ff fc51 	bl	400500 <gpio_clr>
  400c5e:	21e2      	movs	r1, #226	; 0xe2
  400c60:	4805      	ldr	r0, [pc, #20]	; (400c78 <nrf_flush_rx+0x28>)
  400c62:	f7ff fec2 	bl	4009ea <spi_transfer_byte>
  400c66:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c6a:	4802      	ldr	r0, [pc, #8]	; (400c74 <nrf_flush_rx+0x24>)
  400c6c:	f7ff fc3a 	bl	4004e4 <gpio_set>
  400c70:	bf00      	nop
  400c72:	bd80      	pop	{r7, pc}
  400c74:	400e1400 	andmi	r1, lr, r0, lsl #8
  400c78:	40008000 	andmi	r8, r0, r0

00400c7c <nrf_enable_autoack>:
  400c7c:	b580      	push	{r7, lr}
  400c7e:	b082      	sub	sp, #8
  400c80:	af00      	add	r7, sp, #0
  400c82:	4603      	mov	r3, r0
  400c84:	71fb      	strb	r3, [r7, #7]
  400c86:	79fb      	ldrb	r3, [r7, #7]
  400c88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400c8c:	b2db      	uxtb	r3, r3
  400c8e:	4619      	mov	r1, r3
  400c90:	2001      	movs	r0, #1
  400c92:	f7ff ff25 	bl	400ae0 <nrf_write_reg_single>
  400c96:	bf00      	nop
  400c98:	3708      	adds	r7, #8
  400c9a:	46bd      	mov	sp, r7
  400c9c:	bd80      	pop	{r7, pc}

00400c9e <nrf_set_mode>:
  400c9e:	b580      	push	{r7, lr}
  400ca0:	b084      	sub	sp, #16
  400ca2:	af00      	add	r7, sp, #0
  400ca4:	4603      	mov	r3, r0
  400ca6:	71fb      	strb	r3, [r7, #7]
  400ca8:	2000      	movs	r0, #0
  400caa:	f7ff feb9 	bl	400a20 <nrf_read_reg_single>
  400cae:	4603      	mov	r3, r0
  400cb0:	73fb      	strb	r3, [r7, #15]
  400cb2:	7bfb      	ldrb	r3, [r7, #15]
  400cb4:	f023 0301 	bic.w	r3, r3, #1
  400cb8:	73fb      	strb	r3, [r7, #15]
  400cba:	79fb      	ldrb	r3, [r7, #7]
  400cbc:	2b01      	cmp	r3, #1
  400cbe:	d103      	bne.n	400cc8 <nrf_set_mode+0x2a>
  400cc0:	7bfb      	ldrb	r3, [r7, #15]
  400cc2:	f043 0301 	orr.w	r3, r3, #1
  400cc6:	73fb      	strb	r3, [r7, #15]
  400cc8:	7bfb      	ldrb	r3, [r7, #15]
  400cca:	4619      	mov	r1, r3
  400ccc:	2000      	movs	r0, #0
  400cce:	f7ff ff07 	bl	400ae0 <nrf_write_reg_single>
  400cd2:	bf00      	nop
  400cd4:	3710      	adds	r7, #16
  400cd6:	46bd      	mov	sp, r7
  400cd8:	bd80      	pop	{r7, pc}
  400cda:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400cdc <nrf_stop_listening>:
  400cdc:	b580      	push	{r7, lr}
  400cde:	b082      	sub	sp, #8
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	2000      	movs	r0, #0
  400ce4:	f7ff fe9c 	bl	400a20 <nrf_read_reg_single>
  400ce8:	4603      	mov	r3, r0
  400cea:	71fb      	strb	r3, [r7, #7]
  400cec:	79fb      	ldrb	r3, [r7, #7]
  400cee:	f003 0301 	and.w	r3, r3, #1
  400cf2:	2b00      	cmp	r3, #0
  400cf4:	d005      	beq.n	400d02 <nrf_stop_listening+0x26>
  400cf6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400cfa:	4804      	ldr	r0, [pc, #16]	; (400d0c <nrf_stop_listening+0x30>)
  400cfc:	f7ff fc00 	bl	400500 <gpio_clr>
  400d00:	e000      	b.n	400d04 <nrf_stop_listening+0x28>
  400d02:	bf00      	nop
  400d04:	3708      	adds	r7, #8
  400d06:	46bd      	mov	sp, r7
  400d08:	bd80      	pop	{r7, pc}
  400d0a:	bf00      	nop
  400d0c:	400e1400 	andmi	r1, lr, r0, lsl #8

00400d10 <nrf_start_listening>:
  400d10:	b580      	push	{r7, lr}
  400d12:	b082      	sub	sp, #8
  400d14:	af00      	add	r7, sp, #0
  400d16:	2000      	movs	r0, #0
  400d18:	f7ff fe82 	bl	400a20 <nrf_read_reg_single>
  400d1c:	4603      	mov	r3, r0
  400d1e:	71fb      	strb	r3, [r7, #7]
  400d20:	79fb      	ldrb	r3, [r7, #7]
  400d22:	f003 0301 	and.w	r3, r3, #1
  400d26:	2b00      	cmp	r3, #0
  400d28:	d005      	beq.n	400d36 <nrf_start_listening+0x26>
  400d2a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d2e:	4804      	ldr	r0, [pc, #16]	; (400d40 <nrf_start_listening+0x30>)
  400d30:	f7ff fbd8 	bl	4004e4 <gpio_set>
  400d34:	e000      	b.n	400d38 <nrf_start_listening+0x28>
  400d36:	bf00      	nop
  400d38:	3708      	adds	r7, #8
  400d3a:	46bd      	mov	sp, r7
  400d3c:	bd80      	pop	{r7, pc}
  400d3e:	bf00      	nop
  400d40:	400e1400 	andmi	r1, lr, r0, lsl #8

00400d44 <nrf_conf>:
  400d44:	b580      	push	{r7, lr}
  400d46:	b084      	sub	sp, #16
  400d48:	af00      	add	r7, sp, #0
  400d4a:	2202      	movs	r2, #2
  400d4c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d50:	482a      	ldr	r0, [pc, #168]	; (400dfc <nrf_conf+0xb8>)
  400d52:	f7ff fa8f 	bl	400274 <gpio_conf>
  400d56:	2202      	movs	r2, #2
  400d58:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400d5c:	4827      	ldr	r0, [pc, #156]	; (400dfc <nrf_conf+0xb8>)
  400d5e:	f7ff fa89 	bl	400274 <gpio_conf>
  400d62:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400d66:	4825      	ldr	r0, [pc, #148]	; (400dfc <nrf_conf+0xb8>)
  400d68:	f7ff fbbc 	bl	4004e4 <gpio_set>
  400d6c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400d70:	4822      	ldr	r0, [pc, #136]	; (400dfc <nrf_conf+0xb8>)
  400d72:	f7ff fbc5 	bl	400500 <gpio_clr>
  400d76:	2300      	movs	r3, #0
  400d78:	60fb      	str	r3, [r7, #12]
  400d7a:	e003      	b.n	400d84 <nrf_conf+0x40>
  400d7c:	bf00      	nop
  400d7e:	68fb      	ldr	r3, [r7, #12]
  400d80:	3301      	adds	r3, #1
  400d82:	60fb      	str	r3, [r7, #12]
  400d84:	68fb      	ldr	r3, [r7, #12]
  400d86:	4a1e      	ldr	r2, [pc, #120]	; (400e00 <nrf_conf+0xbc>)
  400d88:	4293      	cmp	r3, r2
  400d8a:	d9f7      	bls.n	400d7c <nrf_conf+0x38>
  400d8c:	210c      	movs	r1, #12
  400d8e:	2000      	movs	r0, #0
  400d90:	f7ff fea6 	bl	400ae0 <nrf_write_reg_single>
  400d94:	203f      	movs	r0, #63	; 0x3f
  400d96:	f7ff ff71 	bl	400c7c <nrf_enable_autoack>
  400d9a:	2100      	movs	r1, #0
  400d9c:	201d      	movs	r0, #29
  400d9e:	f7ff fe9f 	bl	400ae0 <nrf_write_reg_single>
  400da2:	2100      	movs	r1, #0
  400da4:	201c      	movs	r0, #28
  400da6:	f7ff fe9b 	bl	400ae0 <nrf_write_reg_single>
  400daa:	2170      	movs	r1, #112	; 0x70
  400dac:	2007      	movs	r0, #7
  400dae:	f7ff fe97 	bl	400ae0 <nrf_write_reg_single>
  400db2:	f7ff ff4d 	bl	400c50 <nrf_flush_rx>
  400db6:	f7ff ff35 	bl	400c24 <nrf_flush_tx>
  400dba:	2000      	movs	r0, #0
  400dbc:	f7ff fe30 	bl	400a20 <nrf_read_reg_single>
  400dc0:	4603      	mov	r3, r0
  400dc2:	71fb      	strb	r3, [r7, #7]
  400dc4:	79fb      	ldrb	r3, [r7, #7]
  400dc6:	f043 0302 	orr.w	r3, r3, #2
  400dca:	71fb      	strb	r3, [r7, #7]
  400dcc:	79fb      	ldrb	r3, [r7, #7]
  400dce:	4619      	mov	r1, r3
  400dd0:	2000      	movs	r0, #0
  400dd2:	f7ff fe85 	bl	400ae0 <nrf_write_reg_single>
  400dd6:	2300      	movs	r3, #0
  400dd8:	60bb      	str	r3, [r7, #8]
  400dda:	e002      	b.n	400de2 <nrf_conf+0x9e>
  400ddc:	68bb      	ldr	r3, [r7, #8]
  400dde:	3301      	adds	r3, #1
  400de0:	60bb      	str	r3, [r7, #8]
  400de2:	68bb      	ldr	r3, [r7, #8]
  400de4:	4a07      	ldr	r2, [pc, #28]	; (400e04 <nrf_conf+0xc0>)
  400de6:	4293      	cmp	r3, r2
  400de8:	d9f8      	bls.n	400ddc <nrf_conf+0x98>
  400dea:	2000      	movs	r0, #0
  400dec:	f7ff ff57 	bl	400c9e <nrf_set_mode>
  400df0:	2301      	movs	r3, #1
  400df2:	4618      	mov	r0, r3
  400df4:	3710      	adds	r7, #16
  400df6:	46bd      	mov	sp, r7
  400df8:	bd80      	pop	{r7, pc}
  400dfa:	bf00      	nop
  400dfc:	400e1400 	andmi	r1, lr, r0, lsl #8
  400e00:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
  400e04:	0001869f 	muleq	r1, pc, r6	; <UNPREDICTABLE>

00400e08 <nrf_set_channel>:
  400e08:	b580      	push	{r7, lr}
  400e0a:	b082      	sub	sp, #8
  400e0c:	af00      	add	r7, sp, #0
  400e0e:	4603      	mov	r3, r0
  400e10:	71fb      	strb	r3, [r7, #7]
  400e12:	79fb      	ldrb	r3, [r7, #7]
  400e14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400e18:	71fb      	strb	r3, [r7, #7]
  400e1a:	79fb      	ldrb	r3, [r7, #7]
  400e1c:	4619      	mov	r1, r3
  400e1e:	2005      	movs	r0, #5
  400e20:	f7ff fe5e 	bl	400ae0 <nrf_write_reg_single>
  400e24:	bf00      	nop
  400e26:	3708      	adds	r7, #8
  400e28:	46bd      	mov	sp, r7
  400e2a:	bd80      	pop	{r7, pc}

00400e2c <nrf_set_data_rate>:
  400e2c:	b580      	push	{r7, lr}
  400e2e:	b084      	sub	sp, #16
  400e30:	af00      	add	r7, sp, #0
  400e32:	4603      	mov	r3, r0
  400e34:	71fb      	strb	r3, [r7, #7]
  400e36:	2006      	movs	r0, #6
  400e38:	f7ff fdf2 	bl	400a20 <nrf_read_reg_single>
  400e3c:	4603      	mov	r3, r0
  400e3e:	73fb      	strb	r3, [r7, #15]
  400e40:	7bfb      	ldrb	r3, [r7, #15]
  400e42:	f023 0328 	bic.w	r3, r3, #40	; 0x28
  400e46:	73fb      	strb	r3, [r7, #15]
  400e48:	79fb      	ldrb	r3, [r7, #7]
  400e4a:	2b01      	cmp	r3, #1
  400e4c:	d00e      	beq.n	400e6c <nrf_set_data_rate+0x40>
  400e4e:	2b02      	cmp	r3, #2
  400e50:	d007      	beq.n	400e62 <nrf_set_data_rate+0x36>
  400e52:	2b00      	cmp	r3, #0
  400e54:	d000      	beq.n	400e58 <nrf_set_data_rate+0x2c>
  400e56:	e00f      	b.n	400e78 <nrf_set_data_rate+0x4c>
  400e58:	7bfb      	ldrb	r3, [r7, #15]
  400e5a:	f043 0320 	orr.w	r3, r3, #32
  400e5e:	73fb      	strb	r3, [r7, #15]
  400e60:	e005      	b.n	400e6e <nrf_set_data_rate+0x42>
  400e62:	7bfb      	ldrb	r3, [r7, #15]
  400e64:	f043 0308 	orr.w	r3, r3, #8
  400e68:	73fb      	strb	r3, [r7, #15]
  400e6a:	e000      	b.n	400e6e <nrf_set_data_rate+0x42>
  400e6c:	bf00      	nop
  400e6e:	7bfb      	ldrb	r3, [r7, #15]
  400e70:	4619      	mov	r1, r3
  400e72:	2006      	movs	r0, #6
  400e74:	f7ff fe34 	bl	400ae0 <nrf_write_reg_single>
  400e78:	3710      	adds	r7, #16
  400e7a:	46bd      	mov	sp, r7
  400e7c:	bd80      	pop	{r7, pc}

00400e7e <nrf_set_power_output>:
  400e7e:	b580      	push	{r7, lr}
  400e80:	b084      	sub	sp, #16
  400e82:	af00      	add	r7, sp, #0
  400e84:	4603      	mov	r3, r0
  400e86:	71fb      	strb	r3, [r7, #7]
  400e88:	2006      	movs	r0, #6
  400e8a:	f7ff fdc9 	bl	400a20 <nrf_read_reg_single>
  400e8e:	4603      	mov	r3, r0
  400e90:	73fb      	strb	r3, [r7, #15]
  400e92:	7bfb      	ldrb	r3, [r7, #15]
  400e94:	f023 0306 	bic.w	r3, r3, #6
  400e98:	73fb      	strb	r3, [r7, #15]
  400e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400e9e:	f003 0306 	and.w	r3, r3, #6
  400ea2:	b25a      	sxtb	r2, r3
  400ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400ea8:	4313      	orrs	r3, r2
  400eaa:	b25b      	sxtb	r3, r3
  400eac:	73fb      	strb	r3, [r7, #15]
  400eae:	7bfb      	ldrb	r3, [r7, #15]
  400eb0:	4619      	mov	r1, r3
  400eb2:	2006      	movs	r0, #6
  400eb4:	f7ff fe14 	bl	400ae0 <nrf_write_reg_single>
  400eb8:	bf00      	nop
  400eba:	3710      	adds	r7, #16
  400ebc:	46bd      	mov	sp, r7
  400ebe:	bd80      	pop	{r7, pc}

00400ec0 <nrf_open_reading_pipe>:
  400ec0:	b580      	push	{r7, lr}
  400ec2:	b082      	sub	sp, #8
  400ec4:	af00      	add	r7, sp, #0
  400ec6:	6039      	str	r1, [r7, #0]
  400ec8:	4611      	mov	r1, r2
  400eca:	461a      	mov	r2, r3
  400ecc:	4603      	mov	r3, r0
  400ece:	71fb      	strb	r3, [r7, #7]
  400ed0:	460b      	mov	r3, r1
  400ed2:	71bb      	strb	r3, [r7, #6]
  400ed4:	4613      	mov	r3, r2
  400ed6:	717b      	strb	r3, [r7, #5]
  400ed8:	79fb      	ldrb	r3, [r7, #7]
  400eda:	2b09      	cmp	r3, #9
  400edc:	d802      	bhi.n	400ee4 <nrf_open_reading_pipe+0x24>
  400ede:	79fb      	ldrb	r3, [r7, #7]
  400ee0:	330a      	adds	r3, #10
  400ee2:	71fb      	strb	r3, [r7, #7]
  400ee4:	79fb      	ldrb	r3, [r7, #7]
  400ee6:	f003 030f 	and.w	r3, r3, #15
  400eea:	71fb      	strb	r3, [r7, #7]
  400eec:	79fb      	ldrb	r3, [r7, #7]
  400eee:	2b0b      	cmp	r3, #11
  400ef0:	d902      	bls.n	400ef8 <nrf_open_reading_pipe+0x38>
  400ef2:	79bb      	ldrb	r3, [r7, #6]
  400ef4:	2b01      	cmp	r3, #1
  400ef6:	d80e      	bhi.n	400f16 <nrf_open_reading_pipe+0x56>
  400ef8:	79ba      	ldrb	r2, [r7, #6]
  400efa:	79fb      	ldrb	r3, [r7, #7]
  400efc:	6839      	ldr	r1, [r7, #0]
  400efe:	4618      	mov	r0, r3
  400f00:	f7ff fdb6 	bl	400a70 <nrf_write_reg>
  400f04:	79fb      	ldrb	r3, [r7, #7]
  400f06:	3307      	adds	r3, #7
  400f08:	b2db      	uxtb	r3, r3
  400f0a:	797a      	ldrb	r2, [r7, #5]
  400f0c:	4611      	mov	r1, r2
  400f0e:	4618      	mov	r0, r3
  400f10:	f7ff fde6 	bl	400ae0 <nrf_write_reg_single>
  400f14:	e000      	b.n	400f18 <nrf_open_reading_pipe+0x58>
  400f16:	bf00      	nop
  400f18:	3708      	adds	r7, #8
  400f1a:	46bd      	mov	sp, r7
  400f1c:	bd80      	pop	{r7, pc}

00400f1e <nrf_which_pipe>:
  400f1e:	b580      	push	{r7, lr}
  400f20:	b082      	sub	sp, #8
  400f22:	af00      	add	r7, sp, #0
  400f24:	f7ff fe08 	bl	400b38 <nrf_read_status>
  400f28:	4603      	mov	r3, r0
  400f2a:	71fb      	strb	r3, [r7, #7]
  400f2c:	79fb      	ldrb	r3, [r7, #7]
  400f2e:	085b      	lsrs	r3, r3, #1
  400f30:	b2db      	uxtb	r3, r3
  400f32:	f003 0307 	and.w	r3, r3, #7
  400f36:	b2db      	uxtb	r3, r3
  400f38:	4618      	mov	r0, r3
  400f3a:	3708      	adds	r7, #8
  400f3c:	46bd      	mov	sp, r7
  400f3e:	bd80      	pop	{r7, pc}

00400f40 <nrf_receive_packet>:
  400f40:	b580      	push	{r7, lr}
  400f42:	b084      	sub	sp, #16
  400f44:	af00      	add	r7, sp, #0
  400f46:	6078      	str	r0, [r7, #4]
  400f48:	bf00      	nop
  400f4a:	f000 f81c 	bl	400f86 <nrf_is_data_ready>
  400f4e:	4603      	mov	r3, r0
  400f50:	2b00      	cmp	r3, #0
  400f52:	d0fa      	beq.n	400f4a <nrf_receive_packet+0xa>
  400f54:	f7ff ffe3 	bl	400f1e <nrf_which_pipe>
  400f58:	4603      	mov	r3, r0
  400f5a:	73fb      	strb	r3, [r7, #15]
  400f5c:	f7ff febe 	bl	400cdc <nrf_stop_listening>
  400f60:	7bfb      	ldrb	r3, [r7, #15]
  400f62:	4618      	mov	r0, r3
  400f64:	f7ff fe18 	bl	400b98 <nrf_read_rx_payload>
  400f68:	4603      	mov	r3, r0
  400f6a:	461a      	mov	r2, r3
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	701a      	strb	r2, [r3, #0]
  400f70:	2140      	movs	r1, #64	; 0x40
  400f72:	2007      	movs	r0, #7
  400f74:	f7ff fdb4 	bl	400ae0 <nrf_write_reg_single>
  400f78:	f7ff feca 	bl	400d10 <nrf_start_listening>
  400f7c:	7bfb      	ldrb	r3, [r7, #15]
  400f7e:	4618      	mov	r0, r3
  400f80:	3710      	adds	r7, #16
  400f82:	46bd      	mov	sp, r7
  400f84:	bd80      	pop	{r7, pc}

00400f86 <nrf_is_data_ready>:
  400f86:	b580      	push	{r7, lr}
  400f88:	b082      	sub	sp, #8
  400f8a:	af00      	add	r7, sp, #0
  400f8c:	f7ff fdd4 	bl	400b38 <nrf_read_status>
  400f90:	4603      	mov	r3, r0
  400f92:	71fb      	strb	r3, [r7, #7]
  400f94:	79fb      	ldrb	r3, [r7, #7]
  400f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400f9a:	2b00      	cmp	r3, #0
  400f9c:	d006      	beq.n	400fac <nrf_is_data_ready+0x26>
  400f9e:	f7ff ffbe 	bl	400f1e <nrf_which_pipe>
  400fa2:	4603      	mov	r3, r0
  400fa4:	2b07      	cmp	r3, #7
  400fa6:	d001      	beq.n	400fac <nrf_is_data_ready+0x26>
  400fa8:	2301      	movs	r3, #1
  400faa:	e000      	b.n	400fae <nrf_is_data_ready+0x28>
  400fac:	2300      	movs	r3, #0
  400fae:	4618      	mov	r0, r3
  400fb0:	3708      	adds	r7, #8
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bd80      	pop	{r7, pc}
  400fb6:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400fb8 <NVIC_EnableIRQ>:
  400fb8:	b480      	push	{r7}
  400fba:	b083      	sub	sp, #12
  400fbc:	af00      	add	r7, sp, #0
  400fbe:	4603      	mov	r3, r0
  400fc0:	71fb      	strb	r3, [r7, #7]
  400fc2:	4909      	ldr	r1, [pc, #36]	; (400fe8 <NVIC_EnableIRQ+0x30>)
  400fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fc8:	095b      	lsrs	r3, r3, #5
  400fca:	79fa      	ldrb	r2, [r7, #7]
  400fcc:	f002 021f 	and.w	r2, r2, #31
  400fd0:	2001      	movs	r0, #1
  400fd2:	fa00 f202 	lsl.w	r2, r0, r2
  400fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  400fda:	bf00      	nop
  400fdc:	370c      	adds	r7, #12
  400fde:	46bd      	mov	sp, r7
  400fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	e000e100 	and	lr, r0, r0, lsl #2

00400fec <NVIC_DisableIRQ>:
  400fec:	b480      	push	{r7}
  400fee:	b083      	sub	sp, #12
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	4603      	mov	r3, r0
  400ff4:	71fb      	strb	r3, [r7, #7]
  400ff6:	4909      	ldr	r1, [pc, #36]	; (40101c <NVIC_DisableIRQ+0x30>)
  400ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ffc:	095b      	lsrs	r3, r3, #5
  400ffe:	79fa      	ldrb	r2, [r7, #7]
  401000:	f002 021f 	and.w	r2, r2, #31
  401004:	2001      	movs	r0, #1
  401006:	fa00 f202 	lsl.w	r2, r0, r2
  40100a:	3320      	adds	r3, #32
  40100c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  401010:	bf00      	nop
  401012:	370c      	adds	r7, #12
  401014:	46bd      	mov	sp, r7
  401016:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101a:	4770      	bx	lr
  40101c:	e000e100 	and	lr, r0, r0, lsl #2

00401020 <NVIC_ClearPendingIRQ>:
  401020:	b480      	push	{r7}
  401022:	b083      	sub	sp, #12
  401024:	af00      	add	r7, sp, #0
  401026:	4603      	mov	r3, r0
  401028:	71fb      	strb	r3, [r7, #7]
  40102a:	4909      	ldr	r1, [pc, #36]	; (401050 <NVIC_ClearPendingIRQ+0x30>)
  40102c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401030:	095b      	lsrs	r3, r3, #5
  401032:	79fa      	ldrb	r2, [r7, #7]
  401034:	f002 021f 	and.w	r2, r2, #31
  401038:	2001      	movs	r0, #1
  40103a:	fa00 f202 	lsl.w	r2, r0, r2
  40103e:	3360      	adds	r3, #96	; 0x60
  401040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  401044:	bf00      	nop
  401046:	370c      	adds	r7, #12
  401048:	46bd      	mov	sp, r7
  40104a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104e:	4770      	bx	lr
  401050:	e000e100 	and	lr, r0, r0, lsl #2

00401054 <NVIC_SetPriority>:
  401054:	b480      	push	{r7}
  401056:	b083      	sub	sp, #12
  401058:	af00      	add	r7, sp, #0
  40105a:	4603      	mov	r3, r0
  40105c:	6039      	str	r1, [r7, #0]
  40105e:	71fb      	strb	r3, [r7, #7]
  401060:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401064:	2b00      	cmp	r3, #0
  401066:	da0b      	bge.n	401080 <NVIC_SetPriority+0x2c>
  401068:	490d      	ldr	r1, [pc, #52]	; (4010a0 <NVIC_SetPriority+0x4c>)
  40106a:	79fb      	ldrb	r3, [r7, #7]
  40106c:	f003 030f 	and.w	r3, r3, #15
  401070:	3b04      	subs	r3, #4
  401072:	683a      	ldr	r2, [r7, #0]
  401074:	b2d2      	uxtb	r2, r2
  401076:	0152      	lsls	r2, r2, #5
  401078:	b2d2      	uxtb	r2, r2
  40107a:	440b      	add	r3, r1
  40107c:	761a      	strb	r2, [r3, #24]
  40107e:	e009      	b.n	401094 <NVIC_SetPriority+0x40>
  401080:	4908      	ldr	r1, [pc, #32]	; (4010a4 <NVIC_SetPriority+0x50>)
  401082:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401086:	683a      	ldr	r2, [r7, #0]
  401088:	b2d2      	uxtb	r2, r2
  40108a:	0152      	lsls	r2, r2, #5
  40108c:	b2d2      	uxtb	r2, r2
  40108e:	440b      	add	r3, r1
  401090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  401094:	bf00      	nop
  401096:	370c      	adds	r7, #12
  401098:	46bd      	mov	sp, r7
  40109a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40109e:	4770      	bx	lr
  4010a0:	e000ed00 	and	lr, r0, r0, lsl #26
  4010a4:	e000e100 	and	lr, r0, r0, lsl #2

004010a8 <irq_handler_pwm0>:
  4010a8:	b580      	push	{r7, lr}
  4010aa:	b082      	sub	sp, #8
  4010ac:	af00      	add	r7, sp, #0
  4010ae:	481a      	ldr	r0, [pc, #104]	; (401118 <irq_handler_pwm0+0x70>)
  4010b0:	f7ff fb63 	bl	40077a <pwm_channel_get_interrupt_status>
  4010b4:	6078      	str	r0, [r7, #4]
  4010b6:	687b      	ldr	r3, [r7, #4]
  4010b8:	f003 0301 	and.w	r3, r3, #1
  4010bc:	2b00      	cmp	r3, #0
  4010be:	d027      	beq.n	401110 <irq_handler_pwm0+0x68>
  4010c0:	4b16      	ldr	r3, [pc, #88]	; (40111c <irq_handler_pwm0+0x74>)
  4010c2:	2200      	movs	r2, #0
  4010c4:	601a      	str	r2, [r3, #0]
  4010c6:	4b16      	ldr	r3, [pc, #88]	; (401120 <irq_handler_pwm0+0x78>)
  4010c8:	681b      	ldr	r3, [r3, #0]
  4010ca:	461a      	mov	r2, r3
  4010cc:	4913      	ldr	r1, [pc, #76]	; (40111c <irq_handler_pwm0+0x74>)
  4010ce:	4812      	ldr	r0, [pc, #72]	; (401118 <irq_handler_pwm0+0x70>)
  4010d0:	f7ff fb0c 	bl	4006ec <pwm_channel_update_duty>
  4010d4:	4b11      	ldr	r3, [pc, #68]	; (40111c <irq_handler_pwm0+0x74>)
  4010d6:	2201      	movs	r2, #1
  4010d8:	601a      	str	r2, [r3, #0]
  4010da:	4b12      	ldr	r3, [pc, #72]	; (401124 <irq_handler_pwm0+0x7c>)
  4010dc:	681b      	ldr	r3, [r3, #0]
  4010de:	461a      	mov	r2, r3
  4010e0:	490e      	ldr	r1, [pc, #56]	; (40111c <irq_handler_pwm0+0x74>)
  4010e2:	480d      	ldr	r0, [pc, #52]	; (401118 <irq_handler_pwm0+0x70>)
  4010e4:	f7ff fb02 	bl	4006ec <pwm_channel_update_duty>
  4010e8:	4b0c      	ldr	r3, [pc, #48]	; (40111c <irq_handler_pwm0+0x74>)
  4010ea:	2202      	movs	r2, #2
  4010ec:	601a      	str	r2, [r3, #0]
  4010ee:	4b0e      	ldr	r3, [pc, #56]	; (401128 <irq_handler_pwm0+0x80>)
  4010f0:	681b      	ldr	r3, [r3, #0]
  4010f2:	461a      	mov	r2, r3
  4010f4:	4909      	ldr	r1, [pc, #36]	; (40111c <irq_handler_pwm0+0x74>)
  4010f6:	4808      	ldr	r0, [pc, #32]	; (401118 <irq_handler_pwm0+0x70>)
  4010f8:	f7ff faf8 	bl	4006ec <pwm_channel_update_duty>
  4010fc:	4b07      	ldr	r3, [pc, #28]	; (40111c <irq_handler_pwm0+0x74>)
  4010fe:	2203      	movs	r2, #3
  401100:	601a      	str	r2, [r3, #0]
  401102:	4b0a      	ldr	r3, [pc, #40]	; (40112c <irq_handler_pwm0+0x84>)
  401104:	681b      	ldr	r3, [r3, #0]
  401106:	461a      	mov	r2, r3
  401108:	4904      	ldr	r1, [pc, #16]	; (40111c <irq_handler_pwm0+0x74>)
  40110a:	4803      	ldr	r0, [pc, #12]	; (401118 <irq_handler_pwm0+0x70>)
  40110c:	f7ff faee 	bl	4006ec <pwm_channel_update_duty>
  401110:	bf00      	nop
  401112:	3708      	adds	r7, #8
  401114:	46bd      	mov	sp, r7
  401116:	bd80      	pop	{r7, pc}
  401118:	40020000 	andmi	r0, r2, r0
  40111c:	20400114 	subcs	r0, r0, r4, lsl r1
  401120:	20400000 	subcs	r0, r0, r0
  401124:	20400004 	subcs	r0, r0, r4
  401128:	20400008 	subcs	r0, r0, r8
  40112c:	2040000c 	subcs	r0, r0, ip

00401130 <main>:
  401130:	b580      	push	{r7, lr}
  401132:	b08a      	sub	sp, #40	; 0x28
  401134:	af00      	add	r7, sp, #0
  401136:	4abe      	ldr	r2, [pc, #760]	; (401430 <main+0x300>)
  401138:	4bbd      	ldr	r3, [pc, #756]	; (401430 <main+0x300>)
  40113a:	691b      	ldr	r3, [r3, #16]
  40113c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401140:	6113      	str	r3, [r2, #16]
  401142:	2100      	movs	r1, #0
  401144:	48bb      	ldr	r0, [pc, #748]	; (401434 <main+0x304>)
  401146:	f7ff fb06 	bl	400756 <pwm_channel_disable>
  40114a:	2101      	movs	r1, #1
  40114c:	48b9      	ldr	r0, [pc, #740]	; (401434 <main+0x304>)
  40114e:	f7ff fb02 	bl	400756 <pwm_channel_disable>
  401152:	2102      	movs	r1, #2
  401154:	48b7      	ldr	r0, [pc, #732]	; (401434 <main+0x304>)
  401156:	f7ff fafe 	bl	400756 <pwm_channel_disable>
  40115a:	2103      	movs	r1, #3
  40115c:	48b5      	ldr	r0, [pc, #724]	; (401434 <main+0x304>)
  40115e:	f7ff fafa 	bl	400756 <pwm_channel_disable>
  401162:	4ab5      	ldr	r2, [pc, #724]	; (401438 <main+0x308>)
  401164:	f107 0318 	add.w	r3, r7, #24
  401168:	ca07      	ldmia	r2, {r0, r1, r2}
  40116a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  40116e:	f107 0318 	add.w	r3, r7, #24
  401172:	4619      	mov	r1, r3
  401174:	48af      	ldr	r0, [pc, #700]	; (401434 <main+0x304>)
  401176:	f7ff fa45 	bl	400604 <pwm_init>
  40117a:	4bb0      	ldr	r3, [pc, #704]	; (40143c <main+0x30c>)
  40117c:	2200      	movs	r2, #0
  40117e:	811a      	strh	r2, [r3, #8]
  401180:	4bae      	ldr	r3, [pc, #696]	; (40143c <main+0x30c>)
  401182:	2200      	movs	r2, #0
  401184:	729a      	strb	r2, [r3, #10]
  401186:	4bad      	ldr	r3, [pc, #692]	; (40143c <main+0x30c>)
  401188:	220b      	movs	r2, #11
  40118a:	605a      	str	r2, [r3, #4]
  40118c:	4bab      	ldr	r3, [pc, #684]	; (40143c <main+0x30c>)
  40118e:	f242 1234 	movw	r2, #8500	; 0x2134
  401192:	611a      	str	r2, [r3, #16]
  401194:	4ba9      	ldr	r3, [pc, #676]	; (40143c <main+0x30c>)
  401196:	2200      	movs	r2, #0
  401198:	60da      	str	r2, [r3, #12]
  40119a:	4ba8      	ldr	r3, [pc, #672]	; (40143c <main+0x30c>)
  40119c:	2200      	movs	r2, #0
  40119e:	601a      	str	r2, [r3, #0]
  4011a0:	49a6      	ldr	r1, [pc, #664]	; (40143c <main+0x30c>)
  4011a2:	48a4      	ldr	r0, [pc, #656]	; (401434 <main+0x304>)
  4011a4:	f7ff fa6c 	bl	400680 <pwm_channel_init>
  4011a8:	2200      	movs	r2, #0
  4011aa:	2100      	movs	r1, #0
  4011ac:	48a1      	ldr	r0, [pc, #644]	; (401434 <main+0x304>)
  4011ae:	f7ff faf0 	bl	400792 <pwm_channel_enable_interrupt>
  4011b2:	4ba2      	ldr	r3, [pc, #648]	; (40143c <main+0x30c>)
  4011b4:	2201      	movs	r2, #1
  4011b6:	601a      	str	r2, [r3, #0]
  4011b8:	49a0      	ldr	r1, [pc, #640]	; (40143c <main+0x30c>)
  4011ba:	489e      	ldr	r0, [pc, #632]	; (401434 <main+0x304>)
  4011bc:	f7ff fa60 	bl	400680 <pwm_channel_init>
  4011c0:	2200      	movs	r2, #0
  4011c2:	2101      	movs	r1, #1
  4011c4:	489b      	ldr	r0, [pc, #620]	; (401434 <main+0x304>)
  4011c6:	f7ff fafc 	bl	4007c2 <pwm_channel_disable_interrupt>
  4011ca:	4b9c      	ldr	r3, [pc, #624]	; (40143c <main+0x30c>)
  4011cc:	2202      	movs	r2, #2
  4011ce:	601a      	str	r2, [r3, #0]
  4011d0:	499a      	ldr	r1, [pc, #616]	; (40143c <main+0x30c>)
  4011d2:	4898      	ldr	r0, [pc, #608]	; (401434 <main+0x304>)
  4011d4:	f7ff fa54 	bl	400680 <pwm_channel_init>
  4011d8:	2200      	movs	r2, #0
  4011da:	2102      	movs	r1, #2
  4011dc:	4895      	ldr	r0, [pc, #596]	; (401434 <main+0x304>)
  4011de:	f7ff faf0 	bl	4007c2 <pwm_channel_disable_interrupt>
  4011e2:	4b96      	ldr	r3, [pc, #600]	; (40143c <main+0x30c>)
  4011e4:	2203      	movs	r2, #3
  4011e6:	601a      	str	r2, [r3, #0]
  4011e8:	4994      	ldr	r1, [pc, #592]	; (40143c <main+0x30c>)
  4011ea:	4892      	ldr	r0, [pc, #584]	; (401434 <main+0x304>)
  4011ec:	f7ff fa48 	bl	400680 <pwm_channel_init>
  4011f0:	2200      	movs	r2, #0
  4011f2:	2103      	movs	r1, #3
  4011f4:	488f      	ldr	r0, [pc, #572]	; (401434 <main+0x304>)
  4011f6:	f7ff fae4 	bl	4007c2 <pwm_channel_disable_interrupt>
  4011fa:	201f      	movs	r0, #31
  4011fc:	f7ff fef6 	bl	400fec <NVIC_DisableIRQ>
  401200:	201f      	movs	r0, #31
  401202:	f7ff ff0d 	bl	401020 <NVIC_ClearPendingIRQ>
  401206:	2100      	movs	r1, #0
  401208:	201f      	movs	r0, #31
  40120a:	f7ff ff23 	bl	401054 <NVIC_SetPriority>
  40120e:	201f      	movs	r0, #31
  401210:	f7ff fed2 	bl	400fb8 <NVIC_EnableIRQ>
  401214:	2100      	movs	r1, #0
  401216:	4887      	ldr	r0, [pc, #540]	; (401434 <main+0x304>)
  401218:	f7ff fa8b 	bl	400732 <pwm_channel_enable>
  40121c:	2101      	movs	r1, #1
  40121e:	4885      	ldr	r0, [pc, #532]	; (401434 <main+0x304>)
  401220:	f7ff fa87 	bl	400732 <pwm_channel_enable>
  401224:	2102      	movs	r1, #2
  401226:	4883      	ldr	r0, [pc, #524]	; (401434 <main+0x304>)
  401228:	f7ff fa83 	bl	400732 <pwm_channel_enable>
  40122c:	2103      	movs	r1, #3
  40122e:	4881      	ldr	r0, [pc, #516]	; (401434 <main+0x304>)
  401230:	f7ff fa7f 	bl	400732 <pwm_channel_enable>
  401234:	2202      	movs	r2, #2
  401236:	2108      	movs	r1, #8
  401238:	4881      	ldr	r0, [pc, #516]	; (401440 <main+0x310>)
  40123a:	f7ff f81b 	bl	400274 <gpio_conf>
  40123e:	2202      	movs	r2, #2
  401240:	f44f 7100 	mov.w	r1, #512	; 0x200
  401244:	487e      	ldr	r0, [pc, #504]	; (401440 <main+0x310>)
  401246:	f7ff f815 	bl	400274 <gpio_conf>
  40124a:	2202      	movs	r2, #2
  40124c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401250:	487b      	ldr	r0, [pc, #492]	; (401440 <main+0x310>)
  401252:	f7ff f80f 	bl	400274 <gpio_conf>
  401256:	2202      	movs	r2, #2
  401258:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  40125c:	4878      	ldr	r0, [pc, #480]	; (401440 <main+0x310>)
  40125e:	f7ff f809 	bl	400274 <gpio_conf>
  401262:	2202      	movs	r2, #2
  401264:	2104      	movs	r1, #4
  401266:	4876      	ldr	r0, [pc, #472]	; (401440 <main+0x310>)
  401268:	f7ff f804 	bl	400274 <gpio_conf>
  40126c:	2202      	movs	r2, #2
  40126e:	f44f 7180 	mov.w	r1, #256	; 0x100
  401272:	4873      	ldr	r0, [pc, #460]	; (401440 <main+0x310>)
  401274:	f7fe fffe 	bl	400274 <gpio_conf>
  401278:	2202      	movs	r2, #2
  40127a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40127e:	4870      	ldr	r0, [pc, #448]	; (401440 <main+0x310>)
  401280:	f7fe fff8 	bl	400274 <gpio_conf>
  401284:	2202      	movs	r2, #2
  401286:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40128a:	486d      	ldr	r0, [pc, #436]	; (401440 <main+0x310>)
  40128c:	f7fe fff2 	bl	400274 <gpio_conf>
  401290:	2200      	movs	r2, #0
  401292:	2101      	movs	r1, #1
  401294:	486b      	ldr	r0, [pc, #428]	; (401444 <main+0x314>)
  401296:	f7ff f941 	bl	40051c <gpio_set_alt>
  40129a:	2201      	movs	r2, #1
  40129c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4012a0:	4868      	ldr	r0, [pc, #416]	; (401444 <main+0x314>)
  4012a2:	f7ff f93b 	bl	40051c <gpio_set_alt>
  4012a6:	2201      	movs	r2, #1
  4012a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4012ac:	4865      	ldr	r0, [pc, #404]	; (401444 <main+0x314>)
  4012ae:	f7ff f935 	bl	40051c <gpio_set_alt>
  4012b2:	2201      	movs	r2, #1
  4012b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4012b8:	4861      	ldr	r0, [pc, #388]	; (401440 <main+0x310>)
  4012ba:	f7ff f92f 	bl	40051c <gpio_set_alt>
  4012be:	2108      	movs	r1, #8
  4012c0:	485f      	ldr	r0, [pc, #380]	; (401440 <main+0x310>)
  4012c2:	f7ff f90f 	bl	4004e4 <gpio_set>
  4012c6:	f44f 7100 	mov.w	r1, #512	; 0x200
  4012ca:	485d      	ldr	r0, [pc, #372]	; (401440 <main+0x310>)
  4012cc:	f7ff f90a 	bl	4004e4 <gpio_set>
  4012d0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4012d4:	485a      	ldr	r0, [pc, #360]	; (401440 <main+0x310>)
  4012d6:	f7ff f905 	bl	4004e4 <gpio_set>
  4012da:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4012de:	4858      	ldr	r0, [pc, #352]	; (401440 <main+0x310>)
  4012e0:	f7ff f900 	bl	4004e4 <gpio_set>
  4012e4:	2202      	movs	r2, #2
  4012e6:	2101      	movs	r1, #1
  4012e8:	4857      	ldr	r0, [pc, #348]	; (401448 <main+0x318>)
  4012ea:	f7fe ffc3 	bl	400274 <gpio_conf>
  4012ee:	2101      	movs	r1, #1
  4012f0:	4855      	ldr	r0, [pc, #340]	; (401448 <main+0x318>)
  4012f2:	f7ff f8f7 	bl	4004e4 <gpio_set>
  4012f6:	2300      	movs	r3, #0
  4012f8:	60bb      	str	r3, [r7, #8]
  4012fa:	e002      	b.n	401302 <main+0x1d2>
  4012fc:	68bb      	ldr	r3, [r7, #8]
  4012fe:	3301      	adds	r3, #1
  401300:	60bb      	str	r3, [r7, #8]
  401302:	68bb      	ldr	r3, [r7, #8]
  401304:	4a51      	ldr	r2, [pc, #324]	; (40144c <main+0x31c>)
  401306:	4293      	cmp	r3, r2
  401308:	d9f8      	bls.n	4012fc <main+0x1cc>
  40130a:	2101      	movs	r1, #1
  40130c:	484e      	ldr	r0, [pc, #312]	; (401448 <main+0x318>)
  40130e:	f7ff f8f7 	bl	400500 <gpio_clr>
  401312:	2300      	movs	r3, #0
  401314:	607b      	str	r3, [r7, #4]
  401316:	e002      	b.n	40131e <main+0x1ee>
  401318:	687b      	ldr	r3, [r7, #4]
  40131a:	3301      	adds	r3, #1
  40131c:	607b      	str	r3, [r7, #4]
  40131e:	687b      	ldr	r3, [r7, #4]
  401320:	4a4a      	ldr	r2, [pc, #296]	; (40144c <main+0x31c>)
  401322:	4293      	cmp	r3, r2
  401324:	d9f8      	bls.n	401318 <main+0x1e8>
  401326:	2202      	movs	r2, #2
  401328:	2101      	movs	r1, #1
  40132a:	4847      	ldr	r0, [pc, #284]	; (401448 <main+0x318>)
  40132c:	f7fe ffa2 	bl	400274 <gpio_conf>
  401330:	2202      	movs	r2, #2
  401332:	2102      	movs	r1, #2
  401334:	4844      	ldr	r0, [pc, #272]	; (401448 <main+0x318>)
  401336:	f7fe ff9d 	bl	400274 <gpio_conf>
  40133a:	2202      	movs	r2, #2
  40133c:	2104      	movs	r1, #4
  40133e:	4842      	ldr	r0, [pc, #264]	; (401448 <main+0x318>)
  401340:	f7fe ff98 	bl	400274 <gpio_conf>
  401344:	2202      	movs	r2, #2
  401346:	2108      	movs	r1, #8
  401348:	483f      	ldr	r0, [pc, #252]	; (401448 <main+0x318>)
  40134a:	f7fe ff93 	bl	400274 <gpio_conf>
  40134e:	220a      	movs	r2, #10
  401350:	493f      	ldr	r1, [pc, #252]	; (401450 <main+0x320>)
  401352:	4840      	ldr	r0, [pc, #256]	; (401454 <main+0x324>)
  401354:	f7ff fa4e 	bl	4007f4 <spi_conf>
  401358:	f7ff fcf4 	bl	400d44 <nrf_conf>
  40135c:	2001      	movs	r0, #1
  40135e:	f7ff fc9e 	bl	400c9e <nrf_set_mode>
  401362:	201f      	movs	r0, #31
  401364:	f7ff fd50 	bl	400e08 <nrf_set_channel>
  401368:	2001      	movs	r0, #1
  40136a:	f7ff fd5f 	bl	400e2c <nrf_set_data_rate>
  40136e:	2006      	movs	r0, #6
  401370:	f7ff fd85 	bl	400e7e <nrf_set_power_output>
  401374:	4a38      	ldr	r2, [pc, #224]	; (401458 <main+0x328>)
  401376:	f107 0310 	add.w	r3, r7, #16
  40137a:	e892 0003 	ldmia.w	r2, {r0, r1}
  40137e:	6018      	str	r0, [r3, #0]
  401380:	3304      	adds	r3, #4
  401382:	7019      	strb	r1, [r3, #0]
  401384:	f107 0110 	add.w	r1, r7, #16
  401388:	2301      	movs	r3, #1
  40138a:	2205      	movs	r2, #5
  40138c:	2001      	movs	r0, #1
  40138e:	f7ff fd97 	bl	400ec0 <nrf_open_reading_pipe>
  401392:	f7ff fcbd 	bl	400d10 <nrf_start_listening>
  401396:	2300      	movs	r3, #0
  401398:	60fb      	str	r3, [r7, #12]
  40139a:	bf00      	nop
  40139c:	f7ff fdf3 	bl	400f86 <nrf_is_data_ready>
  4013a0:	4603      	mov	r3, r0
  4013a2:	2b00      	cmp	r3, #0
  4013a4:	d0fa      	beq.n	40139c <main+0x26c>
  4013a6:	2300      	movs	r3, #0
  4013a8:	70fb      	strb	r3, [r7, #3]
  4013aa:	1cfb      	adds	r3, r7, #3
  4013ac:	4618      	mov	r0, r3
  4013ae:	f7ff fdc7 	bl	400f40 <nrf_receive_packet>
  4013b2:	4603      	mov	r3, r0
  4013b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  4013b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4013bc:	4618      	mov	r0, r3
  4013be:	f7ff fbd7 	bl	400b70 <nrf_rx_pipe_size>
  4013c2:	78fb      	ldrb	r3, [r7, #3]
  4013c4:	461a      	mov	r2, r3
  4013c6:	4b25      	ldr	r3, [pc, #148]	; (40145c <main+0x32c>)
  4013c8:	5c9b      	ldrb	r3, [r3, r2]
  4013ca:	2b31      	cmp	r3, #49	; 0x31
  4013cc:	d104      	bne.n	4013d8 <main+0x2a8>
  4013ce:	7b3b      	ldrb	r3, [r7, #12]
  4013d0:	f1c3 030a 	rsb	r3, r3, #10
  4013d4:	b2db      	uxtb	r3, r3
  4013d6:	733b      	strb	r3, [r7, #12]
  4013d8:	78fb      	ldrb	r3, [r7, #3]
  4013da:	461a      	mov	r2, r3
  4013dc:	4b1f      	ldr	r3, [pc, #124]	; (40145c <main+0x32c>)
  4013de:	5c9b      	ldrb	r3, [r3, r2]
  4013e0:	2b32      	cmp	r3, #50	; 0x32
  4013e2:	d104      	bne.n	4013ee <main+0x2be>
  4013e4:	7b7b      	ldrb	r3, [r7, #13]
  4013e6:	f1c3 030a 	rsb	r3, r3, #10
  4013ea:	b2db      	uxtb	r3, r3
  4013ec:	737b      	strb	r3, [r7, #13]
  4013ee:	78fb      	ldrb	r3, [r7, #3]
  4013f0:	461a      	mov	r2, r3
  4013f2:	4b1a      	ldr	r3, [pc, #104]	; (40145c <main+0x32c>)
  4013f4:	5c9b      	ldrb	r3, [r3, r2]
  4013f6:	2b33      	cmp	r3, #51	; 0x33
  4013f8:	d104      	bne.n	401404 <main+0x2d4>
  4013fa:	7bbb      	ldrb	r3, [r7, #14]
  4013fc:	f1c3 030a 	rsb	r3, r3, #10
  401400:	b2db      	uxtb	r3, r3
  401402:	73bb      	strb	r3, [r7, #14]
  401404:	78fb      	ldrb	r3, [r7, #3]
  401406:	461a      	mov	r2, r3
  401408:	4b14      	ldr	r3, [pc, #80]	; (40145c <main+0x32c>)
  40140a:	5c9b      	ldrb	r3, [r3, r2]
  40140c:	2b34      	cmp	r3, #52	; 0x34
  40140e:	d104      	bne.n	40141a <main+0x2ea>
  401410:	7bfb      	ldrb	r3, [r7, #15]
  401412:	f1c3 030a 	rsb	r3, r3, #10
  401416:	b2db      	uxtb	r3, r3
  401418:	73fb      	strb	r3, [r7, #15]
  40141a:	7b3b      	ldrb	r3, [r7, #12]
  40141c:	4618      	mov	r0, r3
  40141e:	7b7b      	ldrb	r3, [r7, #13]
  401420:	4619      	mov	r1, r3
  401422:	7bbb      	ldrb	r3, [r7, #14]
  401424:	461a      	mov	r2, r3
  401426:	7bfb      	ldrb	r3, [r7, #15]
  401428:	f000 f81a 	bl	401460 <motorsMovementSpeed>
  40142c:	e7b5      	b.n	40139a <main+0x26a>
  40142e:	bf00      	nop
  401430:	400e0600 	andmi	r0, lr, r0, lsl #12
  401434:	40020000 	andmi	r0, r2, r0
  401438:	00401788 	subeq	r1, r0, r8, lsl #15
  40143c:	20400114 	subcs	r0, r0, r4, lsl r1
  401440:	400e1200 	andmi	r1, lr, r0, lsl #4
  401444:	400e0e00 	andmi	r0, lr, r0, lsl #28
  401448:	400e1000 	andmi	r1, lr, r0
  40144c:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
  401450:	000f4240 	andeq	r4, pc, r0, asr #4
  401454:	40008000 	andmi	r8, r0, r0
  401458:	00401794 	umaaleq	r1, r0, r4, r7
  40145c:	20400014 	subcs	r0, r0, r4, lsl r0

00401460 <motorsMovementSpeed>:
  401460:	b580      	push	{r7, lr}
  401462:	b084      	sub	sp, #16
  401464:	af00      	add	r7, sp, #0
  401466:	60f8      	str	r0, [r7, #12]
  401468:	60b9      	str	r1, [r7, #8]
  40146a:	607a      	str	r2, [r7, #4]
  40146c:	603b      	str	r3, [r7, #0]
  40146e:	68fb      	ldr	r3, [r7, #12]
  401470:	f113 0f64 	cmn.w	r3, #100	; 0x64
  401474:	bfb4      	ite	lt
  401476:	2301      	movlt	r3, #1
  401478:	2300      	movge	r3, #0
  40147a:	b2da      	uxtb	r2, r3
  40147c:	68fb      	ldr	r3, [r7, #12]
  40147e:	2b64      	cmp	r3, #100	; 0x64
  401480:	bfcc      	ite	gt
  401482:	2301      	movgt	r3, #1
  401484:	2300      	movle	r3, #0
  401486:	b2db      	uxtb	r3, r3
  401488:	4313      	orrs	r3, r2
  40148a:	b2db      	uxtb	r3, r3
  40148c:	461a      	mov	r2, r3
  40148e:	683b      	ldr	r3, [r7, #0]
  401490:	f113 0f64 	cmn.w	r3, #100	; 0x64
  401494:	bfb4      	ite	lt
  401496:	2301      	movlt	r3, #1
  401498:	2300      	movge	r3, #0
  40149a:	b2db      	uxtb	r3, r3
  40149c:	4313      	orrs	r3, r2
  40149e:	683a      	ldr	r2, [r7, #0]
  4014a0:	2a64      	cmp	r2, #100	; 0x64
  4014a2:	bfcc      	ite	gt
  4014a4:	2201      	movgt	r2, #1
  4014a6:	2200      	movle	r2, #0
  4014a8:	b2d2      	uxtb	r2, r2
  4014aa:	4313      	orrs	r3, r2
  4014ac:	68ba      	ldr	r2, [r7, #8]
  4014ae:	f112 0f64 	cmn.w	r2, #100	; 0x64
  4014b2:	bfb4      	ite	lt
  4014b4:	2201      	movlt	r2, #1
  4014b6:	2200      	movge	r2, #0
  4014b8:	b2d2      	uxtb	r2, r2
  4014ba:	4313      	orrs	r3, r2
  4014bc:	68ba      	ldr	r2, [r7, #8]
  4014be:	2a64      	cmp	r2, #100	; 0x64
  4014c0:	bfcc      	ite	gt
  4014c2:	2201      	movgt	r2, #1
  4014c4:	2200      	movle	r2, #0
  4014c6:	b2d2      	uxtb	r2, r2
  4014c8:	4313      	orrs	r3, r2
  4014ca:	687a      	ldr	r2, [r7, #4]
  4014cc:	f112 0f64 	cmn.w	r2, #100	; 0x64
  4014d0:	bfb4      	ite	lt
  4014d2:	2201      	movlt	r2, #1
  4014d4:	2200      	movge	r2, #0
  4014d6:	b2d2      	uxtb	r2, r2
  4014d8:	4313      	orrs	r3, r2
  4014da:	68ba      	ldr	r2, [r7, #8]
  4014dc:	2a64      	cmp	r2, #100	; 0x64
  4014de:	bfcc      	ite	gt
  4014e0:	2201      	movgt	r2, #1
  4014e2:	2200      	movle	r2, #0
  4014e4:	b2d2      	uxtb	r2, r2
  4014e6:	4313      	orrs	r3, r2
  4014e8:	2b00      	cmp	r3, #0
  4014ea:	d00b      	beq.n	401504 <motorsMovementSpeed+0xa4>
  4014ec:	4b94      	ldr	r3, [pc, #592]	; (401740 <motorsMovementSpeed+0x2e0>)
  4014ee:	2200      	movs	r2, #0
  4014f0:	601a      	str	r2, [r3, #0]
  4014f2:	4b94      	ldr	r3, [pc, #592]	; (401744 <motorsMovementSpeed+0x2e4>)
  4014f4:	2200      	movs	r2, #0
  4014f6:	601a      	str	r2, [r3, #0]
  4014f8:	4b93      	ldr	r3, [pc, #588]	; (401748 <motorsMovementSpeed+0x2e8>)
  4014fa:	2200      	movs	r2, #0
  4014fc:	601a      	str	r2, [r3, #0]
  4014fe:	4b93      	ldr	r3, [pc, #588]	; (40174c <motorsMovementSpeed+0x2ec>)
  401500:	2200      	movs	r2, #0
  401502:	601a      	str	r2, [r3, #0]
  401504:	68fb      	ldr	r3, [r7, #12]
  401506:	2b00      	cmp	r3, #0
  401508:	dd13      	ble.n	401532 <motorsMovementSpeed+0xd2>
  40150a:	2104      	movs	r1, #4
  40150c:	4890      	ldr	r0, [pc, #576]	; (401750 <motorsMovementSpeed+0x2f0>)
  40150e:	f7fe fff7 	bl	400500 <gpio_clr>
  401512:	68fb      	ldr	r3, [r7, #12]
  401514:	4a8f      	ldr	r2, [pc, #572]	; (401754 <motorsMovementSpeed+0x2f4>)
  401516:	fb02 f303 	mul.w	r3, r2, r3
  40151a:	4a8f      	ldr	r2, [pc, #572]	; (401758 <motorsMovementSpeed+0x2f8>)
  40151c:	fb82 1203 	smull	r1, r2, r2, r3
  401520:	1152      	asrs	r2, r2, #5
  401522:	17db      	asrs	r3, r3, #31
  401524:	1ad2      	subs	r2, r2, r3
  401526:	f242 1334 	movw	r3, #8500	; 0x2134
  40152a:	4413      	add	r3, r2
  40152c:	4a84      	ldr	r2, [pc, #528]	; (401740 <motorsMovementSpeed+0x2e0>)
  40152e:	6013      	str	r3, [r2, #0]
  401530:	e02c      	b.n	40158c <motorsMovementSpeed+0x12c>
  401532:	68fb      	ldr	r3, [r7, #12]
  401534:	2b00      	cmp	r3, #0
  401536:	da16      	bge.n	401566 <motorsMovementSpeed+0x106>
  401538:	2104      	movs	r1, #4
  40153a:	4885      	ldr	r0, [pc, #532]	; (401750 <motorsMovementSpeed+0x2f0>)
  40153c:	f7fe ffd2 	bl	4004e4 <gpio_set>
  401540:	68fb      	ldr	r3, [r7, #12]
  401542:	425b      	negs	r3, r3
  401544:	60fb      	str	r3, [r7, #12]
  401546:	68fb      	ldr	r3, [r7, #12]
  401548:	4a82      	ldr	r2, [pc, #520]	; (401754 <motorsMovementSpeed+0x2f4>)
  40154a:	fb02 f303 	mul.w	r3, r2, r3
  40154e:	4a82      	ldr	r2, [pc, #520]	; (401758 <motorsMovementSpeed+0x2f8>)
  401550:	fb82 1203 	smull	r1, r2, r2, r3
  401554:	1152      	asrs	r2, r2, #5
  401556:	17db      	asrs	r3, r3, #31
  401558:	1ad2      	subs	r2, r2, r3
  40155a:	f242 1334 	movw	r3, #8500	; 0x2134
  40155e:	4413      	add	r3, r2
  401560:	4a77      	ldr	r2, [pc, #476]	; (401740 <motorsMovementSpeed+0x2e0>)
  401562:	6013      	str	r3, [r2, #0]
  401564:	e012      	b.n	40158c <motorsMovementSpeed+0x12c>
  401566:	2104      	movs	r1, #4
  401568:	4879      	ldr	r0, [pc, #484]	; (401750 <motorsMovementSpeed+0x2f0>)
  40156a:	f7fe ffc9 	bl	400500 <gpio_clr>
  40156e:	68fb      	ldr	r3, [r7, #12]
  401570:	4a78      	ldr	r2, [pc, #480]	; (401754 <motorsMovementSpeed+0x2f4>)
  401572:	fb02 f303 	mul.w	r3, r2, r3
  401576:	4a78      	ldr	r2, [pc, #480]	; (401758 <motorsMovementSpeed+0x2f8>)
  401578:	fb82 1203 	smull	r1, r2, r2, r3
  40157c:	1152      	asrs	r2, r2, #5
  40157e:	17db      	asrs	r3, r3, #31
  401580:	1ad2      	subs	r2, r2, r3
  401582:	f242 1334 	movw	r3, #8500	; 0x2134
  401586:	4413      	add	r3, r2
  401588:	4a6d      	ldr	r2, [pc, #436]	; (401740 <motorsMovementSpeed+0x2e0>)
  40158a:	6013      	str	r3, [r2, #0]
  40158c:	68bb      	ldr	r3, [r7, #8]
  40158e:	2b00      	cmp	r3, #0
  401590:	dd14      	ble.n	4015bc <motorsMovementSpeed+0x15c>
  401592:	f44f 7180 	mov.w	r1, #256	; 0x100
  401596:	486e      	ldr	r0, [pc, #440]	; (401750 <motorsMovementSpeed+0x2f0>)
  401598:	f7fe ffb2 	bl	400500 <gpio_clr>
  40159c:	68bb      	ldr	r3, [r7, #8]
  40159e:	4a6d      	ldr	r2, [pc, #436]	; (401754 <motorsMovementSpeed+0x2f4>)
  4015a0:	fb02 f303 	mul.w	r3, r2, r3
  4015a4:	4a6c      	ldr	r2, [pc, #432]	; (401758 <motorsMovementSpeed+0x2f8>)
  4015a6:	fb82 1203 	smull	r1, r2, r2, r3
  4015aa:	1152      	asrs	r2, r2, #5
  4015ac:	17db      	asrs	r3, r3, #31
  4015ae:	1ad2      	subs	r2, r2, r3
  4015b0:	f242 1334 	movw	r3, #8500	; 0x2134
  4015b4:	4413      	add	r3, r2
  4015b6:	4a63      	ldr	r2, [pc, #396]	; (401744 <motorsMovementSpeed+0x2e4>)
  4015b8:	6013      	str	r3, [r2, #0]
  4015ba:	e02e      	b.n	40161a <motorsMovementSpeed+0x1ba>
  4015bc:	68bb      	ldr	r3, [r7, #8]
  4015be:	2b00      	cmp	r3, #0
  4015c0:	da17      	bge.n	4015f2 <motorsMovementSpeed+0x192>
  4015c2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4015c6:	4862      	ldr	r0, [pc, #392]	; (401750 <motorsMovementSpeed+0x2f0>)
  4015c8:	f7fe ff8c 	bl	4004e4 <gpio_set>
  4015cc:	68bb      	ldr	r3, [r7, #8]
  4015ce:	425b      	negs	r3, r3
  4015d0:	60bb      	str	r3, [r7, #8]
  4015d2:	68bb      	ldr	r3, [r7, #8]
  4015d4:	4a5f      	ldr	r2, [pc, #380]	; (401754 <motorsMovementSpeed+0x2f4>)
  4015d6:	fb02 f303 	mul.w	r3, r2, r3
  4015da:	4a5f      	ldr	r2, [pc, #380]	; (401758 <motorsMovementSpeed+0x2f8>)
  4015dc:	fb82 1203 	smull	r1, r2, r2, r3
  4015e0:	1152      	asrs	r2, r2, #5
  4015e2:	17db      	asrs	r3, r3, #31
  4015e4:	1ad2      	subs	r2, r2, r3
  4015e6:	f242 1334 	movw	r3, #8500	; 0x2134
  4015ea:	4413      	add	r3, r2
  4015ec:	4a55      	ldr	r2, [pc, #340]	; (401744 <motorsMovementSpeed+0x2e4>)
  4015ee:	6013      	str	r3, [r2, #0]
  4015f0:	e013      	b.n	40161a <motorsMovementSpeed+0x1ba>
  4015f2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4015f6:	4856      	ldr	r0, [pc, #344]	; (401750 <motorsMovementSpeed+0x2f0>)
  4015f8:	f7fe ff82 	bl	400500 <gpio_clr>
  4015fc:	68bb      	ldr	r3, [r7, #8]
  4015fe:	4a55      	ldr	r2, [pc, #340]	; (401754 <motorsMovementSpeed+0x2f4>)
  401600:	fb02 f303 	mul.w	r3, r2, r3
  401604:	4a54      	ldr	r2, [pc, #336]	; (401758 <motorsMovementSpeed+0x2f8>)
  401606:	fb82 1203 	smull	r1, r2, r2, r3
  40160a:	1152      	asrs	r2, r2, #5
  40160c:	17db      	asrs	r3, r3, #31
  40160e:	1ad2      	subs	r2, r2, r3
  401610:	f242 1334 	movw	r3, #8500	; 0x2134
  401614:	4413      	add	r3, r2
  401616:	4a4b      	ldr	r2, [pc, #300]	; (401744 <motorsMovementSpeed+0x2e4>)
  401618:	6013      	str	r3, [r2, #0]
  40161a:	687b      	ldr	r3, [r7, #4]
  40161c:	2b00      	cmp	r3, #0
  40161e:	dd14      	ble.n	40164a <motorsMovementSpeed+0x1ea>
  401620:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401624:	484a      	ldr	r0, [pc, #296]	; (401750 <motorsMovementSpeed+0x2f0>)
  401626:	f7fe ff6b 	bl	400500 <gpio_clr>
  40162a:	687b      	ldr	r3, [r7, #4]
  40162c:	4a49      	ldr	r2, [pc, #292]	; (401754 <motorsMovementSpeed+0x2f4>)
  40162e:	fb02 f303 	mul.w	r3, r2, r3
  401632:	4a49      	ldr	r2, [pc, #292]	; (401758 <motorsMovementSpeed+0x2f8>)
  401634:	fb82 1203 	smull	r1, r2, r2, r3
  401638:	1152      	asrs	r2, r2, #5
  40163a:	17db      	asrs	r3, r3, #31
  40163c:	1ad2      	subs	r2, r2, r3
  40163e:	f242 1334 	movw	r3, #8500	; 0x2134
  401642:	4413      	add	r3, r2
  401644:	4a40      	ldr	r2, [pc, #256]	; (401748 <motorsMovementSpeed+0x2e8>)
  401646:	6013      	str	r3, [r2, #0]
  401648:	e02e      	b.n	4016a8 <motorsMovementSpeed+0x248>
  40164a:	687b      	ldr	r3, [r7, #4]
  40164c:	2b00      	cmp	r3, #0
  40164e:	da17      	bge.n	401680 <motorsMovementSpeed+0x220>
  401650:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401654:	483e      	ldr	r0, [pc, #248]	; (401750 <motorsMovementSpeed+0x2f0>)
  401656:	f7fe ff45 	bl	4004e4 <gpio_set>
  40165a:	687b      	ldr	r3, [r7, #4]
  40165c:	425b      	negs	r3, r3
  40165e:	607b      	str	r3, [r7, #4]
  401660:	687b      	ldr	r3, [r7, #4]
  401662:	4a3c      	ldr	r2, [pc, #240]	; (401754 <motorsMovementSpeed+0x2f4>)
  401664:	fb02 f303 	mul.w	r3, r2, r3
  401668:	4a3b      	ldr	r2, [pc, #236]	; (401758 <motorsMovementSpeed+0x2f8>)
  40166a:	fb82 1203 	smull	r1, r2, r2, r3
  40166e:	1152      	asrs	r2, r2, #5
  401670:	17db      	asrs	r3, r3, #31
  401672:	1ad2      	subs	r2, r2, r3
  401674:	f242 1334 	movw	r3, #8500	; 0x2134
  401678:	4413      	add	r3, r2
  40167a:	4a33      	ldr	r2, [pc, #204]	; (401748 <motorsMovementSpeed+0x2e8>)
  40167c:	6013      	str	r3, [r2, #0]
  40167e:	e013      	b.n	4016a8 <motorsMovementSpeed+0x248>
  401680:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401684:	4832      	ldr	r0, [pc, #200]	; (401750 <motorsMovementSpeed+0x2f0>)
  401686:	f7fe ff3b 	bl	400500 <gpio_clr>
  40168a:	687b      	ldr	r3, [r7, #4]
  40168c:	4a31      	ldr	r2, [pc, #196]	; (401754 <motorsMovementSpeed+0x2f4>)
  40168e:	fb02 f303 	mul.w	r3, r2, r3
  401692:	4a31      	ldr	r2, [pc, #196]	; (401758 <motorsMovementSpeed+0x2f8>)
  401694:	fb82 1203 	smull	r1, r2, r2, r3
  401698:	1152      	asrs	r2, r2, #5
  40169a:	17db      	asrs	r3, r3, #31
  40169c:	1ad2      	subs	r2, r2, r3
  40169e:	f242 1334 	movw	r3, #8500	; 0x2134
  4016a2:	4413      	add	r3, r2
  4016a4:	4a28      	ldr	r2, [pc, #160]	; (401748 <motorsMovementSpeed+0x2e8>)
  4016a6:	6013      	str	r3, [r2, #0]
  4016a8:	683b      	ldr	r3, [r7, #0]
  4016aa:	2b00      	cmp	r3, #0
  4016ac:	dd14      	ble.n	4016d8 <motorsMovementSpeed+0x278>
  4016ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4016b2:	4827      	ldr	r0, [pc, #156]	; (401750 <motorsMovementSpeed+0x2f0>)
  4016b4:	f7fe ff24 	bl	400500 <gpio_clr>
  4016b8:	683b      	ldr	r3, [r7, #0]
  4016ba:	4a26      	ldr	r2, [pc, #152]	; (401754 <motorsMovementSpeed+0x2f4>)
  4016bc:	fb02 f303 	mul.w	r3, r2, r3
  4016c0:	4a25      	ldr	r2, [pc, #148]	; (401758 <motorsMovementSpeed+0x2f8>)
  4016c2:	fb82 1203 	smull	r1, r2, r2, r3
  4016c6:	1152      	asrs	r2, r2, #5
  4016c8:	17db      	asrs	r3, r3, #31
  4016ca:	1ad2      	subs	r2, r2, r3
  4016cc:	f242 1334 	movw	r3, #8500	; 0x2134
  4016d0:	4413      	add	r3, r2
  4016d2:	4a1e      	ldr	r2, [pc, #120]	; (40174c <motorsMovementSpeed+0x2ec>)
  4016d4:	6013      	str	r3, [r2, #0]
  4016d6:	e02f      	b.n	401738 <motorsMovementSpeed+0x2d8>
  4016d8:	683b      	ldr	r3, [r7, #0]
  4016da:	2b00      	cmp	r3, #0
  4016dc:	da17      	bge.n	40170e <motorsMovementSpeed+0x2ae>
  4016de:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4016e2:	481b      	ldr	r0, [pc, #108]	; (401750 <motorsMovementSpeed+0x2f0>)
  4016e4:	f7fe fefe 	bl	4004e4 <gpio_set>
  4016e8:	683b      	ldr	r3, [r7, #0]
  4016ea:	425b      	negs	r3, r3
  4016ec:	603b      	str	r3, [r7, #0]
  4016ee:	683b      	ldr	r3, [r7, #0]
  4016f0:	4a18      	ldr	r2, [pc, #96]	; (401754 <motorsMovementSpeed+0x2f4>)
  4016f2:	fb02 f303 	mul.w	r3, r2, r3
  4016f6:	4a18      	ldr	r2, [pc, #96]	; (401758 <motorsMovementSpeed+0x2f8>)
  4016f8:	fb82 1203 	smull	r1, r2, r2, r3
  4016fc:	1152      	asrs	r2, r2, #5
  4016fe:	17db      	asrs	r3, r3, #31
  401700:	1ad2      	subs	r2, r2, r3
  401702:	f242 1334 	movw	r3, #8500	; 0x2134
  401706:	4413      	add	r3, r2
  401708:	4a10      	ldr	r2, [pc, #64]	; (40174c <motorsMovementSpeed+0x2ec>)
  40170a:	6013      	str	r3, [r2, #0]
  40170c:	e014      	b.n	401738 <motorsMovementSpeed+0x2d8>
  40170e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401712:	480f      	ldr	r0, [pc, #60]	; (401750 <motorsMovementSpeed+0x2f0>)
  401714:	f7fe fef4 	bl	400500 <gpio_clr>
  401718:	683b      	ldr	r3, [r7, #0]
  40171a:	4a0e      	ldr	r2, [pc, #56]	; (401754 <motorsMovementSpeed+0x2f4>)
  40171c:	fb02 f303 	mul.w	r3, r2, r3
  401720:	4a0d      	ldr	r2, [pc, #52]	; (401758 <motorsMovementSpeed+0x2f8>)
  401722:	fb82 1203 	smull	r1, r2, r2, r3
  401726:	1152      	asrs	r2, r2, #5
  401728:	17db      	asrs	r3, r3, #31
  40172a:	1ad2      	subs	r2, r2, r3
  40172c:	f242 1334 	movw	r3, #8500	; 0x2134
  401730:	4413      	add	r3, r2
  401732:	4a06      	ldr	r2, [pc, #24]	; (40174c <motorsMovementSpeed+0x2ec>)
  401734:	6013      	str	r3, [r2, #0]
  401736:	bf00      	nop
  401738:	3710      	adds	r7, #16
  40173a:	46bd      	mov	sp, r7
  40173c:	bd80      	pop	{r7, pc}
  40173e:	bf00      	nop
  401740:	20400000 	subcs	r0, r0, r0
  401744:	20400004 	subcs	r0, r0, r4
  401748:	20400008 	subcs	r0, r0, r8
  40174c:	2040000c 	subcs	r0, r0, ip
  401750:	400e1200 	andmi	r1, lr, r0, lsl #4
  401754:	ffffdecc 			; <UNDEFINED> instruction: 0xffffdecc
  401758:	51eb851f 	mvnpl	r8, pc, lsl r5
  40175c:	00000001 	andeq	r0, r0, r1
  401760:	00000002 	andeq	r0, r0, r2
  401764:	00000004 	andeq	r0, r0, r4
  401768:	00000008 	andeq	r0, r0, r8
  40176c:	00000010 	andeq	r0, r0, r0, lsl r0
  401770:	00000020 	andeq	r0, r0, r0, lsr #32
  401774:	00000040 	andeq	r0, r0, r0, asr #32
  401778:	00000080 	andeq	r0, r0, r0, lsl #1
  40177c:	00000100 	andeq	r0, r0, r0, lsl #2
  401780:	00000200 	andeq	r0, r0, r0, lsl #4
  401784:	00000400 	andeq	r0, r0, r0, lsl #8
  401788:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  40178c:	00000000 	andeq	r0, r0, r0
  401790:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  401794:	03020100 	movweq	r0, #8448	; 0x2100
  401798:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04

Disassembly of section .init:

0040179c <_init>:
  40179c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40179e:	bf00      	nop

Disassembly of section .fini:

004017a0 <_fini>:
  4017a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4017a2:	bf00      	nop

Disassembly of section .data:

20400000 <_data>:
20400000:	00002134 	andeq	r2, r0, r4, lsr r1

20400004 <dutyCycleMotorBackRight>:
20400004:	00002134 	andeq	r2, r0, r4, lsr r1

20400008 <dutyCycleMotorBackLeft>:
20400008:	00002134 	andeq	r2, r0, r4, lsr r1

2040000c <dutyCycleMotorFrontLeft>:
2040000c:	00002134 	andeq	r2, r0, r4, lsr r1

Disassembly of section .bss:

20400010 <_bss>:
20400010:	00000000 	andeq	r0, r0, r0

20400014 <nrf_rx_buf>:
	...

20400114 <pwm_channel_0>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
