#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 15:52:04 2022
# Process ID: 8844
# Current directory: C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17040 C:\Users\ikrame.rekabi\Documents\GitHub\Pipelined_RiscV_Processor\lab5_Maram_Ikrame.xpr
# Log file: C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/vivado.log
# Journal file: C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor\vivado.jou
# Running On: CSE-P07-2165-51, OS: Windows, CPU Frequency: 3492 MHz, CPU Physical cores: 6, Host memory: 34278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg
source CPU_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg}
save_wave_config {C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg}
save_wave_config {C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg}
save_wave_config {C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/imports/Project_mileStone1/CPU_tb_behav.wcfg}
relaunch_sim
relaunch_sim
