# Chapter 2: Hierarchical Modeling Concepts

Top-down methodology
<img src="https://github.com/HaiHoangCN/Advanced_Verilog_HDL/assets/51068749/feb6cf62-1c6d-42c5-a016-2126d713c74c" height="200">

```verilog

```
