[11/17 01:32:41      0s] 
[11/17 01:32:41      0s] Cadence Innovus(TM) Implementation System.
[11/17 01:32:41      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/17 01:32:41      0s] 
[11/17 01:32:41      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/17 01:32:41      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/17 01:32:41      0s] Date:		Fri Nov 17 01:32:41 2023
[11/17 01:32:41      0s] Host:		iteso-server (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/17 01:32:41      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/17 01:32:41      0s] 
[11/17 01:32:41      0s] License:
[11/17 01:32:41      0s] 		[01:32:41.302425] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/17 01:32:41      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/17 01:32:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/17 01:32:58     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/17 01:33:01     20s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/17 01:33:01     20s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/17 01:33:01     20s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/17 01:33:01     20s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/17 01:33:01     20s] @(#)CDS: CPE v21.12-s094
[11/17 01:33:01     20s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/17 01:33:01     20s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/17 01:33:01     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/17 01:33:01     20s] @(#)CDS: RCDB 11.15.0
[11/17 01:33:01     20s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/17 01:33:01     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9364_iteso-server_iteso-s018_DuasAE.

[11/17 01:33:02     20s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/17 01:33:04     22s] 
[11/17 01:33:04     22s] **INFO:  MMMC transition support version v31-84 
[11/17 01:33:04     22s] 
[11/17 01:33:04     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/17 01:33:04     22s] <CMD> suppressMessage ENCEXT-2799
[11/17 01:33:04     23s] <CMD> getVersion
[11/17 01:33:05     23s] [INFO] Loading PVS 20.10 fill procedures
[11/17 01:33:05     23s] <CMD> win
[11/17 01:33:43     30s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/17 01:33:43     30s] <CMD> set dbgDualViewAwareXTree 1
[11/17 01:33:43     30s] <CMD> set dcgHonorSignalNetNDR 1
[11/17 01:33:43     30s] <CMD> set defHierChar /
[11/17 01:33:43     30s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:33:43     30s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/17 01:33:43     30s] <CMD> set distributed_client_message_echo 1
[11/17 01:33:43     30s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/17 01:33:43     30s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[11/17 01:33:43     30s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 2.5
[11/17 01:33:43     30s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/17 01:33:43     30s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/17 01:33:43     30s] <CMD> set floorplan_default_site CoreSite
[11/17 01:33:43     30s] <CMD> set fpIsMaxIoHeight 0
[11/17 01:33:43     30s] <CMD> set init_gnd_net VSS
[11/17 01:33:43     30s] <CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
[11/17 01:33:43     30s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[11/17 01:33:43     30s] <CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/17 01:33:43     30s] <CMD> set init_original_verilog_files ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/17 01:33:43     30s] <CMD> set init_pwr_net VDD
[11/17 01:33:43     30s] <CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> set latch_time_borrow_mode max_borrow
[11/17 01:33:43     30s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/17 01:33:43     30s] <CMD> set pegDefaultResScaleFactor 1
[11/17 01:33:43     30s] <CMD> set pegDetailResScaleFactor 1
[11/17 01:33:43     30s] <CMD> set pegEnableDualViewForTQuantus 1
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/17 01:33:43     30s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> get_message -id GLOBAL-100 -suppress
[11/17 01:33:43     30s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/17 01:33:43     30s] <CMD> set defStreamOutCheckUncolored false
[11/17 01:33:43     30s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/17 01:33:43     30s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/17 01:33:53     31s] <CMD> init_design
[11/17 01:33:53     31s] #% Begin Load MMMC data ... (date=11/17 01:33:53, mem=721.0M)
[11/17 01:33:53     31s] #% End Load MMMC data ... (date=11/17 01:33:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=721.7M, current mem=721.7M)
[11/17 01:33:53     31s] 
[11/17 01:33:53     31s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/17 01:33:53     31s] 
[11/17 01:33:53     31s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/17 01:33:53     31s] Set DBUPerIGU to M2 pitch 400.
[11/17 01:33:53     32s] 
[11/17 01:33:53     32s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-58' for more detail.
[11/17 01:33:53     32s] 
[11/17 01:33:53     32s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[11/17 01:33:53     32s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/17 01:33:53     32s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/17 01:33:53     32s] Type 'man IMPLF-61' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-201' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 01:33:53     32s] Type 'man IMPLF-200' for more detail.
[11/17 01:33:53     32s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/17 01:33:53     32s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:33:53     32s] 
[11/17 01:33:53     32s] viaInitial starts at Fri Nov 17 01:33:53 2023
viaInitial ends at Fri Nov 17 01:33:53 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/17 01:33:53     32s] Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/17 01:33:53     32s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/17 01:33:54     32s] Read 489 cells in library 'slow_vdd1v0' 
[11/17 01:33:54     32s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/17 01:33:54     32s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/17 01:33:54     33s] Read 16 cells in library 'slow_vdd1v0' 
[11/17 01:33:54     33s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[11/17 01:33:54     33s] Read 8 cells in library 'giolib045' 
[11/17 01:33:54     33s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=782.6M, current mem=739.1M)
[11/17 01:33:54     33s] *** End library_loading (cpu=0.01min, real=0.02min, mem=12.9M, fe_cpu=0.55min, fe_real=1.22min, fe_mem=905.8M) ***
[11/17 01:33:54     33s] #% Begin Load netlist data ... (date=11/17 01:33:54, mem=739.1M)
[11/17 01:33:54     33s] *** Begin netlist parsing (mem=905.8M) ***
[11/17 01:33:54     33s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/17 01:33:54     33s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/17 01:33:54     33s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/17 01:33:54     33s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[11/17 01:33:54     33s] Type 'man IMPVL-159' for more detail.
[11/17 01:33:54     33s] Created 513 new cells from 2 timing libraries.
[11/17 01:33:54     33s] Reading netlist ...
[11/17 01:33:54     33s] Backslashed names will retain backslash and a trailing blank character.
[11/17 01:33:54     33s] Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'
[11/17 01:33:54     33s] 
[11/17 01:33:54     33s] *** Memory Usage v#1 (Current mem = 905.840M, initial mem = 311.355M) ***
[11/17 01:33:54     33s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=905.8M) ***
[11/17 01:33:54     33s] #% End Load netlist data ... (date=11/17 01:33:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=746.8M, current mem=746.8M)
[11/17 01:33:54     33s] Top level cell is risc_v_Pad_Frame.
[11/17 01:33:54     33s] Hooked 513 DB cells to tlib cells.
[11/17 01:33:54     33s] ** Removed 4 unused lib cells.
[11/17 01:33:54     33s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=755.3M, current mem=755.3M)
[11/17 01:33:54     33s] Starting recursive module instantiation check.
[11/17 01:33:54     33s] No recursion found.
[11/17 01:33:54     33s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/17 01:33:54     33s] *** Netlist is unique.
[11/17 01:33:54     33s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/17 01:33:54     33s] ** info: there are 601 modules.
[11/17 01:33:54     33s] ** info: there are 3868 stdCell insts.
[11/17 01:33:54     33s] ** info: there are 24 Pad insts.
[11/17 01:33:54     33s] 
[11/17 01:33:54     33s] *** Memory Usage v#1 (Current mem = 960.266M, initial mem = 311.355M) ***
[11/17 01:33:54     33s] Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
[11/17 01:33:54     33s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/17 01:33:54     33s] Type 'man IMPFP-4008' for more detail.
[11/17 01:33:54     33s] Adjusting Core to Bottom to: 0.1600.
[11/17 01:33:54     33s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:33:54     33s] Type 'man IMPFP-3961' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:33:54     33s] Type 'man IMPFP-3961' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:33:54     33s] Type 'man IMPFP-3961' for more detail.
[11/17 01:33:54     33s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:33:54     33s] Type 'man IMPFP-3961' for more detail.
[11/17 01:33:54     33s] Start create_tracks
[11/17 01:33:54     33s] Set Default Net Delay as 1000 ps.
[11/17 01:33:54     33s] Set Default Net Load as 0.5 pF. 
[11/17 01:33:54     33s] Set Default Input Pin Transition as 0.1 ps.
[11/17 01:33:54     33s] Pre-connect netlist-defined P/G connections...
[11/17 01:33:54     33s]   Updated 4 instances.
[11/17 01:33:55     33s] Extraction setup Started 
[11/17 01:33:55     33s] 
[11/17 01:33:55     33s] Trim Metal Layers:
[11/17 01:33:55     33s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/17 01:33:55     33s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/17 01:33:55     33s] __QRC_SADV_USE_LE__ is set 0
[11/17 01:33:56     34s] Metal Layer Id 1 is Metal1 
[11/17 01:33:56     34s] Metal Layer Id 2 is Metal2 
[11/17 01:33:56     34s] Metal Layer Id 3 is Metal3 
[11/17 01:33:56     34s] Metal Layer Id 4 is Metal4 
[11/17 01:33:56     34s] Metal Layer Id 5 is Metal5 
[11/17 01:33:56     34s] Metal Layer Id 6 is Metal6 
[11/17 01:33:56     34s] Metal Layer Id 7 is Metal7 
[11/17 01:33:56     34s] Metal Layer Id 8 is Metal8 
[11/17 01:33:56     34s] Metal Layer Id 9 is Metal9 
[11/17 01:33:56     34s] Metal Layer Id 10 is Metal10 
[11/17 01:33:56     34s] Metal Layer Id 11 is Metal11 
[11/17 01:33:56     34s] Via Layer Id 33 is Cont 
[11/17 01:33:56     34s] Via Layer Id 34 is Via1 
[11/17 01:33:56     34s] Via Layer Id 35 is Via2 
[11/17 01:33:56     34s] Via Layer Id 36 is Via3 
[11/17 01:33:56     34s] Via Layer Id 37 is Via4 
[11/17 01:33:56     34s] Via Layer Id 38 is Via5 
[11/17 01:33:56     34s] Via Layer Id 39 is Via6 
[11/17 01:33:56     34s] Via Layer Id 40 is Via7 
[11/17 01:33:56     34s] Via Layer Id 41 is Via8 
[11/17 01:33:56     34s] Via Layer Id 42 is Via9 
[11/17 01:33:56     34s] Via Layer Id 43 is Via10 
[11/17 01:33:56     34s] Via Layer Id 44 is Bondpad 
[11/17 01:33:56     34s] 
[11/17 01:33:56     34s] Trim Metal Layers:
[11/17 01:33:56     34s] Generating auto layer map file.
[11/17 01:33:56     34s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/17 01:33:56     34s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/17 01:33:56     34s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/17 01:33:56     34s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/17 01:33:56     34s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/17 01:33:56     34s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/17 01:33:56     34s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/17 01:33:56     34s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/17 01:33:56     34s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/17 01:33:56     34s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/17 01:33:56     34s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/17 01:33:56     34s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/17 01:33:56     34s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/17 01:33:56     34s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/17 01:33:56     34s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/17 01:33:56     34s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/17 01:33:56     34s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/17 01:33:56     34s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/17 01:33:56     34s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/17 01:33:56     34s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/17 01:33:56     34s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/17 01:33:56     34s] Metal Layer Id 1 mapped to 5 
[11/17 01:33:56     34s] Via Layer Id 1 mapped to 6 
[11/17 01:33:56     34s] Metal Layer Id 2 mapped to 7 
[11/17 01:33:56     34s] Via Layer Id 2 mapped to 8 
[11/17 01:33:56     34s] Metal Layer Id 3 mapped to 9 
[11/17 01:33:56     34s] Via Layer Id 3 mapped to 10 
[11/17 01:33:56     34s] Metal Layer Id 4 mapped to 11 
[11/17 01:33:56     34s] Via Layer Id 4 mapped to 12 
[11/17 01:33:56     34s] Metal Layer Id 5 mapped to 13 
[11/17 01:33:56     34s] Via Layer Id 5 mapped to 14 
[11/17 01:33:56     34s] Metal Layer Id 6 mapped to 15 
[11/17 01:33:56     34s] Via Layer Id 6 mapped to 16 
[11/17 01:33:56     34s] Metal Layer Id 7 mapped to 17 
[11/17 01:33:56     34s] Via Layer Id 7 mapped to 18 
[11/17 01:33:56     34s] Metal Layer Id 8 mapped to 19 
[11/17 01:33:56     34s] Via Layer Id 8 mapped to 20 
[11/17 01:33:56     34s] Metal Layer Id 9 mapped to 21 
[11/17 01:33:56     34s] Via Layer Id 9 mapped to 22 
[11/17 01:33:56     34s] Metal Layer Id 10 mapped to 23 
[11/17 01:33:56     34s] Via Layer Id 10 mapped to 24 
[11/17 01:33:56     34s] Metal Layer Id 11 mapped to 25 
[11/17 01:33:56     34s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/17 01:33:56     34s] eee: Reading patterns meta data.
[11/17 01:33:56     34s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[11/17 01:33:56     34s] Restore PreRoute Pattern Extraction data failed.
[11/17 01:33:56     34s] Importing multi-corner technology file(s) for preRoute extraction...
[11/17 01:33:56     34s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/17 01:33:57     35s] Metal Layer Id 1 is Metal1 
[11/17 01:33:57     35s] Metal Layer Id 2 is Metal2 
[11/17 01:33:57     35s] Metal Layer Id 3 is Metal3 
[11/17 01:33:57     35s] Metal Layer Id 4 is Metal4 
[11/17 01:33:57     35s] Metal Layer Id 5 is Metal5 
[11/17 01:33:57     35s] Metal Layer Id 6 is Metal6 
[11/17 01:33:57     35s] Metal Layer Id 7 is Metal7 
[11/17 01:33:57     35s] Metal Layer Id 8 is Metal8 
[11/17 01:33:57     35s] Metal Layer Id 9 is Metal9 
[11/17 01:33:57     35s] Metal Layer Id 10 is Metal10 
[11/17 01:33:57     35s] Metal Layer Id 11 is Metal11 
[11/17 01:33:57     35s] Via Layer Id 33 is Cont 
[11/17 01:33:57     35s] Via Layer Id 34 is Via1 
[11/17 01:33:57     35s] Via Layer Id 35 is Via2 
[11/17 01:33:57     35s] Via Layer Id 36 is Via3 
[11/17 01:33:57     35s] Via Layer Id 37 is Via4 
[11/17 01:33:57     35s] Via Layer Id 38 is Via5 
[11/17 01:33:57     35s] Via Layer Id 39 is Via6 
[11/17 01:33:57     35s] Via Layer Id 40 is Via7 
[11/17 01:33:57     35s] Via Layer Id 41 is Via8 
[11/17 01:33:57     35s] Via Layer Id 42 is Via9 
[11/17 01:33:57     35s] Via Layer Id 43 is Via10 
[11/17 01:33:57     35s] Via Layer Id 44 is Bondpad 
[11/17 01:33:57     35s] 
[11/17 01:33:57     35s] Trim Metal Layers:
[11/17 01:33:57     35s] Generating auto layer map file.
[11/17 01:33:57     35s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/17 01:33:57     35s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/17 01:33:57     35s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/17 01:33:57     35s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/17 01:33:57     35s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/17 01:33:57     35s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/17 01:33:57     35s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/17 01:33:57     35s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/17 01:33:57     35s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/17 01:33:57     35s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/17 01:33:57     35s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/17 01:33:57     35s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/17 01:33:57     35s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/17 01:33:57     35s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/17 01:33:57     35s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/17 01:33:57     35s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/17 01:33:57     35s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/17 01:33:57     35s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/17 01:33:57     35s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/17 01:33:57     35s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/17 01:33:57     35s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/17 01:33:57     35s] Metal Layer Id 1 mapped to 5 
[11/17 01:33:57     35s] Via Layer Id 1 mapped to 6 
[11/17 01:33:57     35s] Metal Layer Id 2 mapped to 7 
[11/17 01:33:57     35s] Via Layer Id 2 mapped to 8 
[11/17 01:33:57     35s] Metal Layer Id 3 mapped to 9 
[11/17 01:33:57     35s] Via Layer Id 3 mapped to 10 
[11/17 01:33:57     35s] Metal Layer Id 4 mapped to 11 
[11/17 01:33:57     35s] Via Layer Id 4 mapped to 12 
[11/17 01:33:57     35s] Metal Layer Id 5 mapped to 13 
[11/17 01:33:57     35s] Via Layer Id 5 mapped to 14 
[11/17 01:33:57     35s] Metal Layer Id 6 mapped to 15 
[11/17 01:33:57     35s] Via Layer Id 6 mapped to 16 
[11/17 01:33:57     35s] Metal Layer Id 7 mapped to 17 
[11/17 01:33:57     35s] Via Layer Id 7 mapped to 18 
[11/17 01:33:57     35s] Metal Layer Id 8 mapped to 19 
[11/17 01:33:57     35s] Via Layer Id 8 mapped to 20 
[11/17 01:33:57     35s] Metal Layer Id 9 mapped to 21 
[11/17 01:33:57     35s] Via Layer Id 9 mapped to 22 
[11/17 01:33:57     35s] Metal Layer Id 10 mapped to 23 
[11/17 01:33:57     35s] Via Layer Id 10 mapped to 24 
[11/17 01:33:57     35s] Metal Layer Id 11 mapped to 25 
[11/17 01:34:01     39s] Completed (cpu: 0:00:05.7 real: 0:00:06.0)
[11/17 01:34:01     39s] Set Shrink Factor to 1.00000
[11/17 01:34:01     39s] Summary of Active RC-Corners : 
[11/17 01:34:01     39s]  
[11/17 01:34:01     39s]  Analysis View: AnalysisView_WC
[11/17 01:34:01     39s]     RC-Corner Name        : RC_Extraction_WC
[11/17 01:34:01     39s]     RC-Corner Index       : 0
[11/17 01:34:01     39s]     RC-Corner Temperature : 25 Celsius
[11/17 01:34:01     39s]     RC-Corner Cap Table   : ''
[11/17 01:34:01     39s]     RC-Corner PreRoute Res Factor         : 1
[11/17 01:34:01     39s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 01:34:01     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/17 01:34:01     39s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/17 01:34:01     39s]  
[11/17 01:34:01     39s]  Analysis View: AnalysisView_BC
[11/17 01:34:01     39s]     RC-Corner Name        : RC_Extraction_BC
[11/17 01:34:01     39s]     RC-Corner Index       : 1
[11/17 01:34:01     39s]     RC-Corner Temperature : 25 Celsius
[11/17 01:34:01     39s]     RC-Corner Cap Table   : ''
[11/17 01:34:01     39s]     RC-Corner PreRoute Res Factor         : 1
[11/17 01:34:01     39s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 01:34:01     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 01:34:01     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 01:34:01     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/17 01:34:01     39s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/17 01:34:01     39s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/17 01:34:01     39s] 
[11/17 01:34:01     39s] Trim Metal Layers:
[11/17 01:34:01     39s] LayerId::1 widthSet size::1
[11/17 01:34:01     39s] LayerId::2 widthSet size::1
[11/17 01:34:01     39s] LayerId::3 widthSet size::1
[11/17 01:34:01     39s] LayerId::4 widthSet size::1
[11/17 01:34:01     39s] LayerId::5 widthSet size::1
[11/17 01:34:01     39s] LayerId::6 widthSet size::1
[11/17 01:34:01     39s] LayerId::7 widthSet size::1
[11/17 01:34:01     39s] LayerId::8 widthSet size::1
[11/17 01:34:01     39s] LayerId::9 widthSet size::1
[11/17 01:34:01     39s] LayerId::10 widthSet size::1
[11/17 01:34:01     39s] LayerId::11 widthSet size::1
[11/17 01:34:01     39s] Updating RC grid for preRoute extraction ...
[11/17 01:34:01     39s] eee: pegSigSF::1.070000
[11/17 01:34:01     39s] Initializing multi-corner resistance tables ...
[11/17 01:34:01     39s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:34:01     39s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/17 01:34:01     39s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/17 01:34:01     39s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/17 01:34:01     39s] *Info: initialize multi-corner CTS.
[11/17 01:34:01     39s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/17 01:34:02     40s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/17 01:34:02     40s] Read 489 cells in library 'fast_vdd1v2' 
[11/17 01:34:02     40s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/17 01:34:02     40s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/17 01:34:02     40s] Read 16 cells in library 'fast_vdd1v2' 
[11/17 01:34:02     40s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_FF_s1vg.lib' ...
[11/17 01:34:02     40s] Read 4 cells in library 'giolib045' 
[11/17 01:34:02     40s] Ignored 4 cells in library 'giolib045' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[11/17 01:34:02     40s] Ending "SetAnalysisView" (total cpu=0:00:01.2, real=0:00:01.0, peak res=1013.2M, current mem=836.8M)
[11/17 01:34:02     41s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
[11/17 01:34:02     41s] Current (total cpu=0:00:41.2, real=0:01:21, peak res=1098.1M, current mem=1098.1M)
[11/17 01:34:02     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).
[11/17 01:34:02     41s] 
[11/17 01:34:02     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).
[11/17 01:34:02     41s] 
[11/17 01:34:02     41s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
[11/17 01:34:02     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1109.4M, current mem=1109.4M)
[11/17 01:34:02     41s] Current (total cpu=0:00:41.3, real=0:01:21, peak res=1109.4M, current mem=1109.4M)
[11/17 01:34:02     41s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
[11/17 01:34:02     41s] Current (total cpu=0:00:41.4, real=0:01:21, peak res=1109.4M, current mem=1109.4M)
[11/17 01:34:02     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).
[11/17 01:34:02     41s] 
[11/17 01:34:02     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).
[11/17 01:34:02     41s] 
[11/17 01:34:02     41s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
[11/17 01:34:03     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1109.6M, current mem=1109.6M)
[11/17 01:34:03     41s] Current (total cpu=0:00:41.5, real=0:01:22, peak res=1109.6M, current mem=1109.6M)
[11/17 01:34:03     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/17 01:34:03     41s] Summary for sequential cells identification: 
[11/17 01:34:03     41s]   Identified SBFF number: 104
[11/17 01:34:03     41s]   Identified MBFF number: 16
[11/17 01:34:03     41s]   Identified SB Latch number: 0
[11/17 01:34:03     41s]   Identified MB Latch number: 0
[11/17 01:34:03     41s]   Not identified SBFF number: 16
[11/17 01:34:03     41s]   Not identified MBFF number: 0
[11/17 01:34:03     41s]   Not identified SB Latch number: 0
[11/17 01:34:03     41s]   Not identified MB Latch number: 0
[11/17 01:34:03     41s]   Number of sequential cells which are not FFs: 32
[11/17 01:34:03     41s] Total number of combinational cells: 327
[11/17 01:34:03     41s] Total number of sequential cells: 168
[11/17 01:34:03     41s] Total number of tristate cells: 10
[11/17 01:34:03     41s] Total number of level shifter cells: 0
[11/17 01:34:03     41s] Total number of power gating cells: 0
[11/17 01:34:03     41s] Total number of isolation cells: 0
[11/17 01:34:03     41s] Total number of power switch cells: 0
[11/17 01:34:03     41s] Total number of pulse generator cells: 0
[11/17 01:34:03     41s] Total number of always on buffers: 0
[11/17 01:34:03     41s] Total number of retention cells: 0
[11/17 01:34:03     41s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/17 01:34:03     41s] Total number of usable buffers: 16
[11/17 01:34:03     41s] List of unusable buffers:
[11/17 01:34:03     41s] Total number of unusable buffers: 0
[11/17 01:34:03     41s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/17 01:34:03     41s] Total number of usable inverters: 19
[11/17 01:34:03     41s] List of unusable inverters:
[11/17 01:34:03     41s] Total number of unusable inverters: 0
[11/17 01:34:03     41s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/17 01:34:03     41s] Total number of identified usable delay cells: 8
[11/17 01:34:03     41s] List of identified unusable delay cells:
[11/17 01:34:03     41s] Total number of identified unusable delay cells: 0
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Deleting Cell Server Begin ...
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Deleting Cell Server End ...
[11/17 01:34:03     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.4M, current mem=1130.4M)
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/17 01:34:03     41s] Summary for sequential cells identification: 
[11/17 01:34:03     41s]   Identified SBFF number: 104
[11/17 01:34:03     41s]   Identified MBFF number: 16
[11/17 01:34:03     41s]   Identified SB Latch number: 0
[11/17 01:34:03     41s]   Identified MB Latch number: 0
[11/17 01:34:03     41s]   Not identified SBFF number: 16
[11/17 01:34:03     41s]   Not identified MBFF number: 0
[11/17 01:34:03     41s]   Not identified SB Latch number: 0
[11/17 01:34:03     41s]   Not identified MB Latch number: 0
[11/17 01:34:03     41s]   Number of sequential cells which are not FFs: 32
[11/17 01:34:03     41s]  Visiting view : AnalysisView_WC
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/17 01:34:03     41s]  Visiting view : AnalysisView_BC
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/17 01:34:03     41s]  Visiting view : AnalysisView_WC
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/17 01:34:03     41s]  Visiting view : AnalysisView_BC
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/17 01:34:03     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/17 01:34:03     41s] TLC MultiMap info (StdDelay):
[11/17 01:34:03     41s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/17 01:34:03     41s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/17 01:34:03     41s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/17 01:34:03     41s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/17 01:34:03     41s]  Setting StdDelay to: 38ps
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/17 01:34:03     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/17 01:34:03     41s] Type 'man IMPSYC-2' for more detail.
[11/17 01:34:03     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/17 01:34:03     41s] Type 'man IMPSYC-2' for more detail.
[11/17 01:34:03     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/17 01:34:03     41s] Type 'man IMPSYC-2' for more detail.
[11/17 01:34:03     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/17 01:34:03     41s] Type 'man IMPSYC-2' for more detail.
[11/17 01:34:03     41s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/17 01:34:03     41s] Type 'man IMPSYC-2' for more detail.
[11/17 01:34:03     41s] 
[11/17 01:34:03     41s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:34:03     41s] Severity  ID               Count  Summary                                  
[11/17 01:34:03     41s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/17 01:34:03     41s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/17 01:34:03     41s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/17 01:34:03     41s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/17 01:34:03     41s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/17 01:34:03     41s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/17 01:34:03     41s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[11/17 01:34:03     41s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[11/17 01:34:03     41s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/17 01:34:03     41s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/17 01:34:03     41s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/17 01:34:03     41s] *** Message Summary: 120 warning(s), 0 error(s)
[11/17 01:34:03     41s] 
[11/17 01:35:07     53s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 800.0 800.0 250.0 250.0 550.0 550.0 290.0 290 510 509.41
[11/17 01:35:07     53s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.0000000000 , 290.0000000000) (510.0000000000 , 509.4100000000)} to {(290.0000000000 , 289.9400000000) (510.0000000000 , 509.3900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 01:35:07     53s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0000000000)} to {(0.0000000000 , 0.0000000000) (800.0000000000 , 800.0900000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 01:35:07     53s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.0000000000 , 250.0000000000) (550.0000000000 , 550.0000000000)} to {(250.0000000000 , 250.0400000000) (550.0000000000 , 550.0500000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/17 01:35:07     53s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:35:07     53s] Type 'man IMPFP-3961' for more detail.
[11/17 01:35:07     53s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:35:07     53s] Type 'man IMPFP-3961' for more detail.
[11/17 01:35:07     53s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:35:07     53s] Type 'man IMPFP-3961' for more detail.
[11/17 01:35:07     53s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/17 01:35:07     53s] Type 'man IMPFP-3961' for more detail.
[11/17 01:35:07     53s] Start create_tracks
[11/17 01:35:07     53s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/17 01:35:26     56s] <CMD> clearGlobalNets
[11/17 01:35:26     56s] Pre-connect netlist-defined P/G connections...
[11/17 01:35:26     56s]   Updated 4 instances.
[11/17 01:35:26     56s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/17 01:35:26     56s] 3891 new pwr-pin connections were made to global net 'VDD'.
[11/17 01:35:26     56s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/17 01:35:26     56s] 3891 new gnd-pin connections were made to global net 'VSS'.
[11/17 01:35:26     56s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/17 01:35:26     56s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingLayers {}
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingLayers {}
[11/17 01:35:26     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 01:35:26     56s] <CMD> set sprCreateIeRingLayers {}
[11/17 01:35:26     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 01:35:28     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 01:35:45     59s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 01:35:45     59s] The ring targets are set to core/block ring wires.
[11/17 01:35:45     59s] addRing command will consider rows while creating rings.
[11/17 01:35:45     59s] addRing command will disallow rings to go over rows.
[11/17 01:35:45     59s] addRing command will ignore shorts while creating rings.
[11/17 01:35:46     59s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 10 bottom 10 left 10 right 10} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 01:35:46     59s] #% Begin addRing (date=11/17 01:35:46, mem=1159.9M)
[11/17 01:35:46     59s] 
[11/17 01:35:46     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1378.6M)
[11/17 01:35:46     59s] Ring generation is complete.
[11/17 01:35:46     59s] vias are now being generated.
[11/17 01:35:46     59s] addRing created 8 wires.
[11/17 01:35:46     59s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 01:35:46     59s] +--------+----------------+----------------+
[11/17 01:35:46     59s] |  Layer |     Created    |     Deleted    |
[11/17 01:35:46     59s] +--------+----------------+----------------+
[11/17 01:35:46     59s] | Metal1 |        4       |       NA       |
[11/17 01:35:46     59s] |  Via1  |        8       |        0       |
[11/17 01:35:46     59s] | Metal2 |        4       |       NA       |
[11/17 01:35:46     59s] +--------+----------------+----------------+
[11/17 01:35:46     59s] #% End addRing (date=11/17 01:35:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1161.9M, current mem=1161.9M)
[11/17 01:36:01     61s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/17 01:36:02     62s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal3(3) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/17 01:36:03     62s] #% Begin sroute (date=11/17 01:36:02, mem=1161.8M)
[11/17 01:36:03     62s] *** Begin SPECIAL ROUTE on Fri Nov 17 01:36:03 2023 ***
[11/17 01:36:03     62s] SPECIAL ROUTE ran on directory: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
[11/17 01:36:03     62s] SPECIAL ROUTE ran on machine: iteso-server (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] Begin option processing ...
[11/17 01:36:03     62s] srouteConnectPowerBump set to false
[11/17 01:36:03     62s] routeSelectNet set to "VDD VSS"
[11/17 01:36:03     62s] routeSpecial set to true
[11/17 01:36:03     62s] srouteBlockPin set to "useLef"
[11/17 01:36:03     62s] srouteBottomLayerLimit set to 1
[11/17 01:36:03     62s] srouteBottomTargetLayerLimit set to 1
[11/17 01:36:03     62s] srouteConnectConverterPin set to false
[11/17 01:36:03     62s] srouteCrossoverViaBottomLayer set to 1
[11/17 01:36:03     62s] srouteCrossoverViaTopLayer set to 11
[11/17 01:36:03     62s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/17 01:36:03     62s] srouteFollowCorePinEnd set to 3
[11/17 01:36:03     62s] srouteJogControl set to "preferWithChanges differentLayer"
[11/17 01:36:03     62s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/17 01:36:03     62s] sroutePadPinAllPorts set to true
[11/17 01:36:03     62s] sroutePreserveExistingRoutes set to true
[11/17 01:36:03     62s] srouteRoutePowerBarPortOnBothDir set to true
[11/17 01:36:03     62s] srouteStopBlockPin set to "nearestTarget"
[11/17 01:36:03     62s] srouteTopLayerLimit set to 3
[11/17 01:36:03     62s] srouteTopTargetLayerLimit set to 11
[11/17 01:36:03     62s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2742.00 megs.
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] Reading DB technology information...
[11/17 01:36:03     62s] Finished reading DB technology information.
[11/17 01:36:03     62s] Reading floorplan and netlist information...
[11/17 01:36:03     62s] Finished reading floorplan and netlist information.
[11/17 01:36:03     62s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/17 01:36:03     62s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/17 01:36:03     62s] Read in 2 nondefault rules, 0 used
[11/17 01:36:03     62s] Read in 590 macros, 46 used
[11/17 01:36:03     62s] Read in 63 components
[11/17 01:36:03     62s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[11/17 01:36:03     62s]   20 pad components: 0 unplaced, 0 placed, 20 fixed
[11/17 01:36:03     62s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[11/17 01:36:03     62s] Read in 8 logical pins
[11/17 01:36:03     62s] Read in 8 nets
[11/17 01:36:03     62s] Read in 6 special nets, 2 routed
[11/17 01:36:03     62s] Read in 128 terminals
[11/17 01:36:03     62s] 2 nets selected.
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] Begin power routing ...
[11/17 01:36:03     62s] #create default rule from bind_ndr_rule rule=0x7fb90ca188a0 0x7fb900876568
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/17 01:36:03     62s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/17 01:36:03     62s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/17 01:36:03     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/17 01:36:03     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/17 01:36:03     62s] CPU time for VDD FollowPin 0 seconds
[11/17 01:36:03     62s] CPU time for VSS FollowPin 0 seconds
[11/17 01:36:03     62s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[11/17 01:36:03     62s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[11/17 01:36:03     62s]   Number of IO ports routed: 6
[11/17 01:36:03     62s]   Number of Block ports routed: 0
[11/17 01:36:03     62s]   Number of Stripe ports routed: 0
[11/17 01:36:03     62s]   Number of Core ports routed: 258
[11/17 01:36:03     62s]   Number of Pad ports routed: 0
[11/17 01:36:03     62s]   Number of Power Bump ports routed: 0
[11/17 01:36:03     62s]   Number of Pad Ring connections: 23
[11/17 01:36:03     62s]   Number of Followpin connections: 129
[11/17 01:36:03     62s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2762.00 megs.
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s]  Begin updating DB with routing results ...
[11/17 01:36:03     62s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/17 01:36:03     62s] Pin and blockage extraction finished
[11/17 01:36:03     62s] 
[11/17 01:36:03     62s] sroute created 416 wires.
[11/17 01:36:03     62s] ViaGen created 264 vias, deleted 0 via to avoid violation.
[11/17 01:36:03     62s] +--------+----------------+----------------+
[11/17 01:36:03     62s] |  Layer |     Created    |     Deleted    |
[11/17 01:36:03     62s] +--------+----------------+----------------+
[11/17 01:36:03     62s] | Metal1 |       387      |       NA       |
[11/17 01:36:03     62s] |  Via1  |       261      |        0       |
[11/17 01:36:03     62s] | Metal2 |        7       |       NA       |
[11/17 01:36:03     62s] |  Via2  |        3       |        0       |
[11/17 01:36:03     62s] | Metal3 |        7       |       NA       |
[11/17 01:36:03     62s] | Metal4 |       15       |       NA       |
[11/17 01:36:03     62s] +--------+----------------+----------------+
[11/17 01:36:03     62s] #% End sroute (date=11/17 01:36:03, total cpu=0:00:00.7, real=0:00:00.0, peak res=1194.6M, current mem=1181.6M)
[11/17 01:36:20     65s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/17 01:36:20     65s] addStripe will allow jog to connect padcore ring and block ring.
[11/17 01:36:20     65s] 
[11/17 01:36:20     65s] Stripes will stop at the boundary of the specified area.
[11/17 01:36:20     65s] When breaking rings, the power planner will consider the existence of blocks.
[11/17 01:36:20     65s] Stripes will not extend to closest target.
[11/17 01:36:20     65s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/17 01:36:20     65s] Stripes will not be created over regions without power planning wires.
[11/17 01:36:20     65s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/17 01:36:20     65s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/17 01:36:20     65s] Offset for stripe breaking is set to 0.
[11/17 01:36:21     65s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.3 -spacing 0.16 -number_of_sets 6 -start_from left -start_offset 15 -stop_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/17 01:36:21     65s] #% Begin addStripe (date=11/17 01:36:21, mem=1183.0M)
[11/17 01:36:21     65s] 
[11/17 01:36:21     65s] Initialize fgc environment(mem: 1404.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1404.6M)
[11/17 01:36:21     65s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1404.6M)
[11/17 01:36:21     65s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1404.6M)
[11/17 01:36:21     65s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1404.6M)
[11/17 01:36:21     65s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/17 01:36:21     65s] Starting stripe generation ...
[11/17 01:36:21     65s] Non-Default Mode Option Settings :
[11/17 01:36:21     65s]   NONE
[11/17 01:36:21     65s] Stripe generation is complete.
[11/17 01:36:21     65s] vias are now being generated.
[11/17 01:36:21     65s] addStripe created 12 wires.
[11/17 01:36:21     65s] ViaGen created 796 vias, deleted 0 via to avoid violation.
[11/17 01:36:21     65s] +--------+----------------+----------------+
[11/17 01:36:21     65s] |  Layer |     Created    |     Deleted    |
[11/17 01:36:21     65s] +--------+----------------+----------------+
[11/17 01:36:21     65s] |  Via1  |       796      |        0       |
[11/17 01:36:21     65s] | Metal2 |       12       |       NA       |
[11/17 01:36:21     65s] +--------+----------------+----------------+
[11/17 01:36:21     65s] #% End addStripe (date=11/17 01:36:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=1184.2M, current mem=1184.2M)
[11/17 01:36:40     68s] wrong # args: should be "llength list"
[11/17 01:38:32     89s] <CMD> saveDesign risc_v_Pad_Frame_stripes_hemmanth.enc
[11/17 01:38:32     89s] #% Begin save design ... (date=11/17 01:38:32, mem=1187.7M)
[11/17 01:38:32     89s] % Begin Save ccopt configuration ... (date=11/17 01:38:32, mem=1187.7M)
[11/17 01:38:32     89s] % End Save ccopt configuration ... (date=11/17 01:38:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1188.7M, current mem=1188.7M)
[11/17 01:38:32     89s] % Begin Save netlist data ... (date=11/17 01:38:32, mem=1188.7M)
[11/17 01:38:32     89s] Writing Binary DB to risc_v_Pad_Frame_stripes_hemmanth.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/17 01:38:32     89s] % End Save netlist data ... (date=11/17 01:38:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1188.8M, current mem=1188.8M)
[11/17 01:38:32     89s] Saving symbol-table file ...
[11/17 01:38:33     89s] Saving congestion map file risc_v_Pad_Frame_stripes_hemmanth.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/17 01:38:33     90s] % Begin Save AAE data ... (date=11/17 01:38:33, mem=1189.0M)
[11/17 01:38:33     90s] Saving AAE Data ...
[11/17 01:38:33     90s] % End Save AAE data ... (date=11/17 01:38:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1189.0M, current mem=1189.0M)
[11/17 01:38:33     90s] Saving preference file risc_v_Pad_Frame_stripes_hemmanth.enc.dat/gui.pref.tcl ...
[11/17 01:38:33     90s] Saving mode setting ...
[11/17 01:38:33     90s] Saving global file ...
[11/17 01:38:33     90s] % Begin Save floorplan data ... (date=11/17 01:38:33, mem=1192.3M)
[11/17 01:38:33     90s] Saving floorplan file ...
[11/17 01:38:33     90s] % End Save floorplan data ... (date=11/17 01:38:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.3M, current mem=1192.3M)
[11/17 01:38:33     90s] Saving PG file risc_v_Pad_Frame_stripes_hemmanth.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Fri Nov 17 01:38:33 2023)
[11/17 01:38:34     90s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1412.1M) ***
[11/17 01:38:34     90s] Saving Drc markers ...
[11/17 01:38:34     90s] ... No Drc file written since there is no markers found.
[11/17 01:38:34     90s] % Begin Save placement data ... (date=11/17 01:38:34, mem=1192.4M)
[11/17 01:38:34     90s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/17 01:38:34     90s] Save Adaptive View Pruning View Names to Binary file
[11/17 01:38:34     90s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1415.1M) ***
[11/17 01:38:34     90s] % End Save placement data ... (date=11/17 01:38:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
[11/17 01:38:34     90s] % Begin Save routing data ... (date=11/17 01:38:34, mem=1192.5M)
[11/17 01:38:34     90s] Saving route file ...
[11/17 01:38:34     90s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1412.1M) ***
[11/17 01:38:34     90s] % End Save routing data ... (date=11/17 01:38:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.6M, current mem=1192.6M)
[11/17 01:38:34     90s] Saving property file risc_v_Pad_Frame_stripes_hemmanth.enc.dat/risc_v_Pad_Frame.prop
[11/17 01:38:34     90s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1415.1M) ***
[11/17 01:38:34     90s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_stripes_hemmanth.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/17 01:38:34     90s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_stripes_hemmanth.enc.dat/extraction/' ...
[11/17 01:38:34     90s] Checksum of RCGrid density data::132
[11/17 01:38:34     90s] % Begin Save power constraints data ... (date=11/17 01:38:34, mem=1195.1M)
[11/17 01:38:34     90s] % End Save power constraints data ... (date=11/17 01:38:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.2M, current mem=1195.2M)
[11/17 01:38:34     90s] Generated self-contained design risc_v_Pad_Frame_stripes_hemmanth.enc.dat
[11/17 01:38:35     90s] #% End save design ... (date=11/17 01:38:35, total cpu=0:00:00.8, real=0:00:03.0, peak res=1223.1M, current mem=1197.1M)
[11/17 01:38:35     90s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 01:38:35     90s] 
[11/17 01:38:56     94s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:38:56     94s] <CMD> setEndCapMode -reset
[11/17 01:38:56     94s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:38:56     94s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/17 01:38:56     94s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/17 01:38:56     94s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/17 01:38:56     94s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/17 01:38:56     94s] <CMD> setPlaceMode -fp false
[11/17 01:38:56     94s] <CMD> place_design
[11/17 01:38:57     94s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 18, number of sequential = 3519, percentage of missing scan cell = 0.00% (0 / 3519)
[11/17 01:38:57     94s] #Start colorize_geometry on Fri Nov 17 01:38:57 2023
[11/17 01:38:57     94s] #
[11/17 01:38:57     94s] ### Time Record (colorize_geometry) is installed.
[11/17 01:38:57     94s] ### Time Record (Pre Callback) is installed.
[11/17 01:38:57     94s] ### Time Record (Pre Callback) is uninstalled.
[11/17 01:38:57     94s] ### Time Record (DB Import) is installed.
[11/17 01:38:57     94s] ### info: trigger incremental cell import ( 600 new cells ).
[11/17 01:38:57     94s] ### info: trigger incremental reloading library data ( #cell = 600 ).
[11/17 01:38:57     94s] #WARNING (NRDB-166) Boundary for CELL_VIEW risc_v_Pad_Frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[11/17 01:38:57     94s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=582519285 pin_access=1 inst_pattern=1
[11/17 01:38:57     94s] ### Time Record (DB Import) is uninstalled.
[11/17 01:38:57     94s] ### Time Record (DB Export) is installed.
[11/17 01:38:57     94s] Extracting standard cell pins and blockage ...... 
[11/17 01:38:57     94s] Pin and blockage extraction finished
[11/17 01:38:57     94s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=582519285 pin_access=1 inst_pattern=1
[11/17 01:38:57     94s] ### Time Record (DB Export) is uninstalled.
[11/17 01:38:57     94s] ### Time Record (Post Callback) is installed.
[11/17 01:38:57     94s] ### Time Record (Post Callback) is uninstalled.
[11/17 01:38:57     94s] #
[11/17 01:38:57     94s] #colorize_geometry statistics:
[11/17 01:38:57     94s] #Cpu time = 00:00:00
[11/17 01:38:57     94s] #Elapsed time = 00:00:00
[11/17 01:38:57     94s] #Increased memory = 19.44 (MB)
[11/17 01:38:57     94s] #Total memory = 1221.26 (MB)
[11/17 01:38:57     94s] #Peak memory = 1228.02 (MB)
[11/17 01:38:57     94s] #Number of warnings = 1
[11/17 01:38:57     94s] #Total number of warnings = 17
[11/17 01:38:57     94s] #Number of fails = 0
[11/17 01:38:57     94s] #Total number of fails = 0
[11/17 01:38:57     94s] #Complete colorize_geometry on Fri Nov 17 01:38:57 2023
[11/17 01:38:57     94s] #
[11/17 01:38:57     94s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/17 01:38:57     94s] ### Time Record (colorize_geometry) is uninstalled.
[11/17 01:38:57     94s] ### 
[11/17 01:38:57     94s] ###   Scalability Statistics
[11/17 01:38:57     94s] ### 
[11/17 01:38:57     94s] ### ------------------------+----------------+----------------+----------------+
[11/17 01:38:57     94s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/17 01:38:57     94s] ### ------------------------+----------------+----------------+----------------+
[11/17 01:38:57     94s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/17 01:38:57     94s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/17 01:38:57     94s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/17 01:38:57     94s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/17 01:38:57     94s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/17 01:38:57     94s] ### ------------------------+----------------+----------------+----------------+
[11/17 01:38:57     94s] ### 
[11/17 01:38:57     94s] *** Starting placeDesign default flow ***
[11/17 01:38:57     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1499.3M
[11/17 01:38:57     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1499.3M
[11/17 01:38:57     94s] *** Start deleteBufferTree ***
[11/17 01:38:57     95s] Info: Detect buffers to remove automatically.
[11/17 01:38:57     95s] Analyzing netlist ...
[11/17 01:38:57     95s] Updating netlist
[11/17 01:38:57     95s] 
[11/17 01:38:57     95s] *summary: 118 instances (buffers/inverters) removed
[11/17 01:38:57     95s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/17 01:38:57     95s] 
[11/17 01:38:57     95s] TimeStamp Deleting Cell Server Begin ...
[11/17 01:38:57     95s] 
[11/17 01:38:57     95s] TimeStamp Deleting Cell Server End ...
[11/17 01:38:57     95s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 01:38:57     95s] Set Using Default Delay Limit as 101.
[11/17 01:38:57     95s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 01:38:57     95s] Set Default Net Delay as 0 ps.
[11/17 01:38:57     95s] Set Default Net Load as 0 pF. 
[11/17 01:38:57     95s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 01:38:58     95s] Effort level <high> specified for reg2reg_tmp.9364 path_group
[11/17 01:38:58     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/17 01:38:58     96s] AAE DB initialization (MEM=1520.92 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/17 01:38:58     96s] #################################################################################
[11/17 01:38:58     96s] # Design Stage: PreRoute
[11/17 01:38:58     96s] # Design Name: risc_v_Pad_Frame
[11/17 01:38:58     96s] # Design Mode: 90nm
[11/17 01:38:58     96s] # Analysis Mode: MMMC Non-OCV 
[11/17 01:38:58     96s] # Parasitics Mode: No SPEF/RCDB 
[11/17 01:38:58     96s] # Signoff Settings: SI Off 
[11/17 01:38:58     96s] #################################################################################
[11/17 01:38:58     96s] Calculate delays in Single mode...
[11/17 01:38:58     96s] Calculate delays in Single mode...
[11/17 01:38:58     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 1520.9M, InitMEM = 1520.9M)
[11/17 01:38:58     96s] Start delay calculation (fullDC) (1 T). (MEM=1520.92)
[11/17 01:38:58     96s] siFlow : Timing analysis mode is single, using late cdB files
[11/17 01:38:58     96s] Start AAE Lib Loading. (MEM=1532.53)
[11/17 01:38:58     96s] End AAE Lib Loading. (MEM=1561.15 CPU=0:00:00.0 Real=0:00:00.0)
[11/17 01:38:58     96s] End AAE Lib Interpolated Model. (MEM=1561.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:38:59     96s] Total number of fetched objects 4029
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[16]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[14]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[13]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[12]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[10]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[9]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[8]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[7]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[6]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[5]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[4]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[3]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[2]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[1]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[7]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:38:59     96s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:38:59     96s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/17 01:38:59     96s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:38:59     97s] Total number of fetched objects 4029
[11/17 01:38:59     97s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/17 01:39:00     97s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[11/17 01:39:00     97s] End delay calculation. (MEM=1642.06 CPU=0:00:01.1 REAL=0:00:02.0)
[11/17 01:39:00     97s] End delay calculation (fullDC). (MEM=1605.45 CPU=0:00:01.3 REAL=0:00:02.0)
[11/17 01:39:00     97s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1605.4M) ***
[11/17 01:39:00     97s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 01:39:00     97s] Set Using Default Delay Limit as 1000.
[11/17 01:39:00     97s] Set Default Net Delay as 1000 ps.
[11/17 01:39:00     97s] Set Default Net Load as 0.5 pF. 
[11/17 01:39:00     97s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/17 01:39:00     97s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1595.8M, EPOCH TIME: 1700185140.408326
[11/17 01:39:00     97s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 01:39:00     97s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1595.8M, EPOCH TIME: 1700185140.408685
[11/17 01:39:00     97s] INFO: #ExclusiveGroups=0
[11/17 01:39:00     97s] INFO: There are no Exclusive Groups.
[11/17 01:39:00     97s] *** Starting "NanoPlace(TM) placement v#8 (mem=1595.8M)" ...
[11/17 01:39:00     97s] Wait...
[11/17 01:39:01     99s] *** Build Buffered Sizing Timing Model
[11/17 01:39:01     99s] (cpu=0:00:01.5 mem=1603.8M) ***
[11/17 01:39:02     99s] *** Build Virtual Sizing Timing Model
[11/17 01:39:02     99s] (cpu=0:00:01.6 mem=1603.8M) ***
[11/17 01:39:02     99s] No user-set net weight.
[11/17 01:39:02     99s] Net fanout histogram:
[11/17 01:39:02     99s] 2		: 344 (64.5%) nets
[11/17 01:39:02     99s] 3		: 86 (16.1%) nets
[11/17 01:39:02     99s] 4     -	14	: 100 (18.8%) nets
[11/17 01:39:02     99s] 15    -	39	: 1 (0.2%) nets
[11/17 01:39:02     99s] 40    -	79	: 0 (0.0%) nets
[11/17 01:39:02     99s] 80    -	159	: 0 (0.0%) nets
[11/17 01:39:02     99s] 160   -	319	: 1 (0.2%) nets
[11/17 01:39:02     99s] 320   -	639	: 0 (0.0%) nets
[11/17 01:39:02     99s] 640   -	1279	: 0 (0.0%) nets
[11/17 01:39:02     99s] 1280  -	2559	: 0 (0.0%) nets
[11/17 01:39:02     99s] 2560  -	5119	: 1 (0.2%) nets
[11/17 01:39:02     99s] 5120+		: 0 (0.0%) nets
[11/17 01:39:02     99s] no activity file in design. spp won't run.
[11/17 01:39:02     99s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/17 01:39:02     99s] Scan chains were not defined.
[11/17 01:39:02     99s] z: 2, totalTracks: 1
[11/17 01:39:02     99s] z: 4, totalTracks: 1
[11/17 01:39:02     99s] z: 6, totalTracks: 1
[11/17 01:39:02     99s] z: 8, totalTracks: 1
[11/17 01:39:02     99s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:39:02     99s] All LLGs are deleted
[11/17 01:39:02     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1603.8M, EPOCH TIME: 1700185142.170049
[11/17 01:39:02     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1603.8M, EPOCH TIME: 1700185142.170695
[11/17 01:39:02     99s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/17 01:39:02     99s] #std cell=3751 (0 fixed + 3751 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
[11/17 01:39:02     99s] #ioInst=24 #net=533 #term=5229 #term/net=9.81, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
[11/17 01:39:02     99s] stdCell: 3751 single + 0 double + 0 multi
[11/17 01:39:02     99s] Total standard cell length = 13.1042 (mm), area = 0.0224 (mm^2)
[11/17 01:39:02     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1603.8M, EPOCH TIME: 1700185142.172533
[11/17 01:39:02     99s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1603.8M, EPOCH TIME: 1700185142.174119
[11/17 01:39:02     99s] Core basic site is CoreSite
[11/17 01:39:02     99s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1603.8M, EPOCH TIME: 1700185142.202004
[11/17 01:39:02     99s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1603.8M, EPOCH TIME: 1700185142.202566
[11/17 01:39:02     99s] Use non-trimmed site array because memory saving is not enough.
[11/17 01:39:02     99s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/17 01:39:02     99s] SiteArray: use 655,360 bytes
[11/17 01:39:02     99s] SiteArray: current memory after site array memory allocation 1604.5M
[11/17 01:39:02     99s] SiteArray: FP blocked sites are writable
[11/17 01:39:02     99s] Estimated cell power/ground rail width = 0.160 um
[11/17 01:39:02     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:39:02     99s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1604.5M, EPOCH TIME: 1700185142.206647
[11/17 01:39:02     99s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1604.5M, EPOCH TIME: 1700185142.208346
[11/17 01:39:02     99s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1604.5M, EPOCH TIME: 1700185142.210507
[11/17 01:39:02     99s] 
[11/17 01:39:02     99s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:39:02     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1604.5M, EPOCH TIME: 1700185142.212313
[11/17 01:39:02     99s] 
[11/17 01:39:02     99s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:39:02     99s] Average module density = 0.465.
[11/17 01:39:02     99s] Density for the design = 0.465.
[11/17 01:39:02     99s]        = stdcell_area 65521 sites (22408 um^2) / alloc_area 140800 sites (48154 um^2).
[11/17 01:39:02     99s] Pin Density = 0.03714.
[11/17 01:39:02     99s]             = total # of pins 5229 / total area 140800.
[11/17 01:39:02     99s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1604.5M, EPOCH TIME: 1700185142.215205
[11/17 01:39:02     99s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1604.5M, EPOCH TIME: 1700185142.216528
[11/17 01:39:02     99s] OPERPROF: Starting pre-place ADS at level 1, MEM:1604.5M, EPOCH TIME: 1700185142.216987
[11/17 01:39:02     99s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1604.5M, EPOCH TIME: 1700185142.220430
[11/17 01:39:02     99s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1604.5M, EPOCH TIME: 1700185142.220586
[11/17 01:39:02     99s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1604.5M, EPOCH TIME: 1700185142.220729
[11/17 01:39:02     99s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1604.5M, EPOCH TIME: 1700185142.220853
[11/17 01:39:02     99s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1604.5M, EPOCH TIME: 1700185142.220961
[11/17 01:39:02     99s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1604.5M, EPOCH TIME: 1700185142.221442
[11/17 01:39:02     99s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1604.5M, EPOCH TIME: 1700185142.221560
[11/17 01:39:02     99s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.000, MEM:1604.5M, EPOCH TIME: 1700185142.221736
[11/17 01:39:02     99s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1604.5M, EPOCH TIME: 1700185142.221848
[11/17 01:39:02     99s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1604.5M, EPOCH TIME: 1700185142.222041
[11/17 01:39:02     99s] ADSU 0.465 -> 0.465. site 140800.000 -> 140800.000. GS 13.680
[11/17 01:39:02     99s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.008, MEM:1604.5M, EPOCH TIME: 1700185142.225220
[11/17 01:39:02     99s] OPERPROF: Starting spMPad at level 1, MEM:1572.5M, EPOCH TIME: 1700185142.226234
[11/17 01:39:02     99s] OPERPROF:   Starting spContextMPad at level 2, MEM:1572.5M, EPOCH TIME: 1700185142.226588
[11/17 01:39:02     99s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1572.5M, EPOCH TIME: 1700185142.226698
[11/17 01:39:02     99s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1572.5M, EPOCH TIME: 1700185142.226811
[11/17 01:39:02     99s] Initial padding reaches pin density 0.386 for top
[11/17 01:39:02     99s] InitPadU 0.465 -> 0.466 for top
[11/17 01:39:02     99s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1572.5M, EPOCH TIME: 1700185142.235836
[11/17 01:39:02     99s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1572.5M, EPOCH TIME: 1700185142.237213
[11/17 01:39:02     99s] === lastAutoLevel = 8 
[11/17 01:39:02     99s] OPERPROF: Starting spInitNetWt at level 1, MEM:1572.5M, EPOCH TIME: 1700185142.239153
[11/17 01:39:02     99s] no activity file in design. spp won't run.
[11/17 01:39:02     99s] [spp] 0
[11/17 01:39:02     99s] [adp] 0:1:1:3
[11/17 01:39:02    100s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.670, REAL:0.674, MEM:1607.4M, EPOCH TIME: 1700185142.912833
[11/17 01:39:02    100s] Clock gating cells determined by native netlist tracing.
[11/17 01:39:02    100s] no activity file in design. spp won't run.
[11/17 01:39:02    100s] no activity file in design. spp won't run.
[11/17 01:39:02    100s] Effort level <high> specified for reg2reg path_group
[11/17 01:39:03    100s] OPERPROF: Starting npMain at level 1, MEM:1610.4M, EPOCH TIME: 1700185143.219594
[11/17 01:39:04    100s] OPERPROF:   Starting npPlace at level 2, MEM:1621.5M, EPOCH TIME: 1700185144.245066
[11/17 01:39:04    100s] Iteration  1: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/17 01:39:04    100s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/17 01:39:04    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1648.5M
[11/17 01:39:04    100s] Iteration  2: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/17 01:39:04    100s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/17 01:39:04    100s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1648.5M
[11/17 01:39:04    100s] exp_mt_sequential is set from setPlaceMode option to 1
[11/17 01:39:04    100s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/17 01:39:04    100s] place_exp_mt_interval set to default 32
[11/17 01:39:04    100s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/17 01:39:05    101s] Iteration  3: Total net bbox = 1.070e+03 (7.75e+02 2.95e+02)
[11/17 01:39:05    101s]               Est.  stn bbox = 2.385e+03 (1.60e+03 7.85e+02)
[11/17 01:39:05    101s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1656.4M
[11/17 01:39:05    101s] Total number of setup views is 2.
[11/17 01:39:05    101s] Total number of active setup views is 1.
[11/17 01:39:05    101s] Active setup views:
[11/17 01:39:05    101s]     AnalysisView_BC
[11/17 01:39:06    102s] Iteration  4: Total net bbox = 1.250e+03 (7.77e+02 4.73e+02)
[11/17 01:39:06    102s]               Est.  stn bbox = 2.790e+03 (1.62e+03 1.17e+03)
[11/17 01:39:06    102s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1687.8M
[11/17 01:39:06    102s] Total number of setup views is 1.
[11/17 01:39:06    102s] Total number of active setup views is 1.
[11/17 01:39:06    102s] Active setup views:
[11/17 01:39:06    102s]     AnalysisView_BC
[11/17 01:39:07    102s] Iteration  5: Total net bbox = 1.648e+03 (1.08e+03 5.64e+02)
[11/17 01:39:07    102s]               Est.  stn bbox = 3.328e+03 (2.08e+03 1.25e+03)
[11/17 01:39:07    102s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1687.8M
[11/17 01:39:07    102s] OPERPROF:   Finished npPlace at level 2, CPU:2.330, REAL:3.344, MEM:1687.8M, EPOCH TIME: 1700185147.588666
[11/17 01:39:07    102s] OPERPROF: Finished npMain at level 1, CPU:2.360, REAL:4.374, MEM:1687.8M, EPOCH TIME: 1700185147.593237
[11/17 01:39:07    102s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1687.8M, EPOCH TIME: 1700185147.596978
[11/17 01:39:07    102s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:39:07    102s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1687.8M, EPOCH TIME: 1700185147.599261
[11/17 01:39:07    102s] OPERPROF: Starting npMain at level 1, MEM:1687.8M, EPOCH TIME: 1700185147.599985
[11/17 01:39:07    102s] OPERPROF:   Starting npPlace at level 2, MEM:1687.8M, EPOCH TIME: 1700185147.624410
[11/17 01:39:07    103s] Total number of setup views is 1.
[11/17 01:39:07    103s] Total number of active setup views is 1.
[11/17 01:39:07    103s] Active setup views:
[11/17 01:39:07    103s]     AnalysisView_BC
[11/17 01:39:09    104s] Iteration  6: Total net bbox = 2.231e+03 (1.24e+03 9.92e+02)
[11/17 01:39:09    104s]               Est.  stn bbox = 4.038e+03 (2.30e+03 1.74e+03)
[11/17 01:39:09    104s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1689.3M
[11/17 01:39:09    104s] OPERPROF:   Finished npPlace at level 2, CPU:1.650, REAL:2.098, MEM:1689.3M, EPOCH TIME: 1700185149.722349
[11/17 01:39:09    104s] OPERPROF: Finished npMain at level 1, CPU:1.690, REAL:2.132, MEM:1689.3M, EPOCH TIME: 1700185149.732324
[11/17 01:39:09    104s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1689.3M, EPOCH TIME: 1700185149.733060
[11/17 01:39:09    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:39:09    104s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1689.3M, EPOCH TIME: 1700185149.733587
[11/17 01:39:09    104s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1689.3M, EPOCH TIME: 1700185149.733755
[11/17 01:39:09    104s] Starting Early Global Route rough congestion estimation: mem = 1689.3M
[11/17 01:39:09    104s] (I)      ==================== Layers =====================
[11/17 01:39:09    104s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:09    104s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:39:09    104s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:09    104s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:39:09    104s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:39:09    104s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:09    104s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:39:09    104s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:39:09    104s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:39:09    104s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:39:09    104s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:39:09    104s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:39:09    104s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:39:09    104s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:39:09    104s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:39:09    104s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:39:09    104s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:39:09    104s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:39:09    104s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:39:09    104s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:39:09    104s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:09    104s] (I)      Started Import and model ( Curr Mem: 1689.29 MB )
[11/17 01:39:09    104s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:09    104s] (I)      == Non-default Options ==
[11/17 01:39:09    104s] (I)      Print mode                                         : 2
[11/17 01:39:09    104s] (I)      Stop if highly congested                           : false
[11/17 01:39:09    104s] (I)      Maximum routing layer                              : 11
[11/17 01:39:09    104s] (I)      Assign partition pins                              : false
[11/17 01:39:09    104s] (I)      Support large GCell                                : true
[11/17 01:39:09    104s] (I)      Number of threads                                  : 1
[11/17 01:39:09    104s] (I)      Number of rows per GCell                           : 9
[11/17 01:39:09    104s] (I)      Max num rows per GCell                             : 32
[11/17 01:39:09    104s] (I)      Method to set GCell size                           : row
[11/17 01:39:09    104s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:39:09    104s] (I)      Use row-based GCell size
[11/17 01:39:09    104s] (I)      Use row-based GCell align
[11/17 01:39:09    104s] (I)      layer 0 area = 80000
[11/17 01:39:09    104s] (I)      layer 1 area = 80000
[11/17 01:39:09    104s] (I)      layer 2 area = 80000
[11/17 01:39:09    104s] (I)      layer 3 area = 80000
[11/17 01:39:09    104s] (I)      layer 4 area = 80000
[11/17 01:39:09    104s] (I)      layer 5 area = 80000
[11/17 01:39:09    104s] (I)      layer 6 area = 80000
[11/17 01:39:09    104s] (I)      layer 7 area = 80000
[11/17 01:39:09    104s] (I)      layer 8 area = 80000
[11/17 01:39:09    104s] (I)      layer 9 area = 400000
[11/17 01:39:09    104s] (I)      layer 10 area = 400000
[11/17 01:39:09    104s] (I)      GCell unit size   : 3420
[11/17 01:39:09    104s] (I)      GCell multiplier  : 9
[11/17 01:39:09    104s] (I)      GCell row height  : 3420
[11/17 01:39:09    104s] (I)      Actual row height : 3420
[11/17 01:39:09    104s] (I)      GCell align ref   : 580000 579880
[11/17 01:39:09    104s] [NR-eGR] Track table information for default rule: 
[11/17 01:39:09    104s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:39:09    104s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:39:09    104s] (I)      ==================== Default via =====================
[11/17 01:39:09    104s] (I)      +----+------------------+----------------------------+
[11/17 01:39:09    104s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:39:09    104s] (I)      +----+------------------+----------------------------+
[11/17 01:39:09    104s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:39:09    104s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:39:09    104s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:39:09    104s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:39:09    104s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:39:09    104s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:39:09    104s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:39:09    104s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:39:09    104s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:39:09    104s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:39:09    104s] (I)      +----+------------------+----------------------------+
[11/17 01:39:09    104s] [NR-eGR] Read 1116 PG shapes
[11/17 01:39:09    104s] [NR-eGR] Read 0 clock shapes
[11/17 01:39:09    104s] [NR-eGR] Read 0 other shapes
[11/17 01:39:09    104s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:39:09    104s] [NR-eGR] #Instance Blockages : 472
[11/17 01:39:09    104s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:39:09    104s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:39:09    104s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:39:09    104s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:39:09    104s] [NR-eGR] #Other Blockages    : 0
[11/17 01:39:09    104s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:39:09    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 01:39:09    104s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/17 01:39:09    104s] (I)      early_global_route_priority property id does not exist.
[11/17 01:39:09    104s] (I)      Read Num Blocks=1588  Num Prerouted Wires=0  Num CS=0
[11/17 01:39:09    104s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:09    104s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 0
[11/17 01:39:09    104s] (I)      Number of ignored nets                =      0
[11/17 01:39:09    104s] (I)      Number of connected nets              =      0
[11/17 01:39:09    104s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/17 01:39:09    104s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:39:09    104s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:39:09    104s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:39:09    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:39:09    104s] (I)      Ndr track 0 does not exist
[11/17 01:39:09    104s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:39:09    104s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:39:09    104s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:39:09    104s] (I)      Site width          :   400  (dbu)
[11/17 01:39:09    104s] (I)      Row height          :  3420  (dbu)
[11/17 01:39:09    104s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:39:09    104s] (I)      GCell width         : 30780  (dbu)
[11/17 01:39:09    104s] (I)      GCell height        : 30780  (dbu)
[11/17 01:39:09    104s] (I)      Grid                :    52    52    11
[11/17 01:39:09    104s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:39:09    104s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[11/17 01:39:09    104s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[11/17 01:39:09    104s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:39:09    104s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:39:09    104s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:39:09    104s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:39:09    104s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:39:09    104s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[11/17 01:39:09    104s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:39:09    104s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:39:09    104s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:39:09    104s] (I)      --------------------------------------------------------
[11/17 01:39:09    104s] 
[11/17 01:39:09    104s] [NR-eGR] ============ Routing rule table ============
[11/17 01:39:09    104s] [NR-eGR] Rule id: 0  Nets: 529
[11/17 01:39:09    104s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:39:09    104s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:39:09    104s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:39:09    104s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:39:09    104s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:39:09    104s] [NR-eGR] ========================================
[11/17 01:39:09    104s] [NR-eGR] 
[11/17 01:39:09    104s] (I)      =============== Blocked Tracks ===============
[11/17 01:39:09    104s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:09    104s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:39:09    104s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:09    104s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |     2 |  208000 |     7788 |         3.74% |
[11/17 01:39:09    104s] (I)      |     3 |  218972 |     3280 |         1.50% |
[11/17 01:39:09    104s] (I)      |     4 |  208000 |    17552 |         8.44% |
[11/17 01:39:09    104s] (I)      |     5 |  218972 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |     6 |  208000 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |     7 |  218972 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |     8 |  208000 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |     9 |  218972 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |    10 |   83148 |        0 |         0.00% |
[11/17 01:39:09    104s] (I)      |    11 |   87568 |       52 |         0.06% |
[11/17 01:39:09    104s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:09    104s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1689.29 MB )
[11/17 01:39:09    104s] (I)      Reset routing kernel
[11/17 01:39:09    104s] (I)      numLocalWires=8743  numGlobalNetBranches=3830  numLocalNetBranches=597
[11/17 01:39:09    104s] (I)      totalPins=5221  totalGlobalPin=406 (7.78%)
[11/17 01:39:09    104s] (I)      total 2D Cap : 1862401 = (962606 H, 899795 V)
[11/17 01:39:09    104s] (I)      
[11/17 01:39:09    104s] (I)      ============  Phase 1a Route ============
[11/17 01:39:09    104s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:39:09    104s] (I)      Usage: 292 = (178 H, 114 V) = (0.02% H, 0.01% V) = (2.739e+03um H, 1.754e+03um V)
[11/17 01:39:09    104s] (I)      
[11/17 01:39:09    104s] (I)      ============  Phase 1b Route ============
[11/17 01:39:09    104s] (I)      Usage: 292 = (178 H, 114 V) = (0.02% H, 0.01% V) = (2.739e+03um H, 1.754e+03um V)
[11/17 01:39:09    104s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/17 01:39:09    104s] 
[11/17 01:39:09    104s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 01:39:09    104s] Finished Early Global Route rough congestion estimation: mem = 1689.3M
[11/17 01:39:09    104s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.064, MEM:1689.3M, EPOCH TIME: 1700185149.798070
[11/17 01:39:09    104s] earlyGlobalRoute rough estimation gcell size 9 row height
[11/17 01:39:09    104s] OPERPROF: Starting CDPad at level 1, MEM:1689.3M, EPOCH TIME: 1700185149.798325
[11/17 01:39:09    104s] CDPadU 0.466 -> 0.483. R=0.465, N=3751, GS=15.390
[11/17 01:39:09    104s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.022, MEM:1689.3M, EPOCH TIME: 1700185149.820789
[11/17 01:39:09    104s] OPERPROF: Starting npMain at level 1, MEM:1689.3M, EPOCH TIME: 1700185149.821804
[11/17 01:39:09    104s] OPERPROF:   Starting npPlace at level 2, MEM:1689.3M, EPOCH TIME: 1700185149.846722
[11/17 01:39:09    104s] Total number of setup views is 1.
[11/17 01:39:09    104s] Total number of active setup views is 1.
[11/17 01:39:09    104s] Active setup views:
[11/17 01:39:09    104s]     AnalysisView_BC
[11/17 01:39:09    104s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.021, MEM:1694.8M, EPOCH TIME: 1700185149.867671
[11/17 01:39:09    104s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.054, MEM:1694.8M, EPOCH TIME: 1700185149.876126
[11/17 01:39:09    104s] Global placement CDP skipped at cutLevel 7.
[11/17 01:39:09    104s] Iteration  7: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/17 01:39:09    104s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/17 01:39:09    104s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1694.8M
[11/17 01:39:10    105s] 
[11/17 01:39:10    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/17 01:39:10    105s] TLC MultiMap info (StdDelay):
[11/17 01:39:10    105s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/17 01:39:10    105s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/17 01:39:10    105s]  Setting StdDelay to: 9.9ps
[11/17 01:39:10    105s] 
[11/17 01:39:10    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/17 01:39:10    105s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: -3742.4ps stdDelay: 9.9ps
[11/17 01:39:10    105s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: -3742.4ps stdDelay: 9.9ps
[11/17 01:39:10    105s] Iteration  8: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/17 01:39:10    105s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/17 01:39:10    105s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1694.8M
[11/17 01:39:10    105s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1694.8M, EPOCH TIME: 1700185150.432838
[11/17 01:39:10    105s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:39:10    105s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1694.8M, EPOCH TIME: 1700185150.433553
[11/17 01:39:10    105s] Legalizing MH Cells... 0 / 0 (level 8)
[11/17 01:39:10    105s] No instances found in the vector
[11/17 01:39:10    105s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1694.8M, DRC: 0)
[11/17 01:39:10    105s] 0 (out of 0) MH cells were successfully legalized.
[11/17 01:39:10    105s] OPERPROF: Starting npMain at level 1, MEM:1694.8M, EPOCH TIME: 1700185150.434133
[11/17 01:39:10    105s] OPERPROF:   Starting npPlace at level 2, MEM:1694.8M, EPOCH TIME: 1700185150.457945
[11/17 01:39:10    105s] Total number of setup views is 1.
[11/17 01:39:10    105s] Total number of active setup views is 1.
[11/17 01:39:10    105s] Active setup views:
[11/17 01:39:10    105s]     AnalysisView_BC
[11/17 01:39:12    107s] Total number of setup views is 1.
[11/17 01:39:12    107s] Total number of active setup views is 1.
[11/17 01:39:12    107s] Active setup views:
[11/17 01:39:12    107s]     AnalysisView_BC
[11/17 01:39:15    110s] Total number of setup views is 1.
[11/17 01:39:15    110s] Total number of active setup views is 1.
[11/17 01:39:15    110s] Active setup views:
[11/17 01:39:15    110s]     AnalysisView_BC
[11/17 01:39:17    112s] Iteration  9: Total net bbox = 4.237e+03 (2.14e+03 2.10e+03)
[11/17 01:39:17    112s]               Est.  stn bbox = 6.253e+03 (3.24e+03 3.01e+03)
[11/17 01:39:17    112s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1690.8M
[11/17 01:39:17    112s] GP RA stats: MHOnly 0 nrInst 3751 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/17 01:39:17    112s] Total number of setup views is 1.
[11/17 01:39:17    112s] Total number of active setup views is 1.
[11/17 01:39:17    112s] Active setup views:
[11/17 01:39:17    112s]     AnalysisView_BC
[11/17 01:39:18    112s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1692.8M, EPOCH TIME: 1700185158.420637
[11/17 01:39:18    112s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1692.8M, EPOCH TIME: 1700185158.420940
[11/17 01:39:18    112s] Iteration 10: Total net bbox = 3.054e+03 (1.53e+03 1.53e+03)
[11/17 01:39:18    112s]               Est.  stn bbox = 4.991e+03 (2.60e+03 2.39e+03)
[11/17 01:39:18    112s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1692.8M
[11/17 01:39:18    112s] OPERPROF:   Finished npPlace at level 2, CPU:7.330, REAL:7.964, MEM:1692.8M, EPOCH TIME: 1700185158.421939
[11/17 01:39:18    112s] OPERPROF: Finished npMain at level 1, CPU:7.370, REAL:7.997, MEM:1692.8M, EPOCH TIME: 1700185158.430636
[11/17 01:39:18    112s] Iteration 11: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/17 01:39:18    112s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/17 01:39:18    112s]               cpu = 0:00:07.4 real = 0:00:08.0 mem = 1692.8M
[11/17 01:39:18    112s] Iteration 12: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/17 01:39:18    112s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/17 01:39:18    112s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1692.8M
[11/17 01:39:18    112s] [adp] clock
[11/17 01:39:18    112s] [adp] weight, nr nets, wire length
[11/17 01:39:18    112s] [adp]      0        2  388.868500
[11/17 01:39:18    112s] [adp] data
[11/17 01:39:18    112s] [adp] weight, nr nets, wire length
[11/17 01:39:18    112s] [adp]      0      531  3705.189000
[11/17 01:39:18    112s] [adp] 0.000000|0.000000|0.000000
[11/17 01:39:18    112s] Iteration 13: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/17 01:39:18    112s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/17 01:39:18    112s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1692.8M
[11/17 01:39:18    112s] *** cost = 4.094e+03 (2.52e+03 1.58e+03) (cpu for global=0:00:12.4) real=0:00:16.0***
[11/17 01:39:18    112s] Info: 1 clock gating cells identified, 0 (on average) moved 0/3
[11/17 01:39:18    112s] Saved padding area to DB
[11/17 01:39:18    112s] All LLGs are deleted
[11/17 01:39:18    112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1692.8M, EPOCH TIME: 1700185158.482863
[11/17 01:39:18    112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1692.8M, EPOCH TIME: 1700185158.483407
[11/17 01:39:18    112s] Solver runtime cpu: 0:00:10.9 real: 0:00:12.9
[11/17 01:39:18    112s] Core Placement runtime cpu: 0:00:11.5 real: 0:00:14.0
[11/17 01:39:18    112s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 01:39:18    112s] Type 'man IMPSP-9025' for more detail.
[11/17 01:39:18    112s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1692.8M, EPOCH TIME: 1700185158.485883
[11/17 01:39:18    112s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1692.8M, EPOCH TIME: 1700185158.486112
[11/17 01:39:18    112s] z: 2, totalTracks: 1
[11/17 01:39:18    112s] z: 4, totalTracks: 1
[11/17 01:39:18    112s] z: 6, totalTracks: 1
[11/17 01:39:18    112s] z: 8, totalTracks: 1
[11/17 01:39:18    112s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:39:18    112s] All LLGs are deleted
[11/17 01:39:18    112s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1692.8M, EPOCH TIME: 1700185158.491959
[11/17 01:39:18    112s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1692.8M, EPOCH TIME: 1700185158.492452
[11/17 01:39:18    112s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1692.8M, EPOCH TIME: 1700185158.493475
[11/17 01:39:18    112s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1692.8M, EPOCH TIME: 1700185158.495083
[11/17 01:39:18    112s] Core basic site is CoreSite
[11/17 01:39:18    112s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1692.8M, EPOCH TIME: 1700185158.522741
[11/17 01:39:18    112s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1692.8M, EPOCH TIME: 1700185158.523649
[11/17 01:39:18    112s] Fast DP-INIT is on for default
[11/17 01:39:18    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:39:18    112s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:1692.8M, EPOCH TIME: 1700185158.528086
[11/17 01:39:18    112s] 
[11/17 01:39:18    112s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:39:18    112s] OPERPROF:       Starting CMU at level 4, MEM:1692.8M, EPOCH TIME: 1700185158.529342
[11/17 01:39:18    112s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1692.8M, EPOCH TIME: 1700185158.530498
[11/17 01:39:18    112s] 
[11/17 01:39:18    112s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:39:18    112s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1692.8M, EPOCH TIME: 1700185158.531219
[11/17 01:39:18    112s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1692.8M, EPOCH TIME: 1700185158.531335
[11/17 01:39:18    112s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1692.8M, EPOCH TIME: 1700185158.531455
[11/17 01:39:18    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1692.8MB).
[11/17 01:39:18    112s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.048, MEM:1692.8M, EPOCH TIME: 1700185158.534010
[11/17 01:39:18    112s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.048, MEM:1692.8M, EPOCH TIME: 1700185158.534139
[11/17 01:39:18    112s] TDRefine: refinePlace mode is spiral
[11/17 01:39:18    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9364.1
[11/17 01:39:18    112s] OPERPROF: Starting RefinePlace at level 1, MEM:1692.8M, EPOCH TIME: 1700185158.534313
[11/17 01:39:18    112s] *** Starting refinePlace (0:01:53 mem=1692.8M) ***
[11/17 01:39:18    112s] Total net bbox length = 4.094e+03 (2.519e+03 1.575e+03) (ext = 2.761e+02)
[11/17 01:39:18    112s] 
[11/17 01:39:18    112s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:39:18    112s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/17 01:39:18    112s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:18    112s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:18    112s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1692.8M, EPOCH TIME: 1700185158.544556
[11/17 01:39:18    112s] Starting refinePlace ...
[11/17 01:39:18    112s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:18    112s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:18    112s] ** Cut row section cpu time 0:00:00.0.
[11/17 01:39:18    112s]    Spread Effort: high, standalone mode, useDDP on.
[11/17 01:39:18    112s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1692.8MB) @(0:01:53 - 0:01:53).
[11/17 01:39:18    112s] Move report: preRPlace moves 3750 insts, mean move: 0.49 um, max move: 8.59 um 
[11/17 01:39:18    112s] 	Max move on inst (risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]): (408.88, 341.22) --> (405.40, 336.11)
[11/17 01:39:18    112s] 	Length: 33 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX8
[11/17 01:39:18    112s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 01:39:18    112s] Placement tweakage begins.
[11/17 01:39:18    112s] wire length = 1.541e+04
[11/17 01:39:18    113s] wire length = 1.512e+04
[11/17 01:39:18    113s] Placement tweakage ends.
[11/17 01:39:18    113s] Move report: tweak moves 154 insts, mean move: 4.94 um, max move: 19.80 um 
[11/17 01:39:18    113s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (347.80, 358.34) --> (367.60, 358.34)
[11/17 01:39:18    113s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1692.8MB) @(0:01:53 - 0:01:53).
[11/17 01:39:18    113s] 
[11/17 01:39:18    113s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/17 01:39:19    113s] Move report: legalization moves 251 insts, mean move: 1.27 um, max move: 16.13 um spiral
[11/17 01:39:19    113s] 	Max move on inst (risc_v_top_i_g32816__39064): (390.80, 368.60) --> (379.80, 373.73)
[11/17 01:39:19    113s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[11/17 01:39:19    113s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/17 01:39:19    113s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1692.8MB) @(0:01:53 - 0:01:53).
[11/17 01:39:19    113s] Move report: Detail placement moves 3750 insts, mean move: 0.61 um, max move: 20.18 um 
[11/17 01:39:19    113s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (349.13, 356.64) --> (367.60, 358.34)
[11/17 01:39:19    113s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1692.8MB
[11/17 01:39:19    113s] Statistics of distance of Instance movement in refine placement:
[11/17 01:39:19    113s]   maximum (X+Y) =        20.18 um
[11/17 01:39:19    113s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]) with max move: (349.126, 356.635) -> (367.6, 358.34)
[11/17 01:39:19    113s]   mean    (X+Y) =         0.61 um
[11/17 01:39:19    113s] Total instances flipped for legalization: 1
[11/17 01:39:19    113s] Summary Report:
[11/17 01:39:19    113s] Instances move: 3750 (out of 3751 movable)
[11/17 01:39:19    113s] Instances flipped: 1
[11/17 01:39:19    113s] Mean displacement: 0.61 um
[11/17 01:39:19    113s] Max displacement: 20.18 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[66][22]) (349.126, 356.635) -> (367.6, 358.34)
[11/17 01:39:19    113s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[11/17 01:39:19    113s] Total instances moved : 3750
[11/17 01:39:19    113s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.480, REAL:0.496, MEM:1692.8M, EPOCH TIME: 1700185159.040077
[11/17 01:39:19    113s] Total net bbox length = 5.288e+03 (2.915e+03 2.373e+03) (ext = 2.704e+02)
[11/17 01:39:19    113s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1692.8MB
[11/17 01:39:19    113s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1692.8MB) @(0:01:53 - 0:01:53).
[11/17 01:39:19    113s] *** Finished refinePlace (0:01:53 mem=1692.8M) ***
[11/17 01:39:19    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9364.1
[11/17 01:39:19    113s] OPERPROF: Finished RefinePlace at level 1, CPU:0.490, REAL:0.508, MEM:1692.8M, EPOCH TIME: 1700185159.041958
[11/17 01:39:19    113s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1692.8M, EPOCH TIME: 1700185159.042085
[11/17 01:39:19    113s] All LLGs are deleted
[11/17 01:39:19    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1692.8M, EPOCH TIME: 1700185159.044945
[11/17 01:39:19    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1692.8M, EPOCH TIME: 1700185159.047325
[11/17 01:39:19    113s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1681.8M, EPOCH TIME: 1700185159.053270
[11/17 01:39:19    113s] *** End of Placement (cpu=0:00:15.5, real=0:00:19.0, mem=1681.8M) ***
[11/17 01:39:19    113s] z: 2, totalTracks: 1
[11/17 01:39:19    113s] z: 4, totalTracks: 1
[11/17 01:39:19    113s] z: 6, totalTracks: 1
[11/17 01:39:19    113s] z: 8, totalTracks: 1
[11/17 01:39:19    113s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:39:19    113s] All LLGs are deleted
[11/17 01:39:19    113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1681.8M, EPOCH TIME: 1700185159.060330
[11/17 01:39:19    113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1681.8M, EPOCH TIME: 1700185159.060908
[11/17 01:39:19    113s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1681.8M, EPOCH TIME: 1700185159.061728
[11/17 01:39:19    113s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1681.8M, EPOCH TIME: 1700185159.063295
[11/17 01:39:19    113s] Core basic site is CoreSite
[11/17 01:39:19    113s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1681.8M, EPOCH TIME: 1700185159.091759
[11/17 01:39:19    113s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1681.8M, EPOCH TIME: 1700185159.092714
[11/17 01:39:19    113s] Fast DP-INIT is on for default
[11/17 01:39:19    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:39:19    113s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1681.8M, EPOCH TIME: 1700185159.101651
[11/17 01:39:19    113s] 
[11/17 01:39:19    113s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:39:19    113s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1681.8M, EPOCH TIME: 1700185159.103264
[11/17 01:39:19    113s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1681.8M, EPOCH TIME: 1700185159.104954
[11/17 01:39:19    113s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1681.8M, EPOCH TIME: 1700185159.106331
[11/17 01:39:19    113s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1681.8M, EPOCH TIME: 1700185159.108791
[11/17 01:39:19    113s] default core: bins with density > 0.750 = 24.26 % ( 41 / 169 )
[11/17 01:39:19    113s] Density distribution unevenness ratio = 35.301%
[11/17 01:39:19    113s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.004, MEM:1681.8M, EPOCH TIME: 1700185159.109030
[11/17 01:39:19    113s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1681.8M, EPOCH TIME: 1700185159.109140
[11/17 01:39:19    113s] All LLGs are deleted
[11/17 01:39:19    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1681.8M, EPOCH TIME: 1700185159.112394
[11/17 01:39:19    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1681.8M, EPOCH TIME: 1700185159.112866
[11/17 01:39:19    113s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1681.8M, EPOCH TIME: 1700185159.115531
[11/17 01:39:19    113s] *** Free Virtual Timing Model ...(mem=1681.8M)
[11/17 01:39:19    113s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 01:39:19    113s] Set Using Default Delay Limit as 101.
[11/17 01:39:19    113s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 01:39:19    113s] Set Default Net Delay as 0 ps.
[11/17 01:39:19    113s] Set Default Net Load as 0 pF. 
[11/17 01:39:19    113s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 01:39:19    113s] Effort level <high> specified for reg2reg_tmp.9364 path_group
[11/17 01:39:19    113s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/17 01:39:19    113s] #################################################################################
[11/17 01:39:19    113s] # Design Stage: PreRoute
[11/17 01:39:19    113s] # Design Name: risc_v_Pad_Frame
[11/17 01:39:19    113s] # Design Mode: 90nm
[11/17 01:39:19    113s] # Analysis Mode: MMMC Non-OCV 
[11/17 01:39:19    113s] # Parasitics Mode: No SPEF/RCDB 
[11/17 01:39:19    113s] # Signoff Settings: SI Off 
[11/17 01:39:19    113s] #################################################################################
[11/17 01:39:19    113s] Calculate delays in Single mode...
[11/17 01:39:19    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 1670.2M, InitMEM = 1670.2M)
[11/17 01:39:19    113s] Start delay calculation (fullDC) (1 T). (MEM=1670.18)
[11/17 01:39:19    113s] End AAE Lib Interpolated Model. (MEM=1681.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:39:20    114s] Total number of fetched objects 4029
[11/17 01:39:20    114s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/17 01:39:20    114s] End delay calculation. (MEM=1698.22 CPU=0:00:00.6 REAL=0:00:01.0)
[11/17 01:39:20    114s] End delay calculation (fullDC). (MEM=1698.22 CPU=0:00:00.7 REAL=0:00:01.0)
[11/17 01:39:20    114s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1698.2M) ***
[11/17 01:39:20    114s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 01:39:20    114s] Set Using Default Delay Limit as 1000.
[11/17 01:39:20    114s] Set Default Net Delay as 1000 ps.
[11/17 01:39:20    114s] Set Default Net Load as 0.5 pF. 
[11/17 01:39:20    114s] Info: Disable timing driven in postCTS congRepair.
[11/17 01:39:20    114s] 
[11/17 01:39:20    114s] Starting congRepair ...
[11/17 01:39:20    114s] User Input Parameters:
[11/17 01:39:20    114s] - Congestion Driven    : On
[11/17 01:39:20    114s] - Timing Driven        : Off
[11/17 01:39:20    114s] - Area-Violation Based : On
[11/17 01:39:20    114s] - Start Rollback Level : -5
[11/17 01:39:20    114s] - Legalized            : On
[11/17 01:39:20    114s] - Window Based         : Off
[11/17 01:39:20    114s] - eDen incr mode       : Off
[11/17 01:39:20    114s] - Small incr mode      : Off
[11/17 01:39:20    114s] 
[11/17 01:39:20    114s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1688.6M, EPOCH TIME: 1700185160.663874
[11/17 01:39:20    114s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1688.6M, EPOCH TIME: 1700185160.672534
[11/17 01:39:20    114s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1688.6M, EPOCH TIME: 1700185160.672739
[11/17 01:39:20    114s] Starting Early Global Route congestion estimation: mem = 1688.6M
[11/17 01:39:20    114s] (I)      ==================== Layers =====================
[11/17 01:39:20    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:20    114s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:39:20    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:20    114s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:39:20    114s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:39:20    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:20    114s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:39:20    114s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:39:20    114s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:39:20    114s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:39:20    114s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:39:20    114s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:39:20    114s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:39:20    114s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:39:20    114s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:39:20    114s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:39:20    114s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:39:20    114s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:39:20    114s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:39:20    114s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:39:20    114s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:39:20    114s] (I)      Started Import and model ( Curr Mem: 1688.61 MB )
[11/17 01:39:20    114s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:39:20    114s] (I)      == Non-default Options ==
[11/17 01:39:20    114s] (I)      Maximum routing layer                              : 11
[11/17 01:39:20    114s] (I)      Number of threads                                  : 1
[11/17 01:39:20    114s] (I)      Use non-blocking free Dbs wires                    : false
[11/17 01:39:20    114s] (I)      Method to set GCell size                           : row
[11/17 01:39:20    114s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:39:20    114s] (I)      Use row-based GCell size
[11/17 01:39:20    114s] (I)      Use row-based GCell align
[11/17 01:39:20    114s] (I)      layer 0 area = 80000
[11/17 01:39:20    114s] (I)      layer 1 area = 80000
[11/17 01:39:20    114s] (I)      layer 2 area = 80000
[11/17 01:39:20    114s] (I)      layer 3 area = 80000
[11/17 01:39:20    114s] (I)      layer 4 area = 80000
[11/17 01:39:20    114s] (I)      layer 5 area = 80000
[11/17 01:39:20    114s] (I)      layer 6 area = 80000
[11/17 01:39:20    114s] (I)      layer 7 area = 80000
[11/17 01:39:20    114s] (I)      layer 8 area = 80000
[11/17 01:39:20    114s] (I)      layer 9 area = 400000
[11/17 01:39:20    114s] (I)      layer 10 area = 400000
[11/17 01:39:20    114s] (I)      GCell unit size   : 3420
[11/17 01:39:20    114s] (I)      GCell multiplier  : 1
[11/17 01:39:20    114s] (I)      GCell row height  : 3420
[11/17 01:39:20    114s] (I)      Actual row height : 3420
[11/17 01:39:20    114s] (I)      GCell align ref   : 580000 579880
[11/17 01:39:20    114s] [NR-eGR] Track table information for default rule: 
[11/17 01:39:20    114s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:39:20    114s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:39:20    114s] (I)      ==================== Default via =====================
[11/17 01:39:20    114s] (I)      +----+------------------+----------------------------+
[11/17 01:39:20    114s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:39:20    114s] (I)      +----+------------------+----------------------------+
[11/17 01:39:20    114s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:39:20    114s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:39:20    114s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:39:20    114s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:39:20    114s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:39:20    114s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:39:20    114s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:39:20    114s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:39:20    114s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:39:20    114s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:39:20    114s] (I)      +----+------------------+----------------------------+
[11/17 01:39:20    114s] [NR-eGR] Read 1116 PG shapes
[11/17 01:39:20    114s] [NR-eGR] Read 0 clock shapes
[11/17 01:39:20    114s] [NR-eGR] Read 0 other shapes
[11/17 01:39:20    114s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:39:20    114s] [NR-eGR] #Instance Blockages : 472
[11/17 01:39:20    114s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:39:20    114s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:39:20    114s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:39:20    114s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:39:20    114s] [NR-eGR] #Other Blockages    : 0
[11/17 01:39:20    114s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:39:20    114s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 01:39:20    114s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/17 01:39:20    114s] (I)      early_global_route_priority property id does not exist.
[11/17 01:39:20    114s] (I)      Read Num Blocks=1588  Num Prerouted Wires=0  Num CS=0
[11/17 01:39:20    114s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 01:39:20    114s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 0
[11/17 01:39:20    114s] (I)      Number of ignored nets                =      0
[11/17 01:39:20    114s] (I)      Number of connected nets              =      0
[11/17 01:39:20    114s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/17 01:39:20    114s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:39:20    114s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:39:20    114s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:39:20    114s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:39:20    114s] (I)      Ndr track 0 does not exist
[11/17 01:39:20    114s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:39:20    114s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:39:20    114s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:39:20    114s] (I)      Site width          :   400  (dbu)
[11/17 01:39:20    114s] (I)      Row height          :  3420  (dbu)
[11/17 01:39:20    114s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:39:20    114s] (I)      GCell width         :  3420  (dbu)
[11/17 01:39:20    114s] (I)      GCell height        :  3420  (dbu)
[11/17 01:39:20    114s] (I)      Grid                :   468   468    11
[11/17 01:39:20    114s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:39:20    114s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:39:20    114s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:39:20    114s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:39:20    114s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:39:20    114s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:39:20    114s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:39:20    114s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:39:20    114s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:39:20    114s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:39:20    114s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:39:20    114s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:39:20    114s] (I)      --------------------------------------------------------
[11/17 01:39:20    114s] 
[11/17 01:39:20    114s] [NR-eGR] ============ Routing rule table ============
[11/17 01:39:20    114s] [NR-eGR] Rule id: 0  Nets: 529
[11/17 01:39:20    114s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:39:20    114s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:39:20    114s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:39:20    114s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:39:20    114s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:39:20    114s] [NR-eGR] ========================================
[11/17 01:39:20    114s] [NR-eGR] 
[11/17 01:39:20    114s] (I)      =============== Blocked Tracks ===============
[11/17 01:39:20    114s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:20    114s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:39:20    114s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:20    114s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |     2 | 1872000 |    48852 |         2.61% |
[11/17 01:39:20    114s] (I)      |     3 | 1970748 |     8082 |         0.41% |
[11/17 01:39:20    114s] (I)      |     4 | 1872000 |    93862 |         5.01% |
[11/17 01:39:20    114s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:39:20    114s] (I)      |    11 |  788112 |      115 |         0.01% |
[11/17 01:39:20    114s] (I)      +-------+---------+----------+---------------+
[11/17 01:39:20    114s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1688.61 MB )
[11/17 01:39:20    114s] (I)      Reset routing kernel
[11/17 01:39:20    114s] (I)      Started Global Routing ( Curr Mem: 1688.61 MB )
[11/17 01:39:20    114s] (I)      totalPins=5221  totalGlobalPin=5191 (99.43%)
[11/17 01:39:20    115s] (I)      total 2D Cap : 16768729 = (8664078 H, 8104651 V)
[11/17 01:39:20    115s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1a Route ============
[11/17 01:39:20    115s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1b Route ============
[11/17 01:39:20    115s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:39:20    115s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/17 01:39:20    115s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/17 01:39:20    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1c Route ============
[11/17 01:39:20    115s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1d Route ============
[11/17 01:39:20    115s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1e Route ============
[11/17 01:39:20    115s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:39:20    115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/17 01:39:20    115s] (I)      
[11/17 01:39:20    115s] (I)      ============  Phase 1l Route ============
[11/17 01:39:21    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/17 01:39:21    115s] (I)      Layer  2:    1820673      5223         0       34303     1834351    ( 1.84%) 
[11/17 01:39:21    115s] (I)      Layer  3:    1959822      4077         0        2943     1964061    ( 0.15%) 
[11/17 01:39:21    115s] (I)      Layer  4:    1785422        28         0       60748     1807906    ( 3.25%) 
[11/17 01:39:21    115s] (I)      Layer  5:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Layer 11:     786344         0         0          36      786766    ( 0.00%) 
[11/17 01:39:21    115s] (I)      Total:      16734605      9328         0       98028    16778862    ( 0.58%) 
[11/17 01:39:21    115s] (I)      
[11/17 01:39:21    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:39:21    115s] [NR-eGR]                        OverCon            
[11/17 01:39:21    115s] [NR-eGR]                         #Gcell     %Gcell
[11/17 01:39:21    115s] [NR-eGR]        Layer             (1-0)    OverCon
[11/17 01:39:21    115s] [NR-eGR] ----------------------------------------------
[11/17 01:39:21    115s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR] ----------------------------------------------
[11/17 01:39:21    115s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/17 01:39:21    115s] [NR-eGR] 
[11/17 01:39:21    115s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1696.61 MB )
[11/17 01:39:21    115s] (I)      total 2D Cap : 16770968 = (8664276 H, 8106692 V)
[11/17 01:39:21    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 01:39:21    115s] Early Global Route congestion estimation runtime: 0.52 seconds, mem = 1696.6M
[11/17 01:39:21    115s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.520, REAL:0.520, MEM:1696.6M, EPOCH TIME: 1700185161.192750
[11/17 01:39:21    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:1696.6M, EPOCH TIME: 1700185161.192868
[11/17 01:39:21    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:39:21    115s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:39:21    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:39:21    115s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 01:39:21    115s] [hotspot] +------------+---------------+---------------+
[11/17 01:39:21    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 01:39:21    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 01:39:21    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1696.6M, EPOCH TIME: 1700185161.200898
[11/17 01:39:21    115s] Skipped repairing congestion.
[11/17 01:39:21    115s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1696.6M, EPOCH TIME: 1700185161.201117
[11/17 01:39:21    115s] Starting Early Global Route wiring: mem = 1696.6M
[11/17 01:39:21    115s] (I)      ============= Track Assignment ============
[11/17 01:39:21    115s] (I)      Started Track Assignment (1T) ( Curr Mem: 1696.61 MB )
[11/17 01:39:21    115s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/17 01:39:21    115s] (I)      Run Multi-thread track assignment
[11/17 01:39:21    115s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1696.61 MB )
[11/17 01:39:21    115s] (I)      Started Export ( Curr Mem: 1696.61 MB )
[11/17 01:39:21    115s] [NR-eGR]                  Length (um)   Vias 
[11/17 01:39:21    115s] [NR-eGR] ------------------------------------
[11/17 01:39:21    115s] [NR-eGR]  Metal1   (1H)             0   5218 
[11/17 01:39:21    115s] [NR-eGR]  Metal2   (2V)          8050   7873 
[11/17 01:39:21    115s] [NR-eGR]  Metal3   (3H)          7461     64 
[11/17 01:39:21    115s] [NR-eGR]  Metal4   (4V)            55      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal5   (5H)             0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal6   (6V)             0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal7   (7H)             0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal8   (8V)             0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal9   (9H)             0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal10  (10V)            0      0 
[11/17 01:39:21    115s] [NR-eGR]  Metal11  (11H)            0      0 
[11/17 01:39:21    115s] [NR-eGR] ------------------------------------
[11/17 01:39:21    115s] [NR-eGR]           Total        15566  13155 
[11/17 01:39:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:39:21    115s] [NR-eGR] Total half perimeter of net bounding box: 5289um
[11/17 01:39:21    115s] [NR-eGR] Total length: 15566um, number of vias: 13155
[11/17 01:39:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:39:21    115s] [NR-eGR] Total eGR-routed clock nets wire length: 9302um, number of vias: 8844
[11/17 01:39:21    115s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:39:21    115s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1696.61 MB )
[11/17 01:39:21    115s] Early Global Route wiring runtime: 0.18 seconds, mem = 1648.6M
[11/17 01:39:21    115s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.180, REAL:0.177, MEM:1648.6M, EPOCH TIME: 1700185161.378299
[11/17 01:39:21    115s] Tdgp not successfully inited but do clear! skip clearing
[11/17 01:39:21    115s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[11/17 01:39:21    115s] *** Finishing placeDesign default flow ***
[11/17 01:39:21    115s] **placeDesign ... cpu = 0: 0:21, real = 0: 0:24, mem = 1637.6M **
[11/17 01:39:21    115s] 
[11/17 01:39:21    115s] Optimization is working on the following views:
[11/17 01:39:21    115s]   Setup views: AnalysisView_WC AnalysisView_BC 
[11/17 01:39:21    115s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[11/17 01:39:21    115s] Tdgp not successfully inited but do clear! skip clearing
[11/17 01:39:21    115s] 
[11/17 01:39:21    115s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:39:21    115s] Severity  ID               Count  Summary                                  
[11/17 01:39:21    115s] WARNING   IMPMSMV-1810      7610  Net %s, driver %s (cell %s) voltage %g d...
[11/17 01:39:21    115s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/17 01:39:21    115s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/17 01:39:21    115s] *** Message Summary: 7613 warning(s), 0 error(s)
[11/17 01:39:21    115s] 
[11/17 01:39:31    117s] <CMD> setDrawView place
[11/17 01:40:05    122s] <CMD> checkPlace
[11/17 01:40:05    122s] OPERPROF: Starting checkPlace at level 1, MEM:1643.5M, EPOCH TIME: 1700185205.781143
[11/17 01:40:05    122s] z: 2, totalTracks: 1
[11/17 01:40:05    122s] z: 4, totalTracks: 1
[11/17 01:40:05    122s] z: 6, totalTracks: 1
[11/17 01:40:05    122s] z: 8, totalTracks: 1
[11/17 01:40:05    122s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:40:05    123s] All LLGs are deleted
[11/17 01:40:05    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1643.5M, EPOCH TIME: 1700185205.787547
[11/17 01:40:05    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1643.5M, EPOCH TIME: 1700185205.788186
[11/17 01:40:05    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1643.5M, EPOCH TIME: 1700185205.788442
[11/17 01:40:05    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1643.5M, EPOCH TIME: 1700185205.790068
[11/17 01:40:05    123s] Core basic site is CoreSite
[11/17 01:40:05    123s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1643.5M, EPOCH TIME: 1700185205.818053
[11/17 01:40:05    123s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1643.5M, EPOCH TIME: 1700185205.818999
[11/17 01:40:05    123s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/17 01:40:05    123s] SiteArray: use 655,360 bytes
[11/17 01:40:05    123s] SiteArray: current memory after site array memory allocation 1643.5M
[11/17 01:40:05    123s] SiteArray: FP blocked sites are writable
[11/17 01:40:05    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:40:05    123s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1643.5M, EPOCH TIME: 1700185205.822985
[11/17 01:40:05    123s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1643.5M, EPOCH TIME: 1700185205.825133
[11/17 01:40:05    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1643.5M, EPOCH TIME: 1700185205.826996
[11/17 01:40:05    123s] 
[11/17 01:40:05    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:40:05    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:1643.5M, EPOCH TIME: 1700185205.828109
[11/17 01:40:05    123s] Begin checking placement ... (start mem=1643.5M, init mem=1643.5M)
[11/17 01:40:05    123s] Begin checking exclusive groups violation ...
[11/17 01:40:05    123s] There are 0 groups to check, max #box is 0, total #box is 0
[11/17 01:40:05    123s] Finished checking exclusive groups violations. Found 0 Vio.
[11/17 01:40:05    123s] 
[11/17 01:40:05    123s] Running CheckPlace using 1 thread in normal mode...
[11/17 01:40:05    123s] 
[11/17 01:40:05    123s] ...checkPlace normal is done!
[11/17 01:40:05    123s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1643.5M, EPOCH TIME: 1700185205.907155
[11/17 01:40:05    123s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1643.5M, EPOCH TIME: 1700185205.909385
[11/17 01:40:05    123s] *info: Placed = 3751          
[11/17 01:40:05    123s] *info: Unplaced = 0           
[11/17 01:40:05    123s] Placement Density:46.53%(22408/48154)
[11/17 01:40:05    123s] Placement Density (including fixed std cells):46.53%(22408/48154)
[11/17 01:40:05    123s] All LLGs are deleted
[11/17 01:40:05    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1643.5M, EPOCH TIME: 1700185205.911939
[11/17 01:40:05    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1643.5M, EPOCH TIME: 1700185205.913408
[11/17 01:40:05    123s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1643.5M)
[11/17 01:40:05    123s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.134, MEM:1643.5M, EPOCH TIME: 1700185205.915097
[11/17 01:40:05    123s] <CMD> checkPinAssignment -report_violating_pin
[11/17 01:40:05    123s] #% Begin checkPinAssignment (date=11/17 01:40:05, mem=1311.5M)
[11/17 01:40:05    123s] Checking pins of top cell risc_v_Pad_Frame ... completed
[11/17 01:40:05    123s] 
[11/17 01:40:05    123s] ==================================================================================================================================
[11/17 01:40:05    123s]                                                     checkPinAssignment Summary
[11/17 01:40:05    123s] ==================================================================================================================================
[11/17 01:40:05    123s] Partition          | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[11/17 01:40:05    123s] ==================================================================================================================================
[11/17 01:40:05    123s] risc_v_Pad_Frame   |     4 |      4 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        4 |
[11/17 01:40:05    123s] ==================================================================================================================================
[11/17 01:40:05    123s] TOTAL              |     4 |      4 |      0 |       0 |        0 |                0 |      0 |          0 |        0 |        4 |
[11/17 01:40:05    123s] ==================================================================================================================================
[11/17 01:40:05    123s] #% End checkPinAssignment (date=11/17 01:40:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.8M, current mem=1313.8M)
[11/17 01:40:05    123s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/17 01:40:06    123s] <CMD> timeDesign -preCTS -prefix preCTS_setup
[11/17 01:40:06    123s] AAE DB initialization (MEM=1640.48 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/17 01:40:06    123s] #optDebug: fT-S <1 1 0 0 0>
[11/17 01:40:06    123s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/17 01:40:06    123s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/17 01:40:06    123s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:03.3/0:07:23.5 (0.3), mem = 1640.5M
[11/17 01:40:06    123s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1640.5M, EPOCH TIME: 1700185206.174182
[11/17 01:40:06    123s] All LLGs are deleted
[11/17 01:40:06    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.5M, EPOCH TIME: 1700185206.174388
[11/17 01:40:06    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1640.5M, EPOCH TIME: 1700185206.174541
[11/17 01:40:06    123s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1640.5M, EPOCH TIME: 1700185206.174720
[11/17 01:40:06    123s] Start to check current routing status for nets...
[11/17 01:40:06    123s] All nets are already routed correctly.
[11/17 01:40:06    123s] End to check current routing status for nets (mem=1640.5M)
[11/17 01:40:06    123s] Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
[11/17 01:40:06    123s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 01:40:06    123s] Type 'man IMPEXT-3530' for more detail.
[11/17 01:40:06    123s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/17 01:40:06    123s] RC Extraction called in multi-corner(2) mode.
[11/17 01:40:06    123s] RCMode: PreRoute
[11/17 01:40:06    123s]       RC Corner Indexes            0       1   
[11/17 01:40:06    123s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/17 01:40:06    123s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/17 01:40:06    123s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/17 01:40:06    123s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/17 01:40:06    123s] Shrink Factor                : 1.00000
[11/17 01:40:06    123s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 01:40:06    123s] Using Quantus QRC technology file ...
[11/17 01:40:06    123s] 
[11/17 01:40:06    123s] Trim Metal Layers:
[11/17 01:40:06    123s] LayerId::1 widthSet size::1
[11/17 01:40:06    123s] LayerId::2 widthSet size::1
[11/17 01:40:06    123s] LayerId::3 widthSet size::1
[11/17 01:40:06    123s] LayerId::4 widthSet size::1
[11/17 01:40:06    123s] LayerId::5 widthSet size::1
[11/17 01:40:06    123s] LayerId::6 widthSet size::1
[11/17 01:40:06    123s] LayerId::7 widthSet size::1
[11/17 01:40:06    123s] LayerId::8 widthSet size::1
[11/17 01:40:06    123s] LayerId::9 widthSet size::1
[11/17 01:40:06    123s] LayerId::10 widthSet size::1
[11/17 01:40:06    123s] LayerId::11 widthSet size::1
[11/17 01:40:06    123s] Updating RC grid for preRoute extraction ...
[11/17 01:40:06    123s] eee: pegSigSF::1.070000
[11/17 01:40:06    123s] Initializing multi-corner resistance tables ...
[11/17 01:40:06    123s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/17 01:40:06    123s] eee: l::2 avDens::0.034257 usedTrk::758.611407 availTrk::22144.500000 sigTrk::758.611407
[11/17 01:40:06    123s] eee: l::3 avDens::0.031334 usedTrk::459.668712 availTrk::14670.000000 sigTrk::459.668712
[11/17 01:40:06    123s] eee: l::4 avDens::0.008360 usedTrk::118.660235 availTrk::14193.000000 sigTrk::118.660235
[11/17 01:40:06    123s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:40:06    123s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/17 01:40:06    123s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.003535 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/17 01:40:06    123s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1648.484M)
[11/17 01:40:06    123s] Effort level <high> specified for reg2reg path_group
[11/17 01:40:06    123s] All LLGs are deleted
[11/17 01:40:06    123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.6M, EPOCH TIME: 1700185206.498311
[11/17 01:40:06    123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1665.6M, EPOCH TIME: 1700185206.499059
[11/17 01:40:06    123s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1665.6M, EPOCH TIME: 1700185206.500195
[11/17 01:40:06    123s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1665.6M, EPOCH TIME: 1700185206.501916
[11/17 01:40:06    123s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1665.6M, EPOCH TIME: 1700185206.530137
[11/17 01:40:06    123s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1665.6M, EPOCH TIME: 1700185206.531030
[11/17 01:40:06    123s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1665.6M, EPOCH TIME: 1700185206.534550
[11/17 01:40:06    123s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1665.6M, EPOCH TIME: 1700185206.536130
[11/17 01:40:06    123s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1665.6M, EPOCH TIME: 1700185206.537641
[11/17 01:40:06    123s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1665.6M, EPOCH TIME: 1700185206.539337
[11/17 01:40:06    123s] All LLGs are deleted
[11/17 01:40:06    123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.6M, EPOCH TIME: 1700185206.543120
[11/17 01:40:06    123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1665.6M, EPOCH TIME: 1700185206.543627
[11/17 01:40:06    123s] Starting delay calculation for Setup views
[11/17 01:40:06    123s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/17 01:40:06    123s] #################################################################################
[11/17 01:40:06    123s] # Design Stage: PreRoute
[11/17 01:40:06    123s] # Design Name: risc_v_Pad_Frame
[11/17 01:40:06    123s] # Design Mode: 90nm
[11/17 01:40:06    123s] # Analysis Mode: MMMC OCV 
[11/17 01:40:06    123s] # Parasitics Mode: No SPEF/RCDB 
[11/17 01:40:06    123s] # Signoff Settings: SI Off 
[11/17 01:40:06    123s] #################################################################################
[11/17 01:40:06    123s] Calculate early delays in OCV mode...
[11/17 01:40:06    123s] Calculate late delays in OCV mode...
[11/17 01:40:06    123s] Calculate early delays in OCV mode...
[11/17 01:40:06    123s] Calculate late delays in OCV mode...
[11/17 01:40:06    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.6M, InitMEM = 1663.6M)
[11/17 01:40:06    123s] Start delay calculation (fullDC) (1 T). (MEM=1663.56)
[11/17 01:40:06    123s] Start AAE Lib Loading. (MEM=1683.57)
[11/17 01:40:06    123s] End AAE Lib Loading. (MEM=1702.64 CPU=0:00:00.0 Real=0:00:00.0)
[11/17 01:40:06    123s] End AAE Lib Interpolated Model. (MEM=1702.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:40:07    124s] Total number of fetched objects 4029
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[16]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[14]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[13]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[12]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[10]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[9]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[8]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[7]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[6]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[5]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[4]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[3]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[2]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[1]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[7]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:07    124s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:07    124s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/17 01:40:07    124s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:40:07    125s] Total number of fetched objects 4029
[11/17 01:40:07    125s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/17 01:40:08    125s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[11/17 01:40:08    125s] End delay calculation. (MEM=1764.4 CPU=0:00:01.3 REAL=0:00:02.0)
[11/17 01:40:08    125s] End delay calculation (fullDC). (MEM=1727.78 CPU=0:00:01.5 REAL=0:00:02.0)
[11/17 01:40:08    125s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1727.8M) ***
[11/17 01:40:08    125s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:05 mem=1727.8M)
[11/17 01:40:11    125s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.202  |  0.202  |  0.321  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   654   |   369   |   286   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    265 (804)     |   -2.213   |    540 (5228)    |
|   max_fanout   |      2 (2)       |    -269    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 01:40:11    125s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/17 01:40:11    125s] Total CPU time: 2.74 sec
[11/17 01:40:11    125s] Total Real time: 5.0 sec
[11/17 01:40:11    125s] Total Memory Usage: 1701.199219 Mbytes
[11/17 01:40:11    125s] Info: pop threads available for lower-level modules during optimization.
[11/17 01:40:11    125s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.7/0:00:05.3 (0.5), totSession cpu/real = 0:02:06.0/0:07:28.8 (0.3), mem = 1701.2M
[11/17 01:40:11    125s] 
[11/17 01:40:11    125s] =============================================================================================
[11/17 01:40:11    125s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[11/17 01:40:11    125s] =============================================================================================
[11/17 01:40:11    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 01:40:11    125s] ---------------------------------------------------------------------------------------------
[11/17 01:40:11    125s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 01:40:11    125s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:04.9 /  0:00:02.3    0.5
[11/17 01:40:11    125s] [ DrvReport              ]      1   0:00:02.9  (  53.5 % )     0:00:02.9 /  0:00:00.3    0.1
[11/17 01:40:11    125s] [ ExtractRC              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 01:40:11    125s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:01.8 /  0:00:01.7    1.0
[11/17 01:40:11    125s] [ FullDelayCalc          ]      1   0:00:01.7  (  31.4 % )     0:00:01.7 /  0:00:01.6    1.0
[11/17 01:40:11    125s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/17 01:40:11    125s] [ GenerateReports        ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/17 01:40:11    125s] [ MISC                   ]          0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/17 01:40:11    125s] ---------------------------------------------------------------------------------------------
[11/17 01:40:11    125s]  timeDesign #1 TOTAL                0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:02.7    0.5
[11/17 01:40:11    125s] ---------------------------------------------------------------------------------------------
[11/17 01:40:11    125s] 
[11/17 01:40:11    125s] <CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[11/17 01:40:11    126s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:06.0/0:07:28.8 (0.3), mem = 1701.2M
[11/17 01:40:11    126s] 
[11/17 01:40:11    126s] TimeStamp Deleting Cell Server Begin ...
[11/17 01:40:11    126s] 
[11/17 01:40:11    126s] TimeStamp Deleting Cell Server End ...
[11/17 01:40:11    126s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1661.2M, EPOCH TIME: 1700185211.511055
[11/17 01:40:11    126s] All LLGs are deleted
[11/17 01:40:11    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1661.2M, EPOCH TIME: 1700185211.511284
[11/17 01:40:11    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1661.2M, EPOCH TIME: 1700185211.511399
[11/17 01:40:11    126s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1661.2M, EPOCH TIME: 1700185211.511546
[11/17 01:40:11    126s] Start to check current routing status for nets...
[11/17 01:40:11    126s] All nets are already routed correctly.
[11/17 01:40:11    126s] End to check current routing status for nets (mem=1661.2M)
[11/17 01:40:11    126s] Effort level <high> specified for reg2reg path_group
[11/17 01:40:11    126s] All LLGs are deleted
[11/17 01:40:11    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1675.5M, EPOCH TIME: 1700185211.727700
[11/17 01:40:11    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1675.5M, EPOCH TIME: 1700185211.728387
[11/17 01:40:11    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1675.5M, EPOCH TIME: 1700185211.729496
[11/17 01:40:11    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1675.5M, EPOCH TIME: 1700185211.731067
[11/17 01:40:11    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1675.5M, EPOCH TIME: 1700185211.759185
[11/17 01:40:11    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1675.5M, EPOCH TIME: 1700185211.760104
[11/17 01:40:11    126s] Fast DP-INIT is on for default
[11/17 01:40:11    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1675.5M, EPOCH TIME: 1700185211.764527
[11/17 01:40:11    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1675.5M, EPOCH TIME: 1700185211.766290
[11/17 01:40:11    126s] All LLGs are deleted
[11/17 01:40:11    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1675.5M, EPOCH TIME: 1700185211.769849
[11/17 01:40:11    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1675.5M, EPOCH TIME: 1700185211.770381
[11/17 01:40:11    126s] Starting delay calculation for Hold views
[11/17 01:40:11    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/17 01:40:11    126s] #################################################################################
[11/17 01:40:11    126s] # Design Stage: PreRoute
[11/17 01:40:11    126s] # Design Name: risc_v_Pad_Frame
[11/17 01:40:11    126s] # Design Mode: 90nm
[11/17 01:40:11    126s] # Analysis Mode: MMMC OCV 
[11/17 01:40:11    126s] # Parasitics Mode: No SPEF/RCDB 
[11/17 01:40:11    126s] # Signoff Settings: SI Off 
[11/17 01:40:11    126s] #################################################################################
[11/17 01:40:11    126s] Calculate late delays in OCV mode...
[11/17 01:40:11    126s] Calculate early delays in OCV mode...
[11/17 01:40:11    126s] Calculate late delays in OCV mode...
[11/17 01:40:11    126s] Calculate early delays in OCV mode...
[11/17 01:40:11    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1673.5M, InitMEM = 1673.5M)
[11/17 01:40:11    126s] Start delay calculation (fullDC) (1 T). (MEM=1673.5)
[11/17 01:40:11    126s] End AAE Lib Interpolated Model. (MEM=1693.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:40:12    127s] Total number of fetched objects 4029
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[16]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[14]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[13]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[12]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[11]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[10]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[9]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[8]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[7]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[6]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[5]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[4]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[3]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[2]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[1]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/CK (cell DFFHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (IMPMSMV-1810):	Net clk_w, driver pad_clk/Y (cell PADDI) voltage 1.1 does not match receiver risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[7]/CK (cell SDFFRHQX8) voltage 0.9 for view AnalysisView_BC.
[11/17 01:40:12    127s] Type 'man IMPMSMV-1810' for more detail.
[11/17 01:40:12    127s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/17 01:40:12    127s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:40:13    127s] Total number of fetched objects 4029
[11/17 01:40:13    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/17 01:40:13    127s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/17 01:40:13    127s] End delay calculation. (MEM=1730.46 CPU=0:00:01.2 REAL=0:00:01.0)
[11/17 01:40:13    127s] End delay calculation (fullDC). (MEM=1730.46 CPU=0:00:01.4 REAL=0:00:02.0)
[11/17 01:40:13    127s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1730.5M) ***
[11/17 01:40:13    127s] Turning on fast DC mode.
[11/17 01:40:13    127s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:02:08 mem=1730.5M)
[11/17 01:40:13    128s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.040  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   654   |   369   |   286   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/17 01:40:13    128s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/17 01:40:13    128s] Total CPU time: 2.18 sec
[11/17 01:40:13    128s] Total Real time: 2.0 sec
[11/17 01:40:13    128s] Total Memory Usage: 1649.449219 Mbytes
[11/17 01:40:13    128s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:08.2/0:07:31.0 (0.3), mem = 1649.4M
[11/17 01:40:13    128s] 
[11/17 01:40:13    128s] =============================================================================================
[11/17 01:40:13    128s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[11/17 01:40:13    128s] =============================================================================================
[11/17 01:40:13    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 01:40:13    128s] ---------------------------------------------------------------------------------------------
[11/17 01:40:13    128s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/17 01:40:13    128s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:01.8 /  0:00:01.8    1.0
[11/17 01:40:13    128s] [ TimingUpdate           ]      1   0:00:00.1  (   5.7 % )     0:00:01.6 /  0:00:01.6    1.0
[11/17 01:40:13    128s] [ FullDelayCalc          ]      1   0:00:01.5  (  68.6 % )     0:00:01.5 /  0:00:01.5    1.0
[11/17 01:40:13    128s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/17 01:40:13    128s] [ GenerateReports        ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/17 01:40:13    128s] [ MISC                   ]          0:00:00.3  (  15.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/17 01:40:13    128s] ---------------------------------------------------------------------------------------------
[11/17 01:40:13    128s]  timeDesign #2 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[11/17 01:40:13    128s] ---------------------------------------------------------------------------------------------
[11/17 01:40:13    128s] 
[11/17 01:40:13    128s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[11/17 01:40:13    128s] <CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2     CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[11/17 01:40:13    128s] <CMD> set_ccopt_property target_max_trans 100ps
[11/17 01:40:13    128s] <CMD> create_ccopt_clock_tree_spec -file bwco_Pad_Frame_ccopt_CTS.spec
[11/17 01:40:13    128s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/17 01:40:13    128s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/17 01:40:13    128s] 
[11/17 01:40:13    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/17 01:40:13    128s] Summary for sequential cells identification: 
[11/17 01:40:13    128s]   Identified SBFF number: 104
[11/17 01:40:13    128s]   Identified MBFF number: 16
[11/17 01:40:13    128s]   Identified SB Latch number: 0
[11/17 01:40:13    128s]   Identified MB Latch number: 0
[11/17 01:40:13    128s]   Not identified SBFF number: 16
[11/17 01:40:13    128s]   Not identified MBFF number: 0
[11/17 01:40:13    128s]   Not identified SB Latch number: 0
[11/17 01:40:13    128s]   Not identified MB Latch number: 0
[11/17 01:40:13    128s]   Number of sequential cells which are not FFs: 32
[11/17 01:40:13    128s]  Visiting view : AnalysisView_WC
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/17 01:40:13    128s]  Visiting view : AnalysisView_BC
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/17 01:40:13    128s]  Visiting view : AnalysisView_WC
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/17 01:40:13    128s]  Visiting view : AnalysisView_BC
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/17 01:40:13    128s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/17 01:40:13    128s] TLC MultiMap info (StdDelay):
[11/17 01:40:13    128s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/17 01:40:13    128s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/17 01:40:13    128s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/17 01:40:13    128s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/17 01:40:13    128s]  Setting StdDelay to: 38ps
[11/17 01:40:13    128s] 
[11/17 01:40:13    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/17 01:40:13    128s] Reset timing graph...
[11/17 01:40:13    128s] Ignoring AAE DB Resetting ...
[11/17 01:40:13    128s] Reset timing graph done.
[11/17 01:40:13    128s] Ignoring AAE DB Resetting ...
[11/17 01:40:13    128s] Analyzing clock structure...
[11/17 01:40:14    128s] Analyzing clock structure done.
[11/17 01:40:14    128s] Reset timing graph...
[11/17 01:40:14    128s] Ignoring AAE DB Resetting ...
[11/17 01:40:14    128s] Reset timing graph done.
[11/17 01:40:14    128s] Wrote: bwco_Pad_Frame_ccopt_CTS.spec
[11/17 01:40:14    128s] <CMD> get_ccopt_clock_trees
[11/17 01:40:14    128s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/17 01:40:14    128s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/17 01:40:14    128s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/17 01:40:14    128s] <CMD> check_ccopt_clock_tree_convergence
[11/17 01:40:14    128s] Checking clock tree convergence...
[11/17 01:40:14    128s] Checking clock tree convergence done.
[11/17 01:40:15    129s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/17 01:40:47    138s] <CMD> saveDesign risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc
[11/17 01:40:47    138s] #% Begin save design ... (date=11/17 01:40:47, mem=1325.2M)
[11/17 01:40:47    138s] % Begin Save ccopt configuration ... (date=11/17 01:40:47, mem=1325.2M)
[11/17 01:40:48    138s] % End Save ccopt configuration ... (date=11/17 01:40:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=1326.1M, current mem=1326.1M)
[11/17 01:40:48    138s] % Begin Save netlist data ... (date=11/17 01:40:48, mem=1326.1M)
[11/17 01:40:48    138s] Writing Binary DB to risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/17 01:40:48    138s] % End Save netlist data ... (date=11/17 01:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.1M, current mem=1326.1M)
[11/17 01:40:48    138s] Saving symbol-table file ...
[11/17 01:40:48    138s] Saving congestion map file risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/17 01:40:49    138s] % Begin Save AAE data ... (date=11/17 01:40:49, mem=1326.3M)
[11/17 01:40:49    138s] Saving AAE Data ...
[11/17 01:40:49    138s] % End Save AAE data ... (date=11/17 01:40:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1326.3M, current mem=1326.3M)
[11/17 01:40:49    138s] Saving preference file risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/gui.pref.tcl ...
[11/17 01:40:49    138s] Saving mode setting ...
[11/17 01:40:49    138s] Saving global file ...
[11/17 01:40:50    138s] % Begin Save floorplan data ... (date=11/17 01:40:50, mem=1326.6M)
[11/17 01:40:50    138s] Saving floorplan file ...
[11/17 01:40:51    139s] % End Save floorplan data ... (date=11/17 01:40:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=1326.6M, current mem=1326.6M)
[11/17 01:40:51    139s] Saving PG file risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Fri Nov 17 01:40:51 2023)
[11/17 01:40:51    139s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1659.3M) ***
[11/17 01:40:51    139s] Saving Drc markers ...
[11/17 01:40:51    139s] ... No Drc file written since there is no markers found.
[11/17 01:40:51    139s] % Begin Save placement data ... (date=11/17 01:40:51, mem=1326.6M)
[11/17 01:40:51    139s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/17 01:40:51    139s] Save Adaptive View Pruning View Names to Binary file
[11/17 01:40:51    139s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1662.3M) ***
[11/17 01:40:51    139s] % End Save placement data ... (date=11/17 01:40:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.6M, current mem=1326.6M)
[11/17 01:40:51    139s] % Begin Save routing data ... (date=11/17 01:40:51, mem=1326.6M)
[11/17 01:40:51    139s] Saving route file ...
[11/17 01:40:52    139s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1659.3M) ***
[11/17 01:40:52    139s] % End Save routing data ... (date=11/17 01:40:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=1327.0M, current mem=1327.0M)
[11/17 01:40:52    139s] Saving property file risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/risc_v_Pad_Frame.prop
[11/17 01:40:52    139s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1662.3M) ***
[11/17 01:40:52    139s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/17 01:40:52    139s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat/extraction/' ...
[11/17 01:40:52    139s] Checksum of RCGrid density data::132
[11/17 01:40:52    139s] % Begin Save power constraints data ... (date=11/17 01:40:52, mem=1329.4M)
[11/17 01:40:52    139s] % End Save power constraints data ... (date=11/17 01:40:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.4M, current mem=1329.4M)
[11/17 01:40:52    139s] Generated self-contained design risc_v_Pad_Frame_stripes_hemmanth_before_ccopt.enc.dat
[11/17 01:40:52    139s] #% End save design ... (date=11/17 01:40:52, total cpu=0:00:01.2, real=0:00:05.0, peak res=1330.3M, current mem=1330.3M)
[11/17 01:40:52    139s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 01:40:52    139s] 
[11/17 01:40:59    140s] <CMD> ccopt_design
[11/17 01:40:59    140s] #% Begin ccopt_design (date=11/17 01:40:59, mem=1330.3M)
[11/17 01:40:59    140s] Turning off fast DC mode.
[11/17 01:40:59    140s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:20.7/0:08:16.9 (0.3), mem = 1694.2M
[11/17 01:40:59    140s] Runtime...
[11/17 01:40:59    140s] **INFO: User's settings:
[11/17 01:40:59    140s] setNanoRouteMode -droutePostRouteSpreadWire       1
[11/17 01:40:59    140s] setNanoRouteMode -droutePostRouteWidenWireRule    LEFSpecialRouteSpec
[11/17 01:40:59    140s] setNanoRouteMode -extractThirdPartyCompatible     false
[11/17 01:40:59    140s] setNanoRouteMode -timingEngine                    {}
[11/17 01:40:59    140s] setExtractRCMode -engine                          preRoute
[11/17 01:40:59    140s] setDelayCalMode -enable_high_fanout               true
[11/17 01:40:59    140s] setDelayCalMode -engine                           aae
[11/17 01:40:59    140s] setDelayCalMode -ignoreNetLoad                    false
[11/17 01:40:59    140s] setDelayCalMode -socv_accuracy_mode               low
[11/17 01:40:59    140s] setOptMode -preserveAllSequential                 true
[11/17 01:40:59    140s] setPlaceMode -place_design_floorplan_mode         false
[11/17 01:40:59    140s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[11/17 01:40:59    140s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[11/17 01:40:59    140s] 
[11/17 01:40:59    140s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/17 01:40:59    140s] (ccopt_design): create_ccopt_clock_tree_spec
[11/17 01:40:59    140s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/17 01:40:59    140s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/17 01:40:59    140s] Reset timing graph...
[11/17 01:40:59    140s] Ignoring AAE DB Resetting ...
[11/17 01:40:59    140s] Reset timing graph done.
[11/17 01:40:59    140s] Ignoring AAE DB Resetting ...
[11/17 01:40:59    141s] Analyzing clock structure...
[11/17 01:41:00    141s] Analyzing clock structure done.
[11/17 01:41:00    141s] Reset timing graph...
[11/17 01:41:00    141s] Ignoring AAE DB Resetting ...
[11/17 01:41:00    141s] Reset timing graph done.
[11/17 01:41:00    141s] Extracting original clock gating for My_CLK...
[11/17 01:41:00    141s]   clock_tree My_CLK contains 3519 sinks and 0 clock gates.
[11/17 01:41:00    141s] Extracting original clock gating for My_CLK done.
[11/17 01:41:00    141s] The skew group My_CLK/ConstraintMode_WC was created. It contains 3519 sinks and 1 sources.
[11/17 01:41:00    141s] The skew group My_CLK/ConstraintMode_BC was created. It contains 3519 sinks and 1 sources.
[11/17 01:41:00    141s] Checking clock tree convergence...
[11/17 01:41:00    141s] Checking clock tree convergence done.
[11/17 01:41:00    141s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/17 01:41:00    141s] Set place::cacheFPlanSiteMark to 1
[11/17 01:41:00    141s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/17 01:41:00    141s] Using CCOpt effort standard.
[11/17 01:41:00    141s] CCOpt::Phase::Initialization...
[11/17 01:41:00    141s] Check Prerequisites...
[11/17 01:41:00    141s] Leaving CCOpt scope - CheckPlace...
[11/17 01:41:00    141s] OPERPROF: Starting checkPlace at level 1, MEM:1710.6M, EPOCH TIME: 1700185260.380456
[11/17 01:41:00    141s] z: 2, totalTracks: 1
[11/17 01:41:00    141s] z: 4, totalTracks: 1
[11/17 01:41:00    141s] z: 6, totalTracks: 1
[11/17 01:41:00    141s] z: 8, totalTracks: 1
[11/17 01:41:00    141s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:41:00    141s] All LLGs are deleted
[11/17 01:41:00    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1710.6M, EPOCH TIME: 1700185260.389836
[11/17 01:41:00    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1710.6M, EPOCH TIME: 1700185260.390575
[11/17 01:41:00    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1710.6M, EPOCH TIME: 1700185260.390845
[11/17 01:41:00    141s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1710.6M, EPOCH TIME: 1700185260.392563
[11/17 01:41:00    141s] Core basic site is CoreSite
[11/17 01:41:00    141s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1710.6M, EPOCH TIME: 1700185260.392971
[11/17 01:41:00    141s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1710.6M, EPOCH TIME: 1700185260.393793
[11/17 01:41:00    141s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/17 01:41:00    141s] SiteArray: use 655,360 bytes
[11/17 01:41:00    141s] SiteArray: current memory after site array memory allocation 1710.6M
[11/17 01:41:00    141s] SiteArray: FP blocked sites are writable
[11/17 01:41:00    141s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1710.6M, EPOCH TIME: 1700185260.397315
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:41:00    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1710.6M, EPOCH TIME: 1700185260.398420
[11/17 01:41:00    141s] Begin checking placement ... (start mem=1710.6M, init mem=1710.6M)
[11/17 01:41:00    141s] Begin checking exclusive groups violation ...
[11/17 01:41:00    141s] There are 0 groups to check, max #box is 0, total #box is 0
[11/17 01:41:00    141s] Finished checking exclusive groups violations. Found 0 Vio.
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Running CheckPlace using 1 thread in normal mode...
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] ...checkPlace normal is done!
[11/17 01:41:00    141s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1710.6M, EPOCH TIME: 1700185260.466602
[11/17 01:41:00    141s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1710.6M, EPOCH TIME: 1700185260.468657
[11/17 01:41:00    141s] *info: Placed = 3751          
[11/17 01:41:00    141s] *info: Unplaced = 0           
[11/17 01:41:00    141s] Placement Density:46.53%(22408/48154)
[11/17 01:41:00    141s] Placement Density (including fixed std cells):46.53%(22408/48154)
[11/17 01:41:00    141s] All LLGs are deleted
[11/17 01:41:00    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1710.6M, EPOCH TIME: 1700185260.470649
[11/17 01:41:00    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1710.6M, EPOCH TIME: 1700185260.472376
[11/17 01:41:00    141s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1710.6M)
[11/17 01:41:00    141s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.094, MEM:1710.6M, EPOCH TIME: 1700185260.474410
[11/17 01:41:00    141s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:00    141s] Innovus will update I/O latencies
[11/17 01:41:00    141s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:00    141s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:00    141s] Info: 1 threads available for lower-level modules during optimization.
[11/17 01:41:00    141s] Executing ccopt post-processing.
[11/17 01:41:00    141s] Synthesizing clock trees with CCOpt...
[11/17 01:41:00    141s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:41:00    141s] CCOpt::Phase::PreparingToBalance...
[11/17 01:41:00    141s] Leaving CCOpt scope - Initializing power interface...
[11/17 01:41:00    141s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Positive (advancing) pin insertion delays
[11/17 01:41:00    141s] =========================================
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Found 0 advancing pin insertion delay (0.000% of 3519 clock tree sinks)
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Negative (delaying) pin insertion delays
[11/17 01:41:00    141s] ========================================
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] Found 0 delaying pin insertion delay (0.000% of 3519 clock tree sinks)
[11/17 01:41:00    141s] Notify start of optimization...
[11/17 01:41:00    141s] Notify start of optimization done.
[11/17 01:41:00    141s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/17 01:41:00    141s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1710.6M, EPOCH TIME: 1700185260.499197
[11/17 01:41:00    141s] All LLGs are deleted
[11/17 01:41:00    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1710.6M, EPOCH TIME: 1700185260.499386
[11/17 01:41:00    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1710.6M, EPOCH TIME: 1700185260.499508
[11/17 01:41:00    141s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1691.6M, EPOCH TIME: 1700185260.502153
[11/17 01:41:00    141s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=1691.6M
[11/17 01:41:00    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=1691.6M
[11/17 01:41:00    141s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1691.55 MB )
[11/17 01:41:00    141s] (I)      ==================== Layers =====================
[11/17 01:41:00    141s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:00    141s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:41:00    141s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:00    141s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:41:00    141s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:41:00    141s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:00    141s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:41:00    141s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:41:00    141s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:41:00    141s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:41:00    141s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:41:00    141s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:41:00    141s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:41:00    141s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:41:00    141s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:41:00    141s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:41:00    141s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:41:00    141s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:41:00    141s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:41:00    141s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:41:00    141s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:00    141s] (I)      Started Import and model ( Curr Mem: 1691.55 MB )
[11/17 01:41:00    141s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:41:00    141s] (I)      == Non-default Options ==
[11/17 01:41:00    141s] (I)      Maximum routing layer                              : 11
[11/17 01:41:00    141s] (I)      Number of threads                                  : 1
[11/17 01:41:00    141s] (I)      Method to set GCell size                           : row
[11/17 01:41:00    141s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:41:00    141s] (I)      Use row-based GCell size
[11/17 01:41:00    141s] (I)      Use row-based GCell align
[11/17 01:41:00    141s] (I)      layer 0 area = 80000
[11/17 01:41:00    141s] (I)      layer 1 area = 80000
[11/17 01:41:00    141s] (I)      layer 2 area = 80000
[11/17 01:41:00    141s] (I)      layer 3 area = 80000
[11/17 01:41:00    141s] (I)      layer 4 area = 80000
[11/17 01:41:00    141s] (I)      layer 5 area = 80000
[11/17 01:41:00    141s] (I)      layer 6 area = 80000
[11/17 01:41:00    141s] (I)      layer 7 area = 80000
[11/17 01:41:00    141s] (I)      layer 8 area = 80000
[11/17 01:41:00    141s] (I)      layer 9 area = 400000
[11/17 01:41:00    141s] (I)      layer 10 area = 400000
[11/17 01:41:00    141s] (I)      GCell unit size   : 3420
[11/17 01:41:00    141s] (I)      GCell multiplier  : 1
[11/17 01:41:00    141s] (I)      GCell row height  : 3420
[11/17 01:41:00    141s] (I)      Actual row height : 3420
[11/17 01:41:00    141s] (I)      GCell align ref   : 580000 579880
[11/17 01:41:00    141s] [NR-eGR] Track table information for default rule: 
[11/17 01:41:00    141s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:41:00    141s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:41:00    141s] (I)      ==================== Default via =====================
[11/17 01:41:00    141s] (I)      +----+------------------+----------------------------+
[11/17 01:41:00    141s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:41:00    141s] (I)      +----+------------------+----------------------------+
[11/17 01:41:00    141s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:41:00    141s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:41:00    141s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:41:00    141s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:41:00    141s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:41:00    141s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:41:00    141s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:41:00    141s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:41:00    141s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:41:00    141s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:41:00    141s] (I)      +----+------------------+----------------------------+
[11/17 01:41:00    141s] [NR-eGR] Read 1116 PG shapes
[11/17 01:41:00    141s] [NR-eGR] Read 0 clock shapes
[11/17 01:41:00    141s] [NR-eGR] Read 0 other shapes
[11/17 01:41:00    141s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:41:00    141s] [NR-eGR] #Instance Blockages : 472
[11/17 01:41:00    141s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:41:00    141s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:41:00    141s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:41:00    141s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:41:00    141s] [NR-eGR] #Other Blockages    : 0
[11/17 01:41:00    141s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:41:00    141s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 01:41:00    141s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/17 01:41:00    141s] (I)      early_global_route_priority property id does not exist.
[11/17 01:41:00    141s] (I)      Read Num Blocks=1588  Num Prerouted Wires=0  Num CS=0
[11/17 01:41:00    141s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 01:41:00    141s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 0
[11/17 01:41:00    141s] (I)      Number of ignored nets                =      0
[11/17 01:41:00    141s] (I)      Number of connected nets              =      0
[11/17 01:41:00    141s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/17 01:41:00    141s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:41:00    141s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:41:00    141s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:41:00    141s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:41:00    141s] (I)      Ndr track 0 does not exist
[11/17 01:41:00    141s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:41:00    141s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:41:00    141s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:41:00    141s] (I)      Site width          :   400  (dbu)
[11/17 01:41:00    141s] (I)      Row height          :  3420  (dbu)
[11/17 01:41:00    141s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:41:00    141s] (I)      GCell width         :  3420  (dbu)
[11/17 01:41:00    141s] (I)      GCell height        :  3420  (dbu)
[11/17 01:41:00    141s] (I)      Grid                :   468   468    11
[11/17 01:41:00    141s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:41:00    141s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:41:00    141s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:41:00    141s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:41:00    141s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:41:00    141s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:41:00    141s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:41:00    141s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:41:00    141s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:41:00    141s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:41:00    141s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:41:00    141s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:41:00    141s] (I)      --------------------------------------------------------
[11/17 01:41:00    141s] 
[11/17 01:41:00    141s] [NR-eGR] ============ Routing rule table ============
[11/17 01:41:00    141s] [NR-eGR] Rule id: 0  Nets: 529
[11/17 01:41:00    141s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:41:00    141s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:41:00    141s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:41:00    141s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:41:00    141s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:41:00    141s] [NR-eGR] ========================================
[11/17 01:41:00    141s] [NR-eGR] 
[11/17 01:41:00    141s] (I)      =============== Blocked Tracks ===============
[11/17 01:41:00    141s] (I)      +-------+---------+----------+---------------+
[11/17 01:41:00    141s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:41:00    141s] (I)      +-------+---------+----------+---------------+
[11/17 01:41:00    141s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |     2 | 1872000 |    48852 |         2.61% |
[11/17 01:41:00    141s] (I)      |     3 | 1970748 |     8082 |         0.41% |
[11/17 01:41:00    141s] (I)      |     4 | 1872000 |    93862 |         5.01% |
[11/17 01:41:00    141s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:41:00    141s] (I)      |    11 |  788112 |      115 |         0.01% |
[11/17 01:41:00    141s] (I)      +-------+---------+----------+---------------+
[11/17 01:41:00    141s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.29 sec, Curr Mem: 1718.71 MB )
[11/17 01:41:00    141s] (I)      Reset routing kernel
[11/17 01:41:00    141s] (I)      Started Global Routing ( Curr Mem: 1718.71 MB )
[11/17 01:41:00    141s] (I)      totalPins=5221  totalGlobalPin=5191 (99.43%)
[11/17 01:41:00    142s] (I)      total 2D Cap : 16768729 = (8664078 H, 8104651 V)
[11/17 01:41:00    142s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1a Route ============
[11/17 01:41:00    142s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1b Route ============
[11/17 01:41:00    142s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:41:00    142s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/17 01:41:00    142s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/17 01:41:00    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1c Route ============
[11/17 01:41:00    142s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1d Route ============
[11/17 01:41:00    142s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1e Route ============
[11/17 01:41:00    142s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.05% H, 0.05% V) = (6.973e+03um H, 7.502e+03um V)
[11/17 01:41:00    142s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/17 01:41:00    142s] (I)      
[11/17 01:41:00    142s] (I)      ============  Phase 1l Route ============
[11/17 01:41:00    142s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/17 01:41:00    142s] (I)      Layer  2:    1820673      5223         0       34303     1834351    ( 1.84%) 
[11/17 01:41:00    142s] (I)      Layer  3:    1959822      4077         0        2943     1964061    ( 0.15%) 
[11/17 01:41:00    142s] (I)      Layer  4:    1785422        28         0       60748     1807906    ( 3.25%) 
[11/17 01:41:00    142s] (I)      Layer  5:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer  6:    1868000         0         0           0     1868654    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer  7:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer  8:    1868000         0         0           0     1868654    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer  9:    1966537         0         0           0     1967004    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer 10:     746733         0         0           0      747462    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Layer 11:     786344         0         0          36      786766    ( 0.00%) 
[11/17 01:41:00    142s] (I)      Total:      16734605      9328         0       98028    16778862    ( 0.58%) 
[11/17 01:41:01    142s] (I)      
[11/17 01:41:01    142s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:41:01    142s] [NR-eGR]                        OverCon            
[11/17 01:41:01    142s] [NR-eGR]                         #Gcell     %Gcell
[11/17 01:41:01    142s] [NR-eGR]        Layer             (1-0)    OverCon
[11/17 01:41:01    142s] [NR-eGR] ----------------------------------------------
[11/17 01:41:01    142s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR] ----------------------------------------------
[11/17 01:41:01    142s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/17 01:41:01    142s] [NR-eGR] 
[11/17 01:41:01    142s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 1718.71 MB )
[11/17 01:41:01    142s] (I)      total 2D Cap : 16770968 = (8664276 H, 8106692 V)
[11/17 01:41:01    142s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/17 01:41:01    142s] (I)      ============= Track Assignment ============
[11/17 01:41:01    142s] (I)      Started Track Assignment (1T) ( Curr Mem: 1718.71 MB )
[11/17 01:41:01    142s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/17 01:41:01    142s] (I)      Run Multi-thread track assignment
[11/17 01:41:01    142s] (I)      Finished Track Assignment (1T) ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 1725.87 MB )
[11/17 01:41:01    142s] (I)      Started Export ( Curr Mem: 1725.87 MB )
[11/17 01:41:01    142s] [NR-eGR]                  Length (um)   Vias 
[11/17 01:41:01    142s] [NR-eGR] ------------------------------------
[11/17 01:41:01    142s] [NR-eGR]  Metal1   (1H)             0   5218 
[11/17 01:41:01    142s] [NR-eGR]  Metal2   (2V)          8050   7873 
[11/17 01:41:01    142s] [NR-eGR]  Metal3   (3H)          7461     64 
[11/17 01:41:01    142s] [NR-eGR]  Metal4   (4V)            55      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal5   (5H)             0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal6   (6V)             0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal7   (7H)             0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal8   (8V)             0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal9   (9H)             0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal10  (10V)            0      0 
[11/17 01:41:01    142s] [NR-eGR]  Metal11  (11H)            0      0 
[11/17 01:41:01    142s] [NR-eGR] ------------------------------------
[11/17 01:41:01    142s] [NR-eGR]           Total        15566  13155 
[11/17 01:41:01    142s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:01    142s] [NR-eGR] Total half perimeter of net bounding box: 5288um
[11/17 01:41:01    142s] [NR-eGR] Total length: 15566um, number of vias: 13155
[11/17 01:41:01    142s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:01    142s] [NR-eGR] Total eGR-routed clock nets wire length: 9302um, number of vias: 8844
[11/17 01:41:01    142s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:01    142s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1725.87 MB )
[11/17 01:41:01    142s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.91 sec, Curr Mem: 1709.87 MB )
[11/17 01:41:01    142s] (I)      ===================================== Runtime Summary ======================================
[11/17 01:41:01    142s] (I)       Step                                         %       Start      Finish      Real       CPU 
[11/17 01:41:01    142s] (I)      --------------------------------------------------------------------------------------------
[11/17 01:41:01    142s] (I)       Early Global Route kernel              100.00%  110.77 sec  111.67 sec  0.91 sec  0.83 sec 
[11/17 01:41:01    142s] (I)       +-Import and model                      31.70%  110.77 sec  111.06 sec  0.29 sec  0.26 sec 
[11/17 01:41:01    142s] (I)       | +-Create place DB                      1.33%  110.77 sec  110.79 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | +-Import place data                  1.30%  110.77 sec  110.79 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read instances and placement     0.57%  110.77 sec  110.78 sec  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read nets                        0.66%  110.78 sec  110.79 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | +-Create route DB                     25.65%  110.79 sec  111.02 sec  0.23 sec  0.21 sec 
[11/17 01:41:01    142s] (I)       | | +-Import route data (1T)            25.59%  110.79 sec  111.02 sec  0.23 sec  0.21 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.35%  110.79 sec  110.79 sec  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read routing blockages         0.00%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read instance blockages        0.10%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read PG blockages              0.03%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read clock blockages           0.01%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read other blockages           0.01%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read halo blockages            0.01%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Read boundary cut boxes        0.00%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read blackboxes                  0.00%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read prerouted                   0.01%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read unlegalized nets            0.02%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Read nets                        0.09%  110.79 sec  110.79 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Set up via pillars               0.00%  110.80 sec  110.80 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Initialize 3D grid graph         1.41%  110.80 sec  110.81 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | | +-Model blockage capacity         23.11%  110.81 sec  111.02 sec  0.21 sec  0.19 sec 
[11/17 01:41:01    142s] (I)       | | | | +-Initialize 3D capacity        21.89%  110.81 sec  111.01 sec  0.20 sec  0.18 sec 
[11/17 01:41:01    142s] (I)       | +-Read aux data                        0.00%  111.02 sec  111.02 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | +-Others data preparation              0.13%  111.02 sec  111.02 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | +-Create route kernel                  4.37%  111.02 sec  111.06 sec  0.04 sec  0.04 sec 
[11/17 01:41:01    142s] (I)       +-Global Routing                        26.65%  111.06 sec  111.30 sec  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)       | +-Initialization                       0.24%  111.06 sec  111.06 sec  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | +-Net group 1                         13.23%  111.06 sec  111.18 sec  0.12 sec  0.10 sec 
[11/17 01:41:01    142s] (I)       | | +-Generate topology                  0.63%  111.06 sec  111.07 sec  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1a                           1.12%  111.11 sec  111.12 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | | +-Pattern routing (1T)             0.67%  111.11 sec  111.11 sec  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Add via demand to 2D             0.37%  111.11 sec  111.12 sec  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1b                           0.09%  111.12 sec  111.12 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1c                           0.00%  111.12 sec  111.12 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1d                           0.01%  111.12 sec  111.12 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1e                           0.12%  111.12 sec  111.12 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | | +-Route legalization               0.00%  111.12 sec  111.12 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | | +-Phase 1l                           7.07%  111.12 sec  111.18 sec  0.06 sec  0.05 sec 
[11/17 01:41:01    142s] (I)       | | | +-Layer assignment (1T)            4.34%  111.14 sec  111.18 sec  0.04 sec  0.02 sec 
[11/17 01:41:01    142s] (I)       | +-Clean cong LA                        0.00%  111.18 sec  111.18 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       +-Export 3D cong map                    10.51%  111.30 sec  111.40 sec  0.10 sec  0.08 sec 
[11/17 01:41:01    142s] (I)       | +-Export 2D cong map                   0.93%  111.39 sec  111.40 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       +-Extract Global 3D Wires                0.03%  111.40 sec  111.40 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       +-Track Assignment (1T)                 26.19%  111.40 sec  111.64 sec  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)       | +-Initialization                       0.02%  111.40 sec  111.40 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | +-Track Assignment Kernel             26.01%  111.40 sec  111.64 sec  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)       | +-Free Memory                          0.00%  111.64 sec  111.64 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       +-Export                                 2.92%  111.64 sec  111.66 sec  0.03 sec  0.04 sec 
[11/17 01:41:01    142s] (I)       | +-Export DB wires                      1.78%  111.64 sec  111.65 sec  0.02 sec  0.02 sec 
[11/17 01:41:01    142s] (I)       | | +-Export all nets                    1.02%  111.64 sec  111.65 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | | +-Set wire vias                      0.12%  111.65 sec  111.65 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       | +-Report wirelength                    0.66%  111.65 sec  111.66 sec  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | +-Update net boxes                     0.36%  111.66 sec  111.66 sec  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)       | +-Update timing                        0.00%  111.66 sec  111.66 sec  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)       +-Postprocess design                     0.65%  111.66 sec  111.67 sec  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)      ===================== Summary by functions =====================
[11/17 01:41:01    142s] (I)       Lv  Step                                 %      Real       CPU 
[11/17 01:41:01    142s] (I)      ----------------------------------------------------------------
[11/17 01:41:01    142s] (I)        0  Early Global Route kernel      100.00%  0.91 sec  0.83 sec 
[11/17 01:41:01    142s] (I)        1  Import and model                31.70%  0.29 sec  0.26 sec 
[11/17 01:41:01    142s] (I)        1  Global Routing                  26.65%  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)        1  Track Assignment (1T)           26.19%  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)        1  Export 3D cong map              10.51%  0.10 sec  0.08 sec 
[11/17 01:41:01    142s] (I)        1  Export                           2.92%  0.03 sec  0.04 sec 
[11/17 01:41:01    142s] (I)        1  Postprocess design               0.65%  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        2  Track Assignment Kernel         26.01%  0.24 sec  0.22 sec 
[11/17 01:41:01    142s] (I)        2  Create route DB                 25.65%  0.23 sec  0.21 sec 
[11/17 01:41:01    142s] (I)        2  Net group 1                     13.23%  0.12 sec  0.10 sec 
[11/17 01:41:01    142s] (I)        2  Create route kernel              4.37%  0.04 sec  0.04 sec 
[11/17 01:41:01    142s] (I)        2  Export DB wires                  1.78%  0.02 sec  0.02 sec 
[11/17 01:41:01    142s] (I)        2  Create place DB                  1.33%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        2  Export 2D cong map               0.93%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        2  Report wirelength                0.66%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        2  Update net boxes                 0.36%  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        2  Initialization                   0.26%  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Import route data (1T)          25.59%  0.23 sec  0.21 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1l                         7.07%  0.06 sec  0.05 sec 
[11/17 01:41:01    142s] (I)        3  Import place data                1.30%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1a                         1.12%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        3  Export all nets                  1.02%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        3  Generate topology                0.63%  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Set wire vias                    0.12%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1e                         0.12%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Model blockage capacity         23.11%  0.21 sec  0.19 sec 
[11/17 01:41:01    142s] (I)        4  Layer assignment (1T)            4.34%  0.04 sec  0.02 sec 
[11/17 01:41:01    142s] (I)        4  Initialize 3D grid graph         1.41%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        4  Read nets                        0.75%  0.01 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        4  Pattern routing (1T)             0.67%  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Read instances and placement     0.57%  0.01 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Add via demand to 2D             0.37%  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        4  Read blockages ( Layer 2-11 )    0.35%  0.00 sec  0.01 sec 
[11/17 01:41:01    142s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Initialize 3D capacity          21.89%  0.20 sec  0.18 sec 
[11/17 01:41:01    142s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/17 01:41:01    142s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/17 01:41:01    142s] Legalization setup...
[11/17 01:41:01    142s] Using cell based legalization.
[11/17 01:41:01    142s] Initializing placement interface...
[11/17 01:41:01    142s]   Use check_library -place or consult logv if problems occur.
[11/17 01:41:01    142s]   Leaving CCOpt scope - Initializing placement interface...
[11/17 01:41:01    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1700.9M, EPOCH TIME: 1700185261.437752
[11/17 01:41:01    142s] z: 2, totalTracks: 1
[11/17 01:41:01    142s] z: 4, totalTracks: 1
[11/17 01:41:01    142s] z: 6, totalTracks: 1
[11/17 01:41:01    142s] z: 8, totalTracks: 1
[11/17 01:41:01    142s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:41:01    142s] All LLGs are deleted
[11/17 01:41:01    142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1700.9M, EPOCH TIME: 1700185261.444784
[11/17 01:41:01    142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1700.9M, EPOCH TIME: 1700185261.445446
[11/17 01:41:01    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1700.9M, EPOCH TIME: 1700185261.446549
[11/17 01:41:01    142s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1700.9M, EPOCH TIME: 1700185261.448361
[11/17 01:41:01    142s] Core basic site is CoreSite
[11/17 01:41:01    142s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1700.9M, EPOCH TIME: 1700185261.477309
[11/17 01:41:01    142s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1700.9M, EPOCH TIME: 1700185261.478207
[11/17 01:41:01    142s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/17 01:41:01    142s] SiteArray: use 655,360 bytes
[11/17 01:41:01    142s] SiteArray: current memory after site array memory allocation 1700.9M
[11/17 01:41:01    142s] SiteArray: FP blocked sites are writable
[11/17 01:41:01    142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:41:01    142s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1700.9M, EPOCH TIME: 1700185261.481948
[11/17 01:41:01    142s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1700.9M, EPOCH TIME: 1700185261.483614
[11/17 01:41:01    142s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1700.9M, EPOCH TIME: 1700185261.485244
[11/17 01:41:01    142s] 
[11/17 01:41:01    142s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:41:01    142s] OPERPROF:     Starting CMU at level 3, MEM:1700.9M, EPOCH TIME: 1700185261.486548
[11/17 01:41:01    142s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1700.9M, EPOCH TIME: 1700185261.487595
[11/17 01:41:01    142s] 
[11/17 01:41:01    142s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:41:01    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1700.9M, EPOCH TIME: 1700185261.488349
[11/17 01:41:01    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1700.9M, EPOCH TIME: 1700185261.488466
[11/17 01:41:01    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1700.9M, EPOCH TIME: 1700185261.488579
[11/17 01:41:01    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1700.9MB).
[11/17 01:41:01    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1700.9M, EPOCH TIME: 1700185261.491384
[11/17 01:41:01    142s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:01    142s] Initializing placement interface done.
[11/17 01:41:01    142s] Leaving CCOpt scope - Cleaning up placement interface...
[11/17 01:41:01    142s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1700.9M, EPOCH TIME: 1700185261.491727
[11/17 01:41:01    142s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1698.9M, EPOCH TIME: 1700185261.499439
[11/17 01:41:01    142s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:01    142s] Leaving CCOpt scope - Initializing placement interface...
[11/17 01:41:01    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:1698.9M, EPOCH TIME: 1700185261.507195
[11/17 01:41:01    142s] z: 2, totalTracks: 1
[11/17 01:41:01    142s] z: 4, totalTracks: 1
[11/17 01:41:01    142s] z: 6, totalTracks: 1
[11/17 01:41:01    142s] z: 8, totalTracks: 1
[11/17 01:41:01    142s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:41:01    142s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.9M, EPOCH TIME: 1700185261.514763
[11/17 01:41:01    142s] 
[11/17 01:41:01    142s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:41:01    142s] OPERPROF:     Starting CMU at level 3, MEM:1698.9M, EPOCH TIME: 1700185261.548543
[11/17 01:41:01    142s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1698.9M, EPOCH TIME: 1700185261.549630
[11/17 01:41:01    142s] 
[11/17 01:41:01    142s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:41:01    142s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1698.9M, EPOCH TIME: 1700185261.550366
[11/17 01:41:01    142s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1698.9M, EPOCH TIME: 1700185261.550480
[11/17 01:41:01    142s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1698.9M, EPOCH TIME: 1700185261.550598
[11/17 01:41:01    142s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1698.9MB).
[11/17 01:41:01    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1698.9M, EPOCH TIME: 1700185261.551651
[11/17 01:41:01    142s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:01    142s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:41:01    142s] (I)      Load db... (mem=1698.9M)
[11/17 01:41:01    142s] (I)      Read data from FE... (mem=1698.9M)
[11/17 01:41:01    142s] (I)      Number of ignored instance 0
[11/17 01:41:01    142s] (I)      Number of inbound cells 0
[11/17 01:41:01    142s] (I)      Number of opened ILM blockages 0
[11/17 01:41:01    142s] (I)      Number of instances temporarily fixed by detailed placement 24
[11/17 01:41:01    142s] (I)      numMoveCells=3751, numMacros=24  numPads=4  numMultiRowHeightInsts=0
[11/17 01:41:01    142s] (I)      cell height: 3420, count: 3751
[11/17 01:41:01    142s] (I)      Read rows... (mem=1698.9M)
[11/17 01:41:01    142s] (I)      rowRegion is not equal to core box, resetting core box
[11/17 01:41:01    142s] (I)      rowRegion : (580000, 579880) - (1020000, 1017640)
[11/17 01:41:01    142s] (I)      coreBox   : (580000, 579880) - (1020000, 1018780)
[11/17 01:41:01    142s] (I)      Done Read rows (cpu=0.000s, mem=1698.9M)
[11/17 01:41:01    142s] (I)      Done Read data from FE (cpu=0.010s, mem=1698.9M)
[11/17 01:41:01    142s] (I)      Done Load db (cpu=0.010s, mem=1698.9M)
[11/17 01:41:01    142s] (I)      Constructing placeable region... (mem=1698.9M)
[11/17 01:41:01    142s] (I)      Constructing bin map
[11/17 01:41:01    142s] (I)      Initialize bin information with width=34200 height=34200
[11/17 01:41:01    142s] (I)      Done constructing bin map
[11/17 01:41:01    142s] (I)      Compute region effective width... (mem=1698.9M)
[11/17 01:41:01    142s] (I)      Done Compute region effective width (cpu=0.000s, mem=1698.9M)
[11/17 01:41:01    142s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1698.9M)
[11/17 01:41:01    142s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:01    142s] Validating CTS configuration...
[11/17 01:41:01    142s] Checking module port directions...
[11/17 01:41:01    142s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:01    142s] Non-default CCOpt properties:
[11/17 01:41:01    142s]   Public non-default CCOpt properties:
[11/17 01:41:01    142s]     buffer_cells is set for at least one object
[11/17 01:41:01    142s]     cts_merge_clock_gates is set for at least one object
[11/17 01:41:01    142s]     cts_merge_clock_logic is set for at least one object
[11/17 01:41:01    142s]     inverter_cells is set for at least one object
[11/17 01:41:01    142s]     primary_delay_corner: DelayCorner_WC (default: )
[11/17 01:41:01    142s]     route_type is set for at least one object
[11/17 01:41:01    142s]     source_latency is set for at least one object
[11/17 01:41:01    142s]     target_insertion_delay is set for at least one object
[11/17 01:41:01    142s]     target_max_trans is set for at least one object
[11/17 01:41:01    142s]     target_max_trans_sdc is set for at least one object
[11/17 01:41:01    142s]   No private non-default CCOpt properties
[11/17 01:41:01    142s] Route type trimming info:
[11/17 01:41:01    142s]   No route type modifications were made.
[11/17 01:41:01    142s] 
[11/17 01:41:01    142s] Trim Metal Layers:
[11/17 01:41:01    142s] LayerId::1 widthSet size::1
[11/17 01:41:01    142s] LayerId::2 widthSet size::1
[11/17 01:41:01    142s] LayerId::3 widthSet size::1
[11/17 01:41:01    142s] LayerId::4 widthSet size::1
[11/17 01:41:01    142s] LayerId::5 widthSet size::1
[11/17 01:41:01    142s] LayerId::6 widthSet size::1
[11/17 01:41:01    142s] LayerId::7 widthSet size::1
[11/17 01:41:01    142s] LayerId::8 widthSet size::1
[11/17 01:41:01    142s] LayerId::9 widthSet size::1
[11/17 01:41:01    142s] LayerId::10 widthSet size::1
[11/17 01:41:01    142s] LayerId::11 widthSet size::1
[11/17 01:41:01    142s] Updating RC grid for preRoute extraction ...
[11/17 01:41:01    142s] eee: pegSigSF::1.070000
[11/17 01:41:01    142s] Initializing multi-corner resistance tables ...
[11/17 01:41:01    142s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/17 01:41:01    142s] eee: l::2 avDens::0.034257 usedTrk::758.611407 availTrk::22144.500000 sigTrk::758.611407
[11/17 01:41:01    142s] eee: l::3 avDens::0.031334 usedTrk::459.668712 availTrk::14670.000000 sigTrk::459.668712
[11/17 01:41:01    142s] eee: l::4 avDens::0.008360 usedTrk::118.660235 availTrk::14193.000000 sigTrk::118.660235
[11/17 01:41:01    142s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/17 01:41:01    142s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/17 01:41:01    142s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.003535 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/17 01:41:01    142s] End AAE Lib Interpolated Model. (MEM=1698.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] Accumulated time to calculate placeable region: 0
[11/17 01:41:01    142s] (I)      Initializing Steiner engine. 
[11/17 01:41:01    142s] (I)      ==================== Layers =====================
[11/17 01:41:01    142s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:01    142s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:41:01    142s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:01    142s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:41:01    142s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:41:01    142s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:01    142s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:41:01    142s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:41:01    142s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:41:01    142s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:41:01    142s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:41:01    142s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:41:01    142s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:41:01    142s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:41:01    142s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:41:01    142s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:41:01    142s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:41:01    142s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:41:01    142s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:41:01    142s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:41:01    142s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:41:02    143s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[11/17 01:41:02    143s] Original list had 8 cells:
[11/17 01:41:02    143s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/17 01:41:02    143s] Library trimming was not able to trim any cells:
[11/17 01:41:02    143s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[11/17 01:41:02    143s] Original list had 9 cells:
[11/17 01:41:02    143s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[11/17 01:41:02    143s] New trimmed list has 8 cells:
[11/17 01:41:02    143s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:02    143s] Accumulated time to calculate placeable region: 0
[11/17 01:41:04    145s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[11/17 01:41:04    145s] Clock tree balancer configuration for clock_tree My_CLK:
[11/17 01:41:04    145s] Non-default CCOpt properties:
[11/17 01:41:04    145s]   Public non-default CCOpt properties:
[11/17 01:41:04    145s]     cts_merge_clock_gates: true (default: false)
[11/17 01:41:04    145s]     cts_merge_clock_logic: true (default: false)
[11/17 01:41:04    145s]     route_type (leaf): default_route_type_leaf (default: default)
[11/17 01:41:04    145s]     route_type (top): default_route_type_nonleaf (default: default)
[11/17 01:41:04    145s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/17 01:41:04    145s]   No private non-default CCOpt properties
[11/17 01:41:04    145s] For power domain auto-default:
[11/17 01:41:04    145s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[11/17 01:41:04    145s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[11/17 01:41:04    145s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[11/17 01:41:04    145s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[11/17 01:41:04    145s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 48153.600um^2
[11/17 01:41:04    145s] Top Routing info:
[11/17 01:41:04    145s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] Trunk Routing info:
[11/17 01:41:04    145s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] Leaf Routing info:
[11/17 01:41:04    145s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[11/17 01:41:04    145s]   Slew time target (leaf):    0.100ns
[11/17 01:41:04    145s]   Slew time target (trunk):   0.100ns
[11/17 01:41:04    145s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[11/17 01:41:04    145s]   Buffer unit delay: 0.105ns
[11/17 01:41:04    145s]   Buffer max distance: 449.275um
[11/17 01:41:04    145s] Fastest wire driving cells and distances:
[11/17 01:41:04    145s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[11/17 01:41:04    145s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[11/17 01:41:04    145s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[11/17 01:41:04    145s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Logic Sizing Table:
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] Cell     Instance count    Source         Eligible library cells
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] PADDI          1           library set    {PADDI}
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/17 01:41:04    145s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/17 01:41:04    145s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/17 01:41:04    145s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:04    145s] Clock tree My_CLK has 1 max_capacitance violation.
[11/17 01:41:04    145s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[11/17 01:41:04    145s]   Sources:                     pin clk
[11/17 01:41:04    145s]   Total number of sinks:       3519
[11/17 01:41:04    145s]   Delay constrained sinks:     3519
[11/17 01:41:04    145s]   Constrains:                  default
[11/17 01:41:04    145s]   Non-leaf sinks:              0
[11/17 01:41:04    145s]   Ignore pins:                 0
[11/17 01:41:04    145s]  Timing corner DelayCorner_WC:both.late:
[11/17 01:41:04    145s]   Skew target:                 0.105ns
[11/17 01:41:04    145s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[11/17 01:41:04    145s]   Sources:                     pin clk
[11/17 01:41:04    145s]   Total number of sinks:       3519
[11/17 01:41:04    145s]   Delay constrained sinks:     3519
[11/17 01:41:04    145s]   Constrains:                  default
[11/17 01:41:04    145s]   Non-leaf sinks:              0
[11/17 01:41:04    145s]   Ignore pins:                 0
[11/17 01:41:04    145s]  Timing corner DelayCorner_WC:both.late:
[11/17 01:41:04    145s]   Skew target:                 0.105ns
[11/17 01:41:04    145s]   Insertion delay target:      0.045ns
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Clock Tree Violations Report
[11/17 01:41:04    145s] ============================
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/17 01:41:04    145s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/17 01:41:04    145s] Consider reviewing your design and relaunching CCOpt.
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Max Capacitance Violations
[11/17 01:41:04    145s] --------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (340.000,90.710), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Primary reporting skew groups are:
[11/17 01:41:04    145s] skew_group My_CLK/ConstraintMode_BC with 3519 clock sinks
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Clock DAG stats initial state:
[11/17 01:41:04    145s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/17 01:41:04    145s]   misc counts      : r=1, pp=0
[11/17 01:41:04    145s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/17 01:41:04    145s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=628.675um, total=628.675um
[11/17 01:41:04    145s] Clock DAG library cell distribution initial state {count}:
[11/17 01:41:04    145s]  Logics: PADDI: 1 
[11/17 01:41:04    145s] Clock DAG hash initial state: 12078018210226916294 5146226025933988265
[11/17 01:41:04    145s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Layer information for route type default_route_type_leaf:
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Layer      Preferred    Route    Res.          Cap.          RC
[11/17 01:41:04    145s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Metal1     N            H          1.227         0.111         0.136
[11/17 01:41:04    145s] Metal2     N            V          0.755         0.107         0.081
[11/17 01:41:04    145s] Metal3     Y            H          0.755         0.115         0.087
[11/17 01:41:04    145s] Metal4     Y            V          0.755         0.107         0.081
[11/17 01:41:04    145s] Metal5     N            H          0.755         0.111         0.084
[11/17 01:41:04    145s] Metal6     N            V          0.755         0.113         0.085
[11/17 01:41:04    145s] Metal7     N            H          0.755         0.116         0.088
[11/17 01:41:04    145s] Metal8     N            V          0.268         0.115         0.031
[11/17 01:41:04    145s] Metal9     N            H          0.268         0.600         0.160
[11/17 01:41:04    145s] Metal10    N            V          0.097         0.336         0.033
[11/17 01:41:04    145s] Metal11    N            H          0.095         0.415         0.040
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Layer information for route type default_route_type_nonleaf:
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Layer      Preferred    Route    Res.          Cap.          RC
[11/17 01:41:04    145s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Metal1     N            H          1.227         0.160         0.196
[11/17 01:41:04    145s] Metal2     N            V          0.755         0.143         0.108
[11/17 01:41:04    145s] Metal3     Y            H          0.755         0.151         0.114
[11/17 01:41:04    145s] Metal4     Y            V          0.755         0.146         0.110
[11/17 01:41:04    145s] Metal5     N            H          0.755         0.146         0.110
[11/17 01:41:04    145s] Metal6     N            V          0.755         0.150         0.113
[11/17 01:41:04    145s] Metal7     N            H          0.755         0.153         0.116
[11/17 01:41:04    145s] Metal8     N            V          0.268         0.153         0.041
[11/17 01:41:04    145s] Metal9     N            H          0.268         0.967         0.259
[11/17 01:41:04    145s] Metal10    N            V          0.097         0.459         0.045
[11/17 01:41:04    145s] Metal11    N            H          0.095         0.587         0.056
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/17 01:41:04    145s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Layer information for route type default_route_type_nonleaf:
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Layer      Preferred    Route    Res.          Cap.          RC
[11/17 01:41:04    145s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] Metal1     N            H          1.227         0.111         0.136
[11/17 01:41:04    145s] Metal2     N            V          0.755         0.107         0.081
[11/17 01:41:04    145s] Metal3     Y            H          0.755         0.115         0.087
[11/17 01:41:04    145s] Metal4     Y            V          0.755         0.107         0.081
[11/17 01:41:04    145s] Metal5     N            H          0.755         0.111         0.084
[11/17 01:41:04    145s] Metal6     N            V          0.755         0.113         0.085
[11/17 01:41:04    145s] Metal7     N            H          0.755         0.116         0.088
[11/17 01:41:04    145s] Metal8     N            V          0.268         0.115         0.031
[11/17 01:41:04    145s] Metal9     N            H          0.268         0.600         0.160
[11/17 01:41:04    145s] Metal10    N            V          0.097         0.336         0.033
[11/17 01:41:04    145s] Metal11    N            H          0.095         0.415         0.040
[11/17 01:41:04    145s] ----------------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Via selection for estimated routes (rule default):
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------------------
[11/17 01:41:04    145s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[11/17 01:41:04    145s] Range                                (Ohm)    (fF)     (fs)     Only
[11/17 01:41:04    145s] ----------------------------------------------------------------------------
[11/17 01:41:04    145s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[11/17 01:41:04    145s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[11/17 01:41:04    145s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[11/17 01:41:04    145s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[11/17 01:41:04    145s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[11/17 01:41:04    145s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[11/17 01:41:04    145s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[11/17 01:41:04    145s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[11/17 01:41:04    145s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[11/17 01:41:04    145s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[11/17 01:41:04    145s] ----------------------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] No ideal or dont_touch nets found in the clock tree
[11/17 01:41:04    145s] No dont_touch hnets found in the clock tree
[11/17 01:41:04    145s] No dont_touch hpins found in the clock network.
[11/17 01:41:04    145s] Checking for illegal sizes of clock logic instances...
[11/17 01:41:04    145s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Filtering reasons for cell type: inverter
[11/17 01:41:04    145s] =========================================
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] Clock trees    Power domain    Reason              Library cells
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] all            auto-default    Library trimming    { CLKINVX3 }
[11/17 01:41:04    145s] ----------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Filtering reasons for cell type: logic cell
[11/17 01:41:04    145s] ===========================================
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] -------------------------------------------------------------------
[11/17 01:41:04    145s] Clock trees    Power domain    Reason                 Library cells
[11/17 01:41:04    145s] -------------------------------------------------------------------
[11/17 01:41:04    145s] all            auto-default    Cannot be legalized    { PADDI }
[11/17 01:41:04    145s] -------------------------------------------------------------------
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.8)
[11/17 01:41:04    145s] CCOpt configuration status: all checks passed.
[11/17 01:41:04    145s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/17 01:41:04    145s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/17 01:41:04    145s]   No exclusion drivers are needed.
[11/17 01:41:04    145s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/17 01:41:04    145s] Antenna diode management...
[11/17 01:41:04    145s]   Found 0 antenna diodes in the clock trees.
[11/17 01:41:04    145s]   
[11/17 01:41:04    145s] Antenna diode management done.
[11/17 01:41:04    145s] Adding driver cells for primary IOs...
[11/17 01:41:04    145s]   
[11/17 01:41:04    145s]   ----------------------------------------------------------------------------------------------
[11/17 01:41:04    145s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/17 01:41:04    145s]   ----------------------------------------------------------------------------------------------
[11/17 01:41:04    145s]     (empty table)
[11/17 01:41:04    145s]   ----------------------------------------------------------------------------------------------
[11/17 01:41:04    145s]   
[11/17 01:41:04    145s]   
[11/17 01:41:04    145s] Adding driver cells for primary IOs done.
[11/17 01:41:04    145s] Adding driver cell for primary IO roots...
[11/17 01:41:04    145s] Adding driver cell for primary IO roots done.
[11/17 01:41:04    145s] Maximizing clock DAG abstraction...
[11/17 01:41:04    145s]   Removing clock DAG drivers
[11/17 01:41:04    145s] Maximizing clock DAG abstraction done.
[11/17 01:41:04    145s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.6 real=0:00:03.9)
[11/17 01:41:04    145s] Synthesizing clock trees...
[11/17 01:41:04    145s]   Preparing To Balance...
[11/17 01:41:04    145s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/17 01:41:04    145s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1781.5M, EPOCH TIME: 1700185264.437978
[11/17 01:41:04    145s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1778.5M, EPOCH TIME: 1700185264.444088
[11/17 01:41:04    145s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:04    145s]   Leaving CCOpt scope - Initializing placement interface...
[11/17 01:41:04    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1769.0M, EPOCH TIME: 1700185264.444700
[11/17 01:41:04    145s] z: 2, totalTracks: 1
[11/17 01:41:04    145s] z: 4, totalTracks: 1
[11/17 01:41:04    145s] z: 6, totalTracks: 1
[11/17 01:41:04    145s] z: 8, totalTracks: 1
[11/17 01:41:04    145s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:41:04    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1769.0M, EPOCH TIME: 1700185264.451759
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:41:04    145s] OPERPROF:     Starting CMU at level 3, MEM:1769.0M, EPOCH TIME: 1700185264.484950
[11/17 01:41:04    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1769.0M, EPOCH TIME: 1700185264.486084
[11/17 01:41:04    145s] 
[11/17 01:41:04    145s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:41:04    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1769.0M, EPOCH TIME: 1700185264.486847
[11/17 01:41:04    145s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1769.0M, EPOCH TIME: 1700185264.486960
[11/17 01:41:04    145s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1769.0M, EPOCH TIME: 1700185264.487066
[11/17 01:41:04    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1769.0MB).
[11/17 01:41:04    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1769.0M, EPOCH TIME: 1700185264.488097
[11/17 01:41:04    145s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:04    145s]   Merging duplicate siblings in DAG...
[11/17 01:41:04    145s]     Clock DAG stats before merging:
[11/17 01:41:04    145s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/17 01:41:04    145s]       misc counts      : r=1, pp=0
[11/17 01:41:04    145s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/17 01:41:04    145s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=628.675um, total=628.675um
[11/17 01:41:04    145s]     Clock DAG library cell distribution before merging {count}:
[11/17 01:41:04    145s]      Logics: PADDI: 1 
[11/17 01:41:04    145s]     Clock DAG hash before merging: 12078018210226916294 5146226025933988265
[11/17 01:41:04    145s]     Resynthesising clock tree into netlist...
[11/17 01:41:04    145s]       Reset timing graph...
[11/17 01:41:04    145s] Ignoring AAE DB Resetting ...
[11/17 01:41:04    145s]       Reset timing graph done.
[11/17 01:41:04    145s]     Resynthesising clock tree into netlist done.
[11/17 01:41:04    145s]     
[11/17 01:41:04    145s]     Clock logic merging summary:
[11/17 01:41:04    145s]     
[11/17 01:41:04    145s]     -----------------------------------------------------------
[11/17 01:41:04    145s]     Description                           Number of occurrences
[11/17 01:41:04    145s]     -----------------------------------------------------------
[11/17 01:41:04    145s]     Total clock logics                              1
[11/17 01:41:04    145s]     Globally unique logic expressions               1
[11/17 01:41:04    145s]     Potentially mergeable clock logics              0
[11/17 01:41:04    145s]     Actually merged clock logics                    0
[11/17 01:41:04    145s]     -----------------------------------------------------------
[11/17 01:41:04    145s]     
[11/17 01:41:04    145s]     --------------------------------------------
[11/17 01:41:04    145s]     Cannot merge reason    Number of occurrences
[11/17 01:41:04    145s]     --------------------------------------------
[11/17 01:41:04    145s]     GloballyUnique                   1
[11/17 01:41:04    145s]     --------------------------------------------
[11/17 01:41:04    145s]     
[11/17 01:41:04    145s]     Disconnecting clock tree from netlist...
[11/17 01:41:04    145s]     Disconnecting clock tree from netlist done.
[11/17 01:41:04    145s]   Merging duplicate siblings in DAG done.
[11/17 01:41:04    145s]   Applying movement limits...
[11/17 01:41:04    145s]   Applying movement limits done.
[11/17 01:41:04    145s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:41:04    145s]   CCOpt::Phase::Construction...
[11/17 01:41:04    145s]   Stage::Clustering...
[11/17 01:41:04    145s]   Clustering...
[11/17 01:41:04    145s]     Clock DAG hash before 'Clustering': 12078018210226916294 5146226025933988265
[11/17 01:41:04    145s]     Initialize for clustering...
[11/17 01:41:04    145s]     Clock DAG stats before clustering:
[11/17 01:41:04    145s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[11/17 01:41:04    145s]       misc counts      : r=1, pp=0
[11/17 01:41:04    145s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[11/17 01:41:04    145s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=628.675um, total=628.675um
[11/17 01:41:04    145s]     Clock DAG library cell distribution before clustering {count}:
[11/17 01:41:04    145s]      Logics: PADDI: 1 
[11/17 01:41:04    145s]     Clock DAG hash before clustering: 12078018210226916294 5146226025933988265
[11/17 01:41:04    145s]     Computing optimal clock node locations...
[11/17 01:41:04    145s]       Optimal path computation stats:
[11/17 01:41:04    145s]         Successful          : 0
[11/17 01:41:04    145s]         Unsuccessful        : 0
[11/17 01:41:04    145s]         Immovable           : 2
[11/17 01:41:04    145s]         lockedParentLocation: 0
[11/17 01:41:04    145s]       Unsuccessful details:
[11/17 01:41:04    145s]       
[11/17 01:41:04    145s]     Computing optimal clock node locations done.
[11/17 01:41:04    145s]     Computing max distances from locked parents...
[11/17 01:41:04    145s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/17 01:41:04    145s]     Computing max distances from locked parents done.
[11/17 01:41:04    145s] End AAE Lib Interpolated Model. (MEM=1768.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:41:04    145s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:41:04    145s]     Bottom-up phase...
[11/17 01:41:04    145s]     Clustering bottom-up starting from leaves...
[11/17 01:46:17    458s]       Clustering clock_tree My_CLK...
[11/17 01:46:19    460s]       Clustering clock_tree My_CLK done.
[11/17 01:46:19    460s]     Clustering bottom-up starting from leaves done.
[11/17 01:46:19    460s]     Rebuilding the clock tree after clustering...
[11/17 01:46:21    462s]     Rebuilding the clock tree after clustering done.
[11/17 01:46:21    462s]     Clock DAG stats after bottom-up phase:
[11/17 01:46:21    462s]       cell counts      : b=7162, i=0, icg=0, nicg=0, l=1, total=7163
[11/17 01:46:21    462s]       misc counts      : r=1, pp=0
[11/17 01:46:21    462s]       cell areas       : b=37766.718um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=52166.718um^2
[11/17 01:46:21    462s]       hp wire lengths  : top=0.000um, trunk=550335.330um, leaf=2286.595um, total=552621.925um
[11/17 01:46:21    462s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/17 01:46:21    462s]        Bufs: CLKBUFX20: 3764 CLKBUFX3: 3103 CLKBUFX2: 295 
[11/17 01:46:21    462s]      Logics: PADDI: 1 
[11/17 01:46:21    462s]     Clock DAG hash after bottom-up phase: 3118084927617194577 15952888559885477461
[11/17 01:46:21    462s]     Bottom-up phase done. (took cpu=0:05:17 real=0:05:17)
[11/17 01:46:21    462s]     Legalizing clock trees...
[11/17 01:46:22    463s]     Resynthesising clock tree into netlist...
[11/17 01:46:23    464s]       Reset timing graph...
[11/17 01:46:23    464s] Ignoring AAE DB Resetting ...
[11/17 01:46:23    464s]       Reset timing graph done.
[11/17 01:46:23    464s]     Resynthesising clock tree into netlist done.
[11/17 01:46:23    464s]     Commiting net attributes....
[11/17 01:46:23    464s]     Commiting net attributes. done.
[11/17 01:46:23    464s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/17 01:46:23    464s]     Leaving CCOpt scope - ClockRefiner...
[11/17 01:46:23    464s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2320.4M, EPOCH TIME: 1700185583.605369
[11/17 01:46:23    464s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2150.4M, EPOCH TIME: 1700185583.637082
[11/17 01:46:23    464s]     Assigned high priority to 10682 instances.
[11/17 01:46:23    464s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/17 01:46:23    464s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/17 01:46:23    464s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.656379
[11/17 01:46:23    464s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2150.4M, EPOCH TIME: 1700185583.656630
[11/17 01:46:23    464s] z: 2, totalTracks: 1
[11/17 01:46:23    464s] z: 4, totalTracks: 1
[11/17 01:46:23    464s] z: 6, totalTracks: 1
[11/17 01:46:23    464s] z: 8, totalTracks: 1
[11/17 01:46:23    464s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:46:23    464s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2150.4M, EPOCH TIME: 1700185583.669043
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:46:23    464s] OPERPROF:       Starting CMU at level 4, MEM:2150.4M, EPOCH TIME: 1700185583.704025
[11/17 01:46:23    464s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2150.4M, EPOCH TIME: 1700185583.705632
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:46:23    464s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:2150.4M, EPOCH TIME: 1700185583.707155
[11/17 01:46:23    464s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2150.4M, EPOCH TIME: 1700185583.707285
[11/17 01:46:23    464s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2150.4M, EPOCH TIME: 1700185583.707392
[11/17 01:46:23    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2150.4MB).
[11/17 01:46:23    464s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:2150.4M, EPOCH TIME: 1700185583.709905
[11/17 01:46:23    464s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.054, MEM:2150.4M, EPOCH TIME: 1700185583.710000
[11/17 01:46:23    464s] TDRefine: refinePlace mode is spiral
[11/17 01:46:23    464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9364.2
[11/17 01:46:23    464s] OPERPROF: Starting RefinePlace at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.710144
[11/17 01:46:23    464s] *** Starting refinePlace (0:07:45 mem=2150.4M) ***
[11/17 01:46:23    464s] Total net bbox length = 4.917e+05 (2.409e+05 2.508e+05) (ext = 2.747e+02)
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:46:23    464s] **ERROR: (IMPSP-2002):	Density too high (125.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[11/17 01:46:23    464s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/17 01:46:23    464s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:46:23    464s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:46:23    464s] Total net bbox length = 4.917e+05 (2.409e+05 2.508e+05) (ext = 2.747e+02)
[11/17 01:46:23    464s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2150.4MB
[11/17 01:46:23    464s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2150.4MB) @(0:07:45 - 0:07:45).
[11/17 01:46:23    464s] *** Finished refinePlace (0:07:45 mem=2150.4M) ***
[11/17 01:46:23    464s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9364.2
[11/17 01:46:23    464s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:2150.4M, EPOCH TIME: 1700185583.730006
[11/17 01:46:23    464s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.730126
[11/17 01:46:23    464s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:2150.4M, EPOCH TIME: 1700185583.737948
[11/17 01:46:23    464s]     ClockRefiner summary
[11/17 01:46:23    464s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10682).
[11/17 01:46:23    464s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7163).
[11/17 01:46:23    464s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3519).
[11/17 01:46:23    464s]     Revert refine place priority changes on 0 instances.
[11/17 01:46:23    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.762828
[11/17 01:46:23    464s] z: 2, totalTracks: 1
[11/17 01:46:23    464s] z: 4, totalTracks: 1
[11/17 01:46:23    464s] z: 6, totalTracks: 1
[11/17 01:46:23    464s] z: 8, totalTracks: 1
[11/17 01:46:23    464s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:46:23    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2150.4M, EPOCH TIME: 1700185583.775842
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:46:23    464s] OPERPROF:     Starting CMU at level 3, MEM:2150.4M, EPOCH TIME: 1700185583.810370
[11/17 01:46:23    464s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2150.4M, EPOCH TIME: 1700185583.811914
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:46:23    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2150.4M, EPOCH TIME: 1700185583.813380
[11/17 01:46:23    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2150.4M, EPOCH TIME: 1700185583.813499
[11/17 01:46:23    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2150.4M, EPOCH TIME: 1700185583.813604
[11/17 01:46:23    464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2150.4MB).
[11/17 01:46:23    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2150.4M, EPOCH TIME: 1700185583.816283
[11/17 01:46:23    464s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/17 01:46:23    464s]     Disconnecting clock tree from netlist...
[11/17 01:46:23    464s]     Disconnecting clock tree from netlist done.
[11/17 01:46:23    464s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/17 01:46:23    464s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.909090
[11/17 01:46:23    464s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:2150.4M, EPOCH TIME: 1700185583.917297
[11/17 01:46:23    464s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/17 01:46:23    464s]     Leaving CCOpt scope - Initializing placement interface...
[11/17 01:46:23    464s] OPERPROF: Starting DPlace-Init at level 1, MEM:2150.4M, EPOCH TIME: 1700185583.918007
[11/17 01:46:23    464s] z: 2, totalTracks: 1
[11/17 01:46:23    464s] z: 4, totalTracks: 1
[11/17 01:46:23    464s] z: 6, totalTracks: 1
[11/17 01:46:23    464s] z: 8, totalTracks: 1
[11/17 01:46:23    464s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:46:23    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2150.4M, EPOCH TIME: 1700185583.930739
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:46:23    464s] OPERPROF:     Starting CMU at level 3, MEM:2150.4M, EPOCH TIME: 1700185583.977567
[11/17 01:46:23    464s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.005, MEM:2153.5M, EPOCH TIME: 1700185583.982369
[11/17 01:46:23    464s] 
[11/17 01:46:23    464s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:46:23    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:2153.5M, EPOCH TIME: 1700185583.983963
[11/17 01:46:23    464s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2153.5M, EPOCH TIME: 1700185583.984104
[11/17 01:46:23    464s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2153.5M, EPOCH TIME: 1700185583.984237
[11/17 01:46:23    464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2153.5MB).
[11/17 01:46:23    464s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2153.5M, EPOCH TIME: 1700185583.986416
[11/17 01:46:23    464s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/17 01:46:24    465s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/17 01:46:24    465s] End AAE Lib Interpolated Model. (MEM=2153.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:46:24    465s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/17 01:46:24    465s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/17 01:46:26    467s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:02.7 real=0:00:02.8)
[11/17 01:46:26    467s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (IMPCCOPT-2394):	Failed to find a legal location near (341.600000, 296.780000) for an instance of lib_cell lib_cell CLKBUFX20 in hinst risc_v_Pad_Frame. The floorplan may be full, or there may be other placement problems.
[11/17 01:46:30    471s] **WARN: (EMS-27):	Message (IMPCCOPT-2394) has exceeded the current message display limit of 20.
[11/17 01:46:30    471s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     Clock tree legalization - Histogram:
[11/17 01:47:48    549s]     ====================================
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     ------------------------------------
[11/17 01:47:48    549s]     Movement (um)        Number of cells
[11/17 01:47:48    549s]     ------------------------------------
[11/17 01:47:48    549s]     [0.2,27.1745)              617
[11/17 01:47:48    549s]     [27.1745,54.149)           538
[11/17 01:47:48    549s]     [54.149,81.1235)           433
[11/17 01:47:48    549s]     [81.1235,108.098)          311
[11/17 01:47:48    549s]     [108.098,135.072)          331
[11/17 01:47:48    549s]     [135.072,162.047)          155
[11/17 01:47:48    549s]     [162.047,189.022)          116
[11/17 01:47:48    549s]     [189.022,215.996)           85
[11/17 01:47:48    549s]     [215.996,242.97)            70
[11/17 01:47:48    549s]     [242.97,269.945)            58
[11/17 01:47:48    549s]     ------------------------------------
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     Clock tree legalization - Top 10 Movements:
[11/17 01:47:48    549s]     ===========================================
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[11/17 01:47:48    549s]     Movement (um)    Desired              Achieved             Node
[11/17 01:47:48    549s]                      location             location             
[11/17 01:47:48    549s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[11/17 01:47:48    549s]        269.945       (356.000,326.577)    (490.600,461.923)    CTS_ccl_buf_00251 (a lib_cell CLKBUFX3) at (490.200,460.940), in power domain auto-default
[11/17 01:47:48    549s]        269.345       (351.800,329.998)    (485.800,465.342)    CTS_ccl_buf_01729 (a lib_cell CLKBUFX3) at (485.400,464.360), in power domain auto-default
[11/17 01:47:48    549s]        268.945       (375.400,323.158)    (509.000,458.502)    CTS_ccl_buf_02918 (a lib_cell CLKBUFX3) at (508.600,457.520), in power domain auto-default
[11/17 01:47:48    549s]        267.345       (375.400,323.158)    (507.400,458.502)    CTS_ccl_buf_01108 (a lib_cell CLKBUFX3) at (507.000,457.520), in power domain auto-default
[11/17 01:47:48    549s]        266.945       (374.200,323.158)    (505.800,458.502)    CTS_ccl_buf_00581 (a lib_cell CLKBUFX3) at (505.400,457.520), in power domain auto-default
[11/17 01:47:48    549s]        266.38        (325.600,336.837)    (458.600,470.217)    CTS_ccl_buf_02733 (a lib_cell CLKBUFX3) at (458.200,469.490), in power domain auto-default
[11/17 01:47:48    549s]        266.345       (335.600,340.257)    (466.600,475.602)    CTS_ccl_buf_00613 (a lib_cell CLKBUFX3) at (466.200,474.620), in power domain auto-default
[11/17 01:47:48    549s]        266.145       (364.600,326.577)    (495.400,461.923)    CTS_ccl_buf_03136 (a lib_cell CLKBUFX3) at (495.000,460.940), in power domain auto-default
[11/17 01:47:48    549s]        265.745       (325.200,340.257)    (455.600,475.602)    CTS_ccl_buf_02249 (a lib_cell CLKBUFX3) at (455.200,474.620), in power domain auto-default
[11/17 01:47:48    549s]        265.38        (365.600,326.577)    (497.600,459.957)    CTS_ccl_buf_01222 (a lib_cell CLKBUFX3) at (497.200,459.230), in power domain auto-default
[11/17 01:47:48    549s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[11/17 01:47:48    549s]     
[11/17 01:47:48    549s]     Legalizing clock trees done. (took cpu=0:01:26 real=0:01:26)
[11/17 01:47:51    551s]     Clock DAG stats after 'Clustering':
[11/17 01:47:51    551s]       cell counts      : b=7162, i=0, icg=0, nicg=0, l=1, total=7163
[11/17 01:47:51    551s]       misc counts      : r=1, pp=0
[11/17 01:47:51    551s]       cell areas       : b=37766.718um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=52166.718um^2
[11/17 01:47:51    551s]       cell capacitance : b=2.004pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=4.391pF
[11/17 01:47:51    551s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/17 01:47:51    551s]       wire capacitance : top=0.000pF, trunk=32.699pF, leaf=11.046pF, total=43.745pF
[11/17 01:47:51    551s]       wire lengths     : top=0.000um, trunk=592508.657um, leaf=197359.230um, total=789867.887um
[11/17 01:47:51    551s]       hp wire lengths  : top=0.000um, trunk=596704.350um, leaf=196200.935um, total=792905.285um
[11/17 01:47:51    551s]     Clock DAG net violations after 'Clustering':
[11/17 01:47:51    551s]       Remaining Transition : {count=6613, worst=[0.124ns, 0.123ns, 0.123ns, 0.123ns, 0.122ns, 0.122ns, 0.122ns, 0.122ns, 0.121ns, 0.121ns, ...]} avg=0.022ns sd=0.021ns sum=148.264ns
[11/17 01:47:51    551s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/17 01:47:51    551s]       Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/17 01:47:51    551s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/17 01:47:51    551s]       Trunk : target=0.020ns count=3644 avg=0.038ns sd=0.006ns min=0.000ns max=0.049ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 0 <= 0.019ns, 0 <= 0.020ns} {0 <= 0.021ns, 0 <= 0.022ns, 0 <= 0.024ns, 396 <= 0.030ns, 3247 > 0.030ns}
[11/17 01:47:51    551s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/17 01:47:51    551s]       Leaf  : target=0.020ns count=3519 avg=0.044ns sd=0.029ns min=0.018ns max=0.144ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 152 <= 0.019ns, 397 <= 0.020ns} {309 <= 0.021ns, 208 <= 0.022ns, 217 <= 0.024ns, 300 <= 0.030ns, 1936 > 0.030ns}
[11/17 01:47:51    551s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/17 01:47:51    551s]        Bufs: CLKBUFX20: 3764 CLKBUFX3: 3103 CLKBUFX2: 295 
[11/17 01:47:51    551s]      Logics: PADDI: 1 
[11/17 01:47:51    551s]     Clock DAG hash after 'Clustering': 951559453361423862 6251858584138177034
[11/17 01:47:51    551s]     Clock DAG hash after 'Clustering': 951559453361423862 6251858584138177034
[11/17 01:47:51    552s]     Primary reporting skew groups after 'Clustering':
[11/17 01:47:51    552s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.263, max=0.868, avg=0.304, sd=0.092], skew [0.605 vs 0.105*], 96.5% {0.263, 0.368} (wid=0.036 ws=0.006) (gid=0.834 gs=0.600)
[11/17 01:47:51    552s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[61][31]/CK
[11/17 01:47:51    552s]           max path sink: risc_v_top_i_ex_mem_datapath_ffd_q_reg[2]/CKN
[11/17 01:47:51    552s]     Skew group summary after 'Clustering':
[11/17 01:47:51    552s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.263, max=0.868, avg=0.304, sd=0.092], skew [0.605 vs 0.105*], 96.5% {0.263, 0.368} (wid=0.036 ws=0.006) (gid=0.834 gs=0.600)
[11/17 01:47:51    552s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.263, max=0.868, avg=0.304, sd=0.092], skew [0.605 vs 0.105*], 96.5% {0.263, 0.368} (wid=0.036 ws=0.006) (gid=0.834 gs=0.600)
[11/17 01:47:51    552s]     Legalizer API calls during this step: 787544 succeeded with high effort: 781288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2136
[11/17 01:47:51    552s]   Clustering done. (took cpu=0:06:47 real=0:06:47)
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   Post-Clustering Statistics Report
[11/17 01:47:51    552s]   =================================
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   Fanout Statistics:
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   ----------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/17 01:47:51    552s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/17 01:47:51    552s]   ----------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   Trunk       3646     1.965       1        3395      56.208      {3645 <= 679, 1 <= 3395}
[11/17 01:47:51    552s]   Leaf        3519     1.000       1           1       0.000      {3519 <= 2}
[11/17 01:47:51    552s]   ----------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   Clustering Failure Statistics:
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   ----------------------------------------------
[11/17 01:47:51    552s]   Net Type    Clusters    Clusters    Transition
[11/17 01:47:51    552s]               Tried       Failed      Failures
[11/17 01:47:51    552s]   ----------------------------------------------
[11/17 01:47:51    552s]   Trunk        116466      116466       116466
[11/17 01:47:51    552s]   Leaf          97507       97507        97507
[11/17 01:47:51    552s]   ----------------------------------------------
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   Clustering Partition Statistics:
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   --------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[11/17 01:47:51    552s]               Fraction    Fraction    Count        Size        Size    Size    Size
[11/17 01:47:51    552s]   --------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   Trunk        0.000       1.000          8         895.250       1    3519    1619.565
[11/17 01:47:51    552s]   Leaf         0.000       1.000          1        3519.000    3519    3519       0.000
[11/17 01:47:51    552s]   --------------------------------------------------------------------------------------
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   
[11/17 01:47:51    552s]   Looking for fanout violations...
[11/17 01:47:51    552s]   Looking for fanout violations done.
[11/17 01:47:51    552s]   CongRepair After Initial Clustering...
[11/17 01:47:53    553s]   Reset timing graph...
[11/17 01:47:53    553s] Ignoring AAE DB Resetting ...
[11/17 01:47:53    553s]   Reset timing graph done.
[11/17 01:47:53    554s]   Leaving CCOpt scope - Early Global Route...
[11/17 01:47:53    554s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2191.6M, EPOCH TIME: 1700185673.536337
[11/17 01:47:53    554s] All LLGs are deleted
[11/17 01:47:53    554s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2191.6M, EPOCH TIME: 1700185673.543485
[11/17 01:47:53    554s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2191.6M, EPOCH TIME: 1700185673.545079
[11/17 01:47:53    554s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.017, MEM:2115.6M, EPOCH TIME: 1700185673.553277
[11/17 01:47:53    554s]   Clock implementation routing...
[11/17 01:47:53    554s] Net route status summary:
[11/17 01:47:53    554s]   Clock:      7164 (unrouted=7164, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/17 01:47:53    554s]   Non-clock:  4593 (unrouted=4065, trialRouted=528, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4062, (crossesIlmBoundary AND tooFewTerms=0)])
[11/17 01:47:55    555s]     Routing using eGR only...
[11/17 01:47:55    555s]       Early Global Route - eGR only step...
[11/17 01:47:55    556s] (ccopt eGR): There are 7164 nets for routing of which 7162 have one or more fixed wires.
[11/17 01:47:55    556s] (ccopt eGR): Start to route 7164 all nets
[11/17 01:47:55    556s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2115.63 MB )
[11/17 01:47:55    556s] (I)      ==================== Layers =====================
[11/17 01:47:55    556s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:47:55    556s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:47:55    556s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:47:55    556s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:47:55    556s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:47:55    556s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:47:55    556s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:47:55    556s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:47:55    556s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:47:55    556s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:47:55    556s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:47:55    556s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:47:55    556s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:47:55    556s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:47:55    556s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:47:55    556s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:47:55    556s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:47:55    556s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:47:55    556s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:47:55    556s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:47:55    556s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:47:55    556s] (I)      Started Import and model ( Curr Mem: 2115.63 MB )
[11/17 01:47:55    556s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:47:55    556s] (I)      == Non-default Options ==
[11/17 01:47:55    556s] (I)      Clean congestion better                            : true
[11/17 01:47:55    556s] (I)      Estimate vias on DPT layer                         : true
[11/17 01:47:55    556s] (I)      Clean congestion layer assignment rounds           : 3
[11/17 01:47:55    556s] (I)      Layer constraints as soft constraints              : true
[11/17 01:47:55    556s] (I)      Soft top layer                                     : true
[11/17 01:47:55    556s] (I)      Skip prospective layer relax nets                  : true
[11/17 01:47:55    556s] (I)      Better NDR handling                                : true
[11/17 01:47:55    556s] (I)      Improved NDR modeling in LA                        : true
[11/17 01:47:55    556s] (I)      Routing cost fix for NDR handling                  : true
[11/17 01:47:55    556s] (I)      Block tracks for preroutes                         : true
[11/17 01:47:55    556s] (I)      Assign IRoute by net group key                     : true
[11/17 01:47:55    556s] (I)      Block unroutable channels                          : true
[11/17 01:47:55    556s] (I)      Block unroutable channels 3D                       : true
[11/17 01:47:55    556s] (I)      Bound layer relaxed segment wl                     : true
[11/17 01:47:55    556s] (I)      Blocked pin reach length threshold                 : 2
[11/17 01:47:55    556s] (I)      Check blockage within NDR space in TA              : true
[11/17 01:47:55    556s] (I)      Skip must join for term with via pillar            : true
[11/17 01:47:55    556s] (I)      Model find APA for IO pin                          : true
[11/17 01:47:55    556s] (I)      On pin location for off pin term                   : true
[11/17 01:47:55    556s] (I)      Handle EOL spacing                                 : true
[11/17 01:47:55    556s] (I)      Merge PG vias by gap                               : true
[11/17 01:47:55    556s] (I)      Maximum routing layer                              : 11
[11/17 01:47:55    556s] (I)      Route selected nets only                           : true
[11/17 01:47:55    556s] (I)      Refine MST                                         : true
[11/17 01:47:55    556s] (I)      Honor PRL                                          : true
[11/17 01:47:55    556s] (I)      Strong congestion aware                            : true
[11/17 01:47:55    556s] (I)      Improved initial location for IRoutes              : true
[11/17 01:47:55    556s] (I)      Multi panel TA                                     : true
[11/17 01:47:55    556s] (I)      Penalize wire overlap                              : true
[11/17 01:47:55    556s] (I)      Expand small instance blockage                     : true
[11/17 01:47:55    556s] (I)      Reduce via in TA                                   : true
[11/17 01:47:55    556s] (I)      SS-aware routing                                   : true
[11/17 01:47:55    556s] (I)      Improve tree edge sharing                          : true
[11/17 01:47:55    556s] (I)      Improve 2D via estimation                          : true
[11/17 01:47:55    556s] (I)      Refine Steiner tree                                : true
[11/17 01:47:55    556s] (I)      Build spine tree                                   : true
[11/17 01:47:55    556s] (I)      Model pass through capacity                        : true
[11/17 01:47:55    556s] (I)      Extend blockages by a half GCell                   : true
[11/17 01:47:55    556s] (I)      Consider pin shapes                                : true
[11/17 01:47:55    556s] (I)      Consider pin shapes for all nodes                  : true
[11/17 01:47:55    556s] (I)      Consider NR APA                                    : true
[11/17 01:47:55    556s] (I)      Consider IO pin shape                              : true
[11/17 01:47:55    556s] (I)      Fix pin connection bug                             : true
[11/17 01:47:55    556s] (I)      Consider layer RC for local wires                  : true
[11/17 01:47:55    556s] (I)      Route to clock mesh pin                            : true
[11/17 01:47:55    556s] (I)      LA-aware pin escape length                         : 2
[11/17 01:47:55    556s] (I)      Connect multiple ports                             : true
[11/17 01:47:55    556s] (I)      Split for must join                                : true
[11/17 01:47:55    556s] (I)      Number of threads                                  : 1
[11/17 01:47:55    556s] (I)      Routing effort level                               : 10000
[11/17 01:47:55    556s] (I)      Prefer layer length threshold                      : 8
[11/17 01:47:55    556s] (I)      Overflow penalty cost                              : 10
[11/17 01:47:55    556s] (I)      A-star cost                                        : 0.300000
[11/17 01:47:55    556s] (I)      Misalignment cost                                  : 10.000000
[11/17 01:47:55    556s] (I)      Threshold for short IRoute                         : 6
[11/17 01:47:55    556s] (I)      Via cost during post routing                       : 1.000000
[11/17 01:47:55    556s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/17 01:47:55    556s] (I)      Source-to-sink ratio                               : 0.300000
[11/17 01:47:55    556s] (I)      Scenic ratio bound                                 : 3.000000
[11/17 01:47:55    556s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/17 01:47:55    556s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/17 01:47:55    556s] (I)      PG-aware similar topology routing                  : true
[11/17 01:47:55    556s] (I)      Maze routing via cost fix                          : true
[11/17 01:47:55    556s] (I)      Apply PRL on PG terms                              : true
[11/17 01:47:55    556s] (I)      Apply PRL on obs objects                           : true
[11/17 01:47:55    556s] (I)      Handle range-type spacing rules                    : true
[11/17 01:47:55    556s] (I)      PG gap threshold multiplier                        : 10.000000
[11/17 01:47:55    556s] (I)      Parallel spacing query fix                         : true
[11/17 01:47:55    556s] (I)      Force source to root IR                            : true
[11/17 01:47:55    556s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/17 01:47:55    556s] (I)      Do not relax to DPT layer                          : true
[11/17 01:47:55    556s] (I)      No DPT in post routing                             : true
[11/17 01:47:55    556s] (I)      Modeling PG via merging fix                        : true
[11/17 01:47:55    556s] (I)      Shield aware TA                                    : true
[11/17 01:47:55    556s] (I)      Strong shield aware TA                             : true
[11/17 01:47:55    556s] (I)      Overflow calculation fix in LA                     : true
[11/17 01:47:55    556s] (I)      Post routing fix                                   : true
[11/17 01:47:55    556s] (I)      Strong post routing                                : true
[11/17 01:47:55    556s] (I)      Access via pillar from top                         : true
[11/17 01:47:55    556s] (I)      NDR via pillar fix                                 : true
[11/17 01:47:55    556s] (I)      Violation on path threshold                        : 1
[11/17 01:47:55    556s] (I)      Pass through capacity modeling                     : true
[11/17 01:47:55    556s] (I)      Select the non-relaxed segments in post routing stage : true
[11/17 01:47:55    556s] (I)      Select term pin box for io pin                     : true
[11/17 01:47:55    556s] (I)      Penalize NDR sharing                               : true
[11/17 01:47:55    556s] (I)      Enable special modeling                            : false
[11/17 01:47:55    556s] (I)      Keep fixed segments                                : true
[11/17 01:47:55    556s] (I)      Reorder net groups by key                          : true
[11/17 01:47:55    556s] (I)      Increase net scenic ratio                          : true
[11/17 01:47:55    556s] (I)      Method to set GCell size                           : row
[11/17 01:47:55    556s] (I)      Connect multiple ports and must join fix           : true
[11/17 01:47:55    556s] (I)      Avoid high resistance layers                       : true
[11/17 01:47:55    556s] (I)      Model find APA for IO pin fix                      : true
[11/17 01:47:55    556s] (I)      Avoid connecting non-metal layers                  : true
[11/17 01:47:55    556s] (I)      Use track pitch for NDR                            : true
[11/17 01:47:55    556s] (I)      Enable layer relax to lower layer                  : true
[11/17 01:47:55    556s] (I)      Enable layer relax to upper layer                  : true
[11/17 01:47:55    556s] (I)      Top layer relaxation fix                           : true
[11/17 01:47:55    556s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:47:55    556s] (I)      Use row-based GCell size
[11/17 01:47:55    556s] (I)      Use row-based GCell align
[11/17 01:47:55    556s] (I)      layer 0 area = 80000
[11/17 01:47:55    556s] (I)      layer 1 area = 80000
[11/17 01:47:55    556s] (I)      layer 2 area = 80000
[11/17 01:47:55    556s] (I)      layer 3 area = 80000
[11/17 01:47:55    556s] (I)      layer 4 area = 80000
[11/17 01:47:55    556s] (I)      layer 5 area = 80000
[11/17 01:47:55    556s] (I)      layer 6 area = 80000
[11/17 01:47:55    556s] (I)      layer 7 area = 80000
[11/17 01:47:55    556s] (I)      layer 8 area = 80000
[11/17 01:47:55    556s] (I)      layer 9 area = 400000
[11/17 01:47:55    556s] (I)      layer 10 area = 400000
[11/17 01:47:55    556s] (I)      GCell unit size   : 3420
[11/17 01:47:55    556s] (I)      GCell multiplier  : 1
[11/17 01:47:55    556s] (I)      GCell row height  : 3420
[11/17 01:47:55    556s] (I)      Actual row height : 3420
[11/17 01:47:55    556s] (I)      GCell align ref   : 580000 579880
[11/17 01:47:55    556s] [NR-eGR] Track table information for default rule: 
[11/17 01:47:55    556s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:47:55    556s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:47:55    556s] (I)      ==================== Default via =====================
[11/17 01:47:55    556s] (I)      +----+------------------+----------------------------+
[11/17 01:47:55    556s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:47:55    556s] (I)      +----+------------------+----------------------------+
[11/17 01:47:55    556s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:47:55    556s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:47:55    556s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:47:55    556s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:47:55    556s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:47:55    556s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:47:55    556s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:47:55    556s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:47:55    556s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:47:55    556s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:47:55    556s] (I)      +----+------------------+----------------------------+
[11/17 01:47:55    556s] [NR-eGR] Read 2595 PG shapes
[11/17 01:47:55    556s] [NR-eGR] Read 0 clock shapes
[11/17 01:47:55    556s] [NR-eGR] Read 0 other shapes
[11/17 01:47:55    556s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:47:55    556s] [NR-eGR] #Instance Blockages : 1550
[11/17 01:47:55    556s] [NR-eGR] #PG Blockages       : 2595
[11/17 01:47:55    556s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:47:55    556s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:47:55    556s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:47:55    556s] [NR-eGR] #Other Blockages    : 0
[11/17 01:47:55    556s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:47:55    556s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/17 01:47:55    556s] [NR-eGR] Read 7695 nets ( ignored 531 )
[11/17 01:47:55    556s] [NR-eGR] Connected 0 must-join pins/ports
[11/17 01:47:55    556s] (I)      early_global_route_priority property id does not exist.
[11/17 01:47:55    556s] (I)      Read Num Blocks=5209  Num Prerouted Wires=0  Num CS=0
[11/17 01:47:55    556s] (I)      Layer 1 (V) : #blockages 2702 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 2 (H) : #blockages 318 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 3 (V) : #blockages 2171 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/17 01:47:55    556s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[11/17 01:47:55    556s] (I)      Moved 1 terms for better access 
[11/17 01:47:55    556s] (I)      Number of ignored nets                =      0
[11/17 01:47:55    556s] (I)      Number of connected nets              =      0
[11/17 01:47:55    556s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of clock nets                  =   7164.  Ignored: No
[11/17 01:47:55    556s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:47:55    556s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:47:55    556s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:47:55    556s] [NR-eGR] There are 7163 clock nets ( 7162 with NDR ).
[11/17 01:47:55    556s] **WARN: (IMPPSP-2001):	There are 6879 pins inside GCell located around position 344.72 296.78. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[11/17 01:47:55    556s] (I)      Ndr track 0 does not exist
[11/17 01:47:55    556s] (I)      Ndr track 0 does not exist
[11/17 01:47:55    556s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:47:55    556s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:47:55    556s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:47:55    556s] (I)      Site width          :   400  (dbu)
[11/17 01:47:55    556s] (I)      Row height          :  3420  (dbu)
[11/17 01:47:55    556s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:47:55    556s] (I)      GCell width         :  3420  (dbu)
[11/17 01:47:55    556s] (I)      GCell height        :  3420  (dbu)
[11/17 01:47:55    556s] (I)      Grid                :   468   468    11
[11/17 01:47:55    556s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:47:55    556s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:47:55    556s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:47:55    556s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:47:55    556s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:47:55    556s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:47:55    556s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:47:55    556s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:47:55    556s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:47:55    556s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:47:55    556s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:47:55    556s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:47:55    556s] (I)      --------------------------------------------------------
[11/17 01:47:55    556s] 
[11/17 01:47:55    556s] [NR-eGR] ============ Routing rule table ============
[11/17 01:47:55    556s] [NR-eGR] Rule id: 0  Nets: 7162
[11/17 01:47:55    556s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/17 01:47:55    556s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/17 01:47:55    556s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/17 01:47:55    556s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/17 01:47:55    556s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/17 01:47:55    556s] [NR-eGR] Rule id: 1  Nets: 1
[11/17 01:47:55    556s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:47:55    556s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:47:55    556s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:47:55    556s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:47:55    556s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:47:55    556s] [NR-eGR] ========================================
[11/17 01:47:55    556s] [NR-eGR] 
[11/17 01:47:55    556s] (I)      =============== Blocked Tracks ===============
[11/17 01:47:55    556s] (I)      +-------+---------+----------+---------------+
[11/17 01:47:55    556s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:47:55    556s] (I)      +-------+---------+----------+---------------+
[11/17 01:47:55    556s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |     2 | 1872000 |    50990 |         2.72% |
[11/17 01:47:55    556s] (I)      |     3 | 1970748 |     8117 |         0.41% |
[11/17 01:47:55    556s] (I)      |     4 | 1872000 |    87011 |         4.65% |
[11/17 01:47:55    556s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:47:55    556s] (I)      |    11 |  788112 |       97 |         0.01% |
[11/17 01:47:55    556s] (I)      +-------+---------+----------+---------------+
[11/17 01:47:55    556s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.47 sec, Curr Mem: 2143.58 MB )
[11/17 01:47:55    556s] (I)      Reset routing kernel
[11/17 01:47:55    556s] (I)      Started Global Routing ( Curr Mem: 2143.58 MB )
[11/17 01:47:55    556s] (I)      totalPins=17844  totalGlobalPin=14214 (79.66%)
[11/17 01:47:55    556s] (I)      total 2D Cap : 3753476 = (1963306 H, 1790170 V)
[11/17 01:47:55    556s] [NR-eGR] Layer group 1: route 7162 net(s) in layer range [3, 4]
[11/17 01:47:55    556s] (I)      
[11/17 01:47:55    556s] (I)      ============  Phase 1a Route ============
[11/17 01:47:56    556s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:47:56    556s] (I)      Usage: 461936 = (178647 H, 283289 V) = (9.10% H, 15.82% V) = (3.055e+05um H, 4.844e+05um V)
[11/17 01:47:56    556s] (I)      
[11/17 01:47:56    556s] (I)      ============  Phase 1b Route ============
[11/17 01:47:56    557s] (I)      Usage: 462000 = (178685 H, 283315 V) = (9.10% H, 15.83% V) = (3.056e+05um H, 4.845e+05um V)
[11/17 01:47:56    557s] (I)      Overflow of layer group 1: 19.08% H + 33.58% V. EstWL: 7.900200e+05um
[11/17 01:47:56    557s] (I)      
[11/17 01:47:56    557s] (I)      ============  Phase 1c Route ============
[11/17 01:47:56    557s] (I)      Level2 Grid: 94 x 94
[11/17 01:47:59    560s] (I)      Usage: 535199 = (222071 H, 313128 V) = (11.31% H, 17.49% V) = (3.797e+05um H, 5.354e+05um V)
[11/17 01:47:59    560s] (I)      
[11/17 01:47:59    560s] (I)      ============  Phase 1d Route ============
[11/17 01:48:44    604s] (I)      Usage: 558874 = (241108 H, 317766 V) = (12.28% H, 17.75% V) = (4.123e+05um H, 5.434e+05um V)
[11/17 01:48:44    604s] (I)      
[11/17 01:48:44    604s] (I)      ============  Phase 1e Route ============
[11/17 01:48:44    604s] (I)      Usage: 558874 = (241108 H, 317766 V) = (12.28% H, 17.75% V) = (4.123e+05um H, 5.434e+05um V)
[11/17 01:48:44    604s] [NR-eGR] Early Global Route overflow of layer group 1: 28.56% H + 41.01% V. EstWL: 9.556745e+05um
[11/17 01:48:44    604s] (I)      
[11/17 01:48:44    604s] (I)      ============  Phase 1f Route ============
[11/17 01:49:08    629s] (I)      Usage: 833205 = (395224 H, 437981 V) = (20.13% H, 24.47% V) = (6.758e+05um H, 7.489e+05um V)
[11/17 01:49:08    629s] (I)      
[11/17 01:49:08    629s] (I)      ============  Phase 1g Route ============
[11/17 01:49:14    635s] (I)      Usage: 260501 = (109465 H, 151036 V) = (5.58% H, 8.44% V) = (1.872e+05um H, 2.583e+05um V)
[11/17 01:49:14    635s] (I)      #Nets         : 7162
[11/17 01:49:14    635s] (I)      #Relaxed nets : 2131
[11/17 01:49:14    635s] (I)      Wire length   : 259887
[11/17 01:49:14    635s] [NR-eGR] Create a new net group with 2131 nets and layer range [3, 6]
[11/17 01:49:14    635s] (I)      
[11/17 01:49:14    635s] (I)      ============  Phase 1h Route ============
[11/17 01:49:15    636s] (I)      Usage: 259599 = (108798 H, 150801 V) = (5.54% H, 8.42% V) = (1.860e+05um H, 2.579e+05um V)
[11/17 01:49:16    637s] (I)      total 2D Cap : 7598858 = (3934554 H, 3664304 V)
[11/17 01:49:16    637s] [NR-eGR] Layer group 2: route 2131 net(s) in layer range [3, 6]
[11/17 01:49:16    637s] (I)      
[11/17 01:49:16    637s] (I)      ============  Phase 1a Route ============
[11/17 01:49:16    637s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2120
[11/17 01:49:16    637s] (I)      Usage: 479291 = (189404 H, 289887 V) = (4.81% H, 7.91% V) = (3.239e+05um H, 4.957e+05um V)
[11/17 01:49:16    637s] (I)      
[11/17 01:49:16    637s] (I)      ============  Phase 1b Route ============
[11/17 01:49:16    637s] (I)      Usage: 479297 = (189409 H, 289888 V) = (4.81% H, 7.91% V) = (3.239e+05um H, 4.957e+05um V)
[11/17 01:49:16    637s] (I)      Overflow of layer group 2: 6.40% H + 21.30% V. EstWL: 8.195979e+05um
[11/17 01:49:16    637s] (I)      
[11/17 01:49:16    637s] (I)      ============  Phase 1c Route ============
[11/17 01:49:16    637s] (I)      Level2 Grid: 94 x 94
[11/17 01:49:18    638s] (I)      Usage: 525595 = (217132 H, 308463 V) = (5.52% H, 8.42% V) = (3.713e+05um H, 5.275e+05um V)
[11/17 01:49:18    638s] (I)      
[11/17 01:49:18    638s] (I)      ============  Phase 1d Route ============
[11/17 01:49:37    657s] (I)      Usage: 532464 = (220615 H, 311849 V) = (5.61% H, 8.51% V) = (3.773e+05um H, 5.333e+05um V)
[11/17 01:49:37    657s] (I)      
[11/17 01:49:37    657s] (I)      ============  Phase 1e Route ============
[11/17 01:49:37    657s] (I)      Usage: 532464 = (220615 H, 311849 V) = (5.61% H, 8.51% V) = (3.773e+05um H, 5.333e+05um V)
[11/17 01:49:37    657s] [NR-eGR] Early Global Route overflow of layer group 2: 12.26% H + 24.38% V. EstWL: 9.105134e+05um
[11/17 01:49:37    657s] (I)      
[11/17 01:49:37    657s] (I)      ============  Phase 1f Route ============
[11/17 01:49:42    663s] (I)      Usage: 698725 = (328073 H, 370652 V) = (8.34% H, 10.12% V) = (5.610e+05um H, 6.338e+05um V)
[11/17 01:49:42    663s] (I)      
[11/17 01:49:42    663s] (I)      ============  Phase 1g Route ============
[11/17 01:49:45    666s] (I)      Usage: 308253 = (132049 H, 176204 V) = (3.36% H, 4.81% V) = (2.258e+05um H, 3.013e+05um V)
[11/17 01:49:45    666s] (I)      #Nets         : 2131
[11/17 01:49:45    666s] (I)      #Relaxed nets : 1682
[11/17 01:49:45    666s] (I)      Wire length   : 48196
[11/17 01:49:45    666s] [NR-eGR] Create a new net group with 1682 nets and layer range [3, 8]
[11/17 01:49:45    666s] (I)      
[11/17 01:49:45    666s] (I)      ============  Phase 1h Route ============
[11/17 01:49:46    666s] (I)      Usage: 307988 = (131868 H, 176120 V) = (3.35% H, 4.81% V) = (2.255e+05um H, 3.012e+05um V)
[11/17 01:49:46    666s] (I)      total 2D Cap : 11441606 = (5905302 H, 5536304 V)
[11/17 01:49:46    666s] [NR-eGR] Layer group 3: route 1682 net(s) in layer range [3, 8]
[11/17 01:49:46    666s] (I)      
[11/17 01:49:46    666s] (I)      ============  Phase 1a Route ============
[11/17 01:49:46    666s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1673
[11/17 01:49:46    666s] (I)      Usage: 485116 = (192944 H, 292172 V) = (3.27% H, 5.28% V) = (3.299e+05um H, 4.996e+05um V)
[11/17 01:49:46    666s] (I)      
[11/17 01:49:46    666s] (I)      ============  Phase 1b Route ============
[11/17 01:49:46    666s] (I)      Usage: 485145 = (192972 H, 292173 V) = (3.27% H, 5.28% V) = (3.300e+05um H, 4.996e+05um V)
[11/17 01:49:46    666s] (I)      Overflow of layer group 3: 4.46% H + 17.48% V. EstWL: 8.295979e+05um
[11/17 01:49:46    666s] (I)      
[11/17 01:49:46    666s] (I)      ============  Phase 1c Route ============
[11/17 01:49:46    666s] (I)      Level2 Grid: 94 x 94
[11/17 01:49:47    667s] (I)      Usage: 524726 = (216015 H, 308711 V) = (3.66% H, 5.58% V) = (3.694e+05um H, 5.279e+05um V)
[11/17 01:49:47    667s] (I)      
[11/17 01:49:47    667s] (I)      ============  Phase 1d Route ============
[11/17 01:50:00    680s] (I)      Usage: 529555 = (217110 H, 312445 V) = (3.68% H, 5.64% V) = (3.713e+05um H, 5.343e+05um V)
[11/17 01:50:00    680s] (I)      
[11/17 01:50:00    680s] (I)      ============  Phase 1e Route ============
[11/17 01:50:00    680s] (I)      Usage: 529555 = (217110 H, 312445 V) = (3.68% H, 5.64% V) = (3.713e+05um H, 5.343e+05um V)
[11/17 01:50:00    680s] [NR-eGR] Early Global Route overflow of layer group 3: 8.31% H + 19.32% V. EstWL: 9.055391e+05um
[11/17 01:50:00    680s] (I)      
[11/17 01:50:00    680s] (I)      ============  Phase 1f Route ============
[11/17 01:50:04    684s] (I)      Usage: 681279 = (322377 H, 358902 V) = (5.46% H, 6.48% V) = (5.513e+05um H, 6.137e+05um V)
[11/17 01:50:04    684s] (I)      
[11/17 01:50:04    684s] (I)      ============  Phase 1g Route ============
[11/17 01:50:06    686s] (I)      Usage: 334545 = (141597 H, 192948 V) = (2.40% H, 3.49% V) = (2.421e+05um H, 3.299e+05um V)
[11/17 01:50:06    686s] (I)      #Nets         : 1682
[11/17 01:50:06    686s] (I)      #Relaxed nets : 1468
[11/17 01:50:06    686s] (I)      Wire length   : 26426
[11/17 01:50:06    686s] [NR-eGR] Create a new net group with 1468 nets and layer range [3, 10]
[11/17 01:50:06    686s] (I)      
[11/17 01:50:06    686s] (I)      ============  Phase 1h Route ============
[11/17 01:50:06    686s] (I)      Usage: 334309 = (141473 H, 192836 V) = (2.40% H, 3.48% V) = (2.419e+05um H, 3.297e+05um V)
[11/17 01:50:06    686s] (I)      total 2D Cap : 14160686 = (7876050 H, 6284636 V)
[11/17 01:50:06    686s] [NR-eGR] Layer group 4: route 1468 net(s) in layer range [3, 10]
[11/17 01:50:06    686s] (I)      
[11/17 01:50:06    686s] (I)      ============  Phase 1a Route ============
[11/17 01:50:06    686s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1460
[11/17 01:50:06    686s] (I)      Usage: 488007 = (194118 H, 293889 V) = (2.46% H, 4.68% V) = (3.319e+05um H, 5.026e+05um V)
[11/17 01:50:06    686s] (I)      
[11/17 01:50:06    686s] (I)      ============  Phase 1b Route ============
[11/17 01:50:06    686s] (I)      Usage: 488039 = (194149 H, 293890 V) = (2.47% H, 4.68% V) = (3.320e+05um H, 5.026e+05um V)
[11/17 01:50:06    686s] (I)      Overflow of layer group 4: 4.02% H + 16.18% V. EstWL: 8.345467e+05um
[11/17 01:50:06    686s] (I)      
[11/17 01:50:06    686s] (I)      ============  Phase 1c Route ============
[11/17 01:50:06    686s] (I)      Level2 Grid: 94 x 94
[11/17 01:50:07    687s] (I)      Usage: 522924 = (213336 H, 309588 V) = (2.71% H, 4.93% V) = (3.648e+05um H, 5.294e+05um V)
[11/17 01:50:07    687s] (I)      
[11/17 01:50:07    687s] (I)      ============  Phase 1d Route ============
[11/17 01:50:18    698s] (I)      Usage: 527003 = (213826 H, 313177 V) = (2.71% H, 4.98% V) = (3.656e+05um H, 5.355e+05um V)
[11/17 01:50:18    698s] (I)      
[11/17 01:50:18    698s] (I)      ============  Phase 1e Route ============
[11/17 01:50:18    698s] (I)      Usage: 527003 = (213826 H, 313177 V) = (2.71% H, 4.98% V) = (3.656e+05um H, 5.355e+05um V)
[11/17 01:50:18    698s] [NR-eGR] Early Global Route overflow of layer group 4: 6.73% H + 17.98% V. EstWL: 9.011751e+05um
[11/17 01:50:18    698s] (I)      
[11/17 01:50:18    698s] (I)      ============  Phase 1f Route ============
[11/17 01:50:21    701s] (I)      Usage: 674653 = (326688 H, 347965 V) = (4.15% H, 5.54% V) = (5.586e+05um H, 5.950e+05um V)
[11/17 01:50:21    701s] (I)      
[11/17 01:50:21    701s] (I)      ============  Phase 1g Route ============
[11/17 01:50:22    702s] (I)      Usage: 351531 = (148019 H, 203512 V) = (1.88% H, 3.24% V) = (2.531e+05um H, 3.480e+05um V)
[11/17 01:50:22    702s] (I)      #Nets         : 1468
[11/17 01:50:22    702s] (I)      #Relaxed nets : 1343
[11/17 01:50:22    702s] (I)      Wire length   : 17054
[11/17 01:50:22    702s] [NR-eGR] Create a new net group with 1343 nets and layer range [3, 11]
[11/17 01:50:22    702s] (I)      
[11/17 01:50:22    702s] (I)      ============  Phase 1h Route ============
[11/17 01:50:23    702s] (I)      Usage: 351393 = (147907 H, 203486 V) = (1.88% H, 3.24% V) = (2.529e+05um H, 3.480e+05um V)
[11/17 01:50:23    703s] (I)      total 2D Cap : 14948720 = (8664084 H, 6284636 V)
[11/17 01:50:23    703s] [NR-eGR] Layer group 5: route 1343 net(s) in layer range [3, 11]
[11/17 01:50:23    703s] (I)      
[11/17 01:50:23    703s] (I)      ============  Phase 1a Route ============
[11/17 01:50:23    703s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1335
[11/17 01:50:23    703s] (I)      Usage: 490303 = (195002 H, 295301 V) = (2.25% H, 4.70% V) = (3.335e+05um H, 5.050e+05um V)
[11/17 01:50:23    703s] (I)      
[11/17 01:50:23    703s] (I)      ============  Phase 1b Route ============
[11/17 01:50:23    703s] (I)      Usage: 490336 = (195034 H, 295302 V) = (2.25% H, 4.70% V) = (3.335e+05um H, 5.050e+05um V)
[11/17 01:50:23    703s] (I)      Overflow of layer group 5: 4.07% H + 16.32% V. EstWL: 8.384746e+05um
[11/17 01:50:23    703s] (I)      
[11/17 01:50:23    703s] (I)      ============  Phase 1c Route ============
[11/17 01:50:23    703s] (I)      Level2 Grid: 94 x 94
[11/17 01:50:23    703s] (I)      Usage: 490337 = (195031 H, 295306 V) = (2.25% H, 4.70% V) = (3.335e+05um H, 5.050e+05um V)
[11/17 01:50:23    703s] (I)      
[11/17 01:50:23    703s] (I)      ============  Phase 1d Route ============
[11/17 01:50:28    708s] (I)      Usage: 490352 = (195046 H, 295306 V) = (2.25% H, 4.70% V) = (3.335e+05um H, 5.050e+05um V)
[11/17 01:50:28    708s] (I)      
[11/17 01:50:28    708s] (I)      ============  Phase 1e Route ============
[11/17 01:50:28    708s] (I)      Usage: 490352 = (195046 H, 295306 V) = (2.25% H, 4.70% V) = (3.335e+05um H, 5.050e+05um V)
[11/17 01:50:28    708s] [NR-eGR] Early Global Route overflow of layer group 5: 5.87% H + 17.10% V. EstWL: 8.385019e+05um
[11/17 01:50:28    708s] (I)      
[11/17 01:50:28    708s] (I)      ============  Phase 1f Route ============
[11/17 01:50:30    709s] (I)      Usage: 595633 = (281665 H, 313968 V) = (3.25% H, 5.00% V) = (4.816e+05um H, 5.369e+05um V)
[11/17 01:50:30    709s] (I)      
[11/17 01:50:30    709s] (I)      ============  Phase 1g Route ============
[11/17 01:50:30    710s] (I)      Usage: 352157 = (148378 H, 203779 V) = (1.71% H, 3.24% V) = (2.537e+05um H, 3.485e+05um V)
[11/17 01:50:30    710s] (I)      #Nets         : 1343
[11/17 01:50:30    710s] (I)      #Relaxed nets : 1332
[11/17 01:50:30    710s] (I)      Wire length   : 764
[11/17 01:50:30    710s] [NR-eGR] Create a new net group with 1332 nets and layer range [2, 11]
[11/17 01:50:30    710s] (I)      
[11/17 01:50:30    710s] (I)      ============  Phase 1h Route ============
[11/17 01:50:30    710s] (I)      Usage: 352157 = (148378 H, 203779 V) = (1.71% H, 3.24% V) = (2.537e+05um H, 3.485e+05um V)
[11/17 01:50:30    710s] (I)      total 2D Cap : 16771028 = (8664084 H, 8106944 V)
[11/17 01:50:30    710s] [NR-eGR] Layer group 6: route 1332 net(s) in layer range [2, 11]
[11/17 01:50:30    710s] (I)      
[11/17 01:50:30    710s] (I)      ============  Phase 1a Route ============
[11/17 01:50:30    710s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1325
[11/17 01:50:30    710s] (I)      Usage: 490256 = (194948 H, 295308 V) = (2.25% H, 3.64% V) = (3.334e+05um H, 5.050e+05um V)
[11/17 01:50:30    710s] (I)      
[11/17 01:50:30    710s] (I)      ============  Phase 1b Route ============
[11/17 01:50:30    710s] (I)      Usage: 490289 = (194980 H, 295309 V) = (2.25% H, 3.64% V) = (3.334e+05um H, 5.050e+05um V)
[11/17 01:50:30    710s] (I)      Overflow of layer group 6: 4.04% H + 10.88% V. EstWL: 8.383942e+05um
[11/17 01:50:30    710s] (I)      
[11/17 01:50:30    710s] (I)      ============  Phase 1c Route ============
[11/17 01:50:30    710s] (I)      Level2 Grid: 94 x 94
[11/17 01:50:33    713s] (I)      Usage: 579445 = (254554 H, 324891 V) = (2.94% H, 4.01% V) = (4.353e+05um H, 5.556e+05um V)
[11/17 01:50:33    713s] (I)      
[11/17 01:50:33    713s] (I)      ============  Phase 1d Route ============
[11/17 01:50:58    738s] (I)      Usage: 631726 = (281687 H, 350039 V) = (3.25% H, 4.32% V) = (4.817e+05um H, 5.986e+05um V)
[11/17 01:50:58    738s] (I)      
[11/17 01:50:58    738s] (I)      ============  Phase 1e Route ============
[11/17 01:50:58    738s] (I)      Usage: 631726 = (281687 H, 350039 V) = (3.25% H, 4.32% V) = (4.817e+05um H, 5.986e+05um V)
[11/17 01:50:58    738s] [NR-eGR] Early Global Route overflow of layer group 6: 3.41% H + 3.87% V. EstWL: 1.080251e+06um
[11/17 01:50:58    738s] (I)      
[11/17 01:50:58    738s] (I)      ============  Phase 1f Route ============
[11/17 01:51:48    788s] (I)      Usage: 691088 = (325392 H, 365696 V) = (3.76% H, 4.51% V) = (5.564e+05um H, 6.253e+05um V)
[11/17 01:51:48    788s] (I)      
[11/17 01:51:48    788s] (I)      ============  Phase 1g Route ============
[11/17 01:51:53    793s] (I)      Usage: 595863 = (256378 H, 339485 V) = (2.96% H, 4.19% V) = (4.384e+05um H, 5.805e+05um V)
[11/17 01:51:53    793s] (I)      
[11/17 01:51:53    793s] (I)      ============  Phase 1h Route ============
[11/17 01:51:55    795s] (I)      Usage: 595001 = (255880 H, 339121 V) = (2.95% H, 4.18% V) = (4.376e+05um H, 5.799e+05um V)
[11/17 01:51:56    796s] (I)      total 2D Cap : 16771028 = (8664084 H, 8106944 V)
[11/17 01:51:56    796s] [NR-eGR] Layer group 7: route 1 net(s) in layer range [2, 11]
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1a Route ============
[11/17 01:51:56    796s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:51:56    796s] (I)      Usage: 595186 = (255960 H, 339226 V) = (2.95% H, 4.18% V) = (4.377e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1b Route ============
[11/17 01:51:56    796s] (I)      Usage: 595188 = (255960 H, 339228 V) = (2.95% H, 4.18% V) = (4.377e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      Overflow of layer group 7: 3.19% H + 3.31% V. EstWL: 1.017771e+06um
[11/17 01:51:56    796s] (I)      Congestion metric : 3.19%H 3.31%V, 6.50%HV
[11/17 01:51:56    796s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1c Route ============
[11/17 01:51:56    796s] (I)      Level2 Grid: 94 x 94
[11/17 01:51:56    796s] (I)      Usage: 595234 = (255988 H, 339246 V) = (2.95% H, 4.18% V) = (4.377e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1d Route ============
[11/17 01:51:56    796s] (I)      Usage: 595214 = (255981 H, 339233 V) = (2.95% H, 4.18% V) = (4.377e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1e Route ============
[11/17 01:51:56    796s] (I)      Usage: 595214 = (255981 H, 339233 V) = (2.95% H, 4.18% V) = (4.377e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] [NR-eGR] Early Global Route overflow of layer group 7: 3.19% H + 3.30% V. EstWL: 1.017816e+06um
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1f Route ============
[11/17 01:51:56    796s] (I)      Usage: 595561 = (256287 H, 339274 V) = (2.96% H, 4.18% V) = (4.383e+05um H, 5.802e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1g Route ============
[11/17 01:51:56    796s] (I)      Usage: 595253 = (256004 H, 339249 V) = (2.95% H, 4.18% V) = (4.378e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] (I)      ============  Phase 1h Route ============
[11/17 01:51:56    796s] (I)      Usage: 595253 = (256004 H, 339249 V) = (2.95% H, 4.18% V) = (4.378e+05um H, 5.801e+05um V)
[11/17 01:51:56    796s] (I)      
[11/17 01:51:56    796s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:51:56    796s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/17 01:51:56    796s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/17 01:51:56    796s] [NR-eGR]        Layer           (1-141)         (142-282)         (283-423)         (424-564)    OverCon
[11/17 01:51:56    796s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:51:56    796s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal2 ( 2)       351( 0.16%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.16%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal3 ( 3)      1004( 0.46%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.46%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal4 ( 4)      9188( 4.33%)         2( 0.00%)         0( 0.00%)         2( 0.00%)   ( 4.33%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal5 ( 5)      3368( 1.54%)         4( 0.00%)         0( 0.00%)         2( 0.00%)   ( 1.54%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal6 ( 6)      8894( 4.07%)         2( 0.00%)         0( 0.00%)         2( 0.00%)   ( 4.07%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal7 ( 7)      3426( 1.57%)         4( 0.00%)         1( 0.00%)         1( 0.00%)   ( 1.57%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal8 ( 8)      9039( 4.14%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 4.14%) 
[11/17 01:51:56    796s] [NR-eGR]  Metal9 ( 9)      2946( 1.35%)         4( 0.00%)         1( 0.00%)         1( 0.00%)   ( 1.35%) 
[11/17 01:51:56    796s] [NR-eGR] Metal10 (10)      7785( 3.56%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 3.56%) 
[11/17 01:51:56    796s] [NR-eGR] Metal11 (11)      1403( 0.64%)         2( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.64%) 
[11/17 01:51:56    796s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:51:56    796s] [NR-eGR]        Total     47404( 2.18%)        24( 0.00%)         7( 0.00%)        11( 0.00%)   ( 2.18%) 
[11/17 01:51:56    796s] [NR-eGR] 
[11/17 01:51:56    796s] (I)      Finished Global Routing ( CPU: 239.75 sec, Real: 240.53 sec, Curr Mem: 2143.58 MB )
[11/17 01:51:56    796s] (I)      total 2D Cap : 16773185 = (8664274 H, 8108911 V)
[11/17 01:51:56    796s] [NR-eGR] Overflow after Early Global Route 0.69% H + 0.75% V
[11/17 01:51:56    796s] (I)      ============= Track Assignment ============
[11/17 01:51:56    796s] (I)      Started Track Assignment (1T) ( Curr Mem: 2143.58 MB )
[11/17 01:51:56    796s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/17 01:51:56    796s] (I)      Run Multi-thread track assignment
[11/17 01:51:57    797s] (I)      Finished Track Assignment (1T) ( CPU: 0.84 sec, Real: 0.85 sec, Curr Mem: 2145.37 MB )
[11/17 01:51:57    797s] (I)      Started Export ( Curr Mem: 2145.37 MB )
[11/17 01:51:58    798s] [NR-eGR]                  Length (um)    Vias 
[11/17 01:51:58    798s] [NR-eGR] -------------------------------------
[11/17 01:51:58    798s] [NR-eGR]  Metal1   (1H)             0   16130 
[11/17 01:51:58    798s] [NR-eGR]  Metal2   (2V)         36241   22024 
[11/17 01:51:58    798s] [NR-eGR]  Metal3   (3H)         94816   22612 
[11/17 01:51:58    798s] [NR-eGR]  Metal4   (4V)        159284   20185 
[11/17 01:51:58    798s] [NR-eGR]  Metal5   (5H)        115627   17549 
[11/17 01:51:58    798s] [NR-eGR]  Metal6   (6V)        157163   14332 
[11/17 01:51:58    798s] [NR-eGR]  Metal7   (7H)        102369   12276 
[11/17 01:51:58    798s] [NR-eGR]  Metal8   (8V)        158988   11147 
[11/17 01:51:58    798s] [NR-eGR]  Metal9   (9H)         92264    6578 
[11/17 01:51:58    798s] [NR-eGR]  Metal10  (10V)        70598    4210 
[11/17 01:51:58    798s] [NR-eGR]  Metal11  (11H)        32659       0 
[11/17 01:51:58    798s] [NR-eGR] -------------------------------------
[11/17 01:51:58    798s] [NR-eGR]           Total      1020008  147043 
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] [NR-eGR] Total half perimeter of net bounding box: 795052um
[11/17 01:51:58    798s] [NR-eGR] Total length: 1020008um, number of vias: 147043
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] [NR-eGR] Total eGR-routed clock nets wire length: 1013745um, number of vias: 142732
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] [NR-eGR] Report for selected net(s) only.
[11/17 01:51:58    798s] [NR-eGR]                  Length (um)    Vias 
[11/17 01:51:58    798s] [NR-eGR] -------------------------------------
[11/17 01:51:58    798s] [NR-eGR]  Metal1   (1H)             0   14431 
[11/17 01:51:58    798s] [NR-eGR]  Metal2   (2V)         33275   19428 
[11/17 01:51:58    798s] [NR-eGR]  Metal3   (3H)         91526   22596 
[11/17 01:51:58    798s] [NR-eGR]  Metal4   (4V)        159276   20185 
[11/17 01:51:58    798s] [NR-eGR]  Metal5   (5H)        115627   17549 
[11/17 01:51:58    798s] [NR-eGR]  Metal6   (6V)        157163   14332 
[11/17 01:51:58    798s] [NR-eGR]  Metal7   (7H)        102369   12276 
[11/17 01:51:58    798s] [NR-eGR]  Metal8   (8V)        158988   11147 
[11/17 01:51:58    798s] [NR-eGR]  Metal9   (9H)         92264    6578 
[11/17 01:51:58    798s] [NR-eGR]  Metal10  (10V)        70598    4210 
[11/17 01:51:58    798s] [NR-eGR]  Metal11  (11H)        32659       0 
[11/17 01:51:58    798s] [NR-eGR] -------------------------------------
[11/17 01:51:58    798s] [NR-eGR]           Total      1013745  142732 
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] [NR-eGR] Total half perimeter of net bounding box: 790153um
[11/17 01:51:58    798s] [NR-eGR] Total length: 1013745um, number of vias: 142732
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] [NR-eGR] Total routed clock nets wire length: 1013745um, number of vias: 142732
[11/17 01:51:58    798s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:51:58    798s] (I)      Finished Export ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 2145.37 MB )
[11/17 01:51:58    798s] [NR-eGR] Finished Early Global Route kernel ( CPU: 242.34 sec, Real: 243.19 sec, Curr Mem: 2128.37 MB )
[11/17 01:51:58    798s] (I)      ========================================== Runtime Summary ==========================================
[11/17 01:51:58    798s] (I)       Step                                              %       Start      Finish        Real         CPU 
[11/17 01:51:58    798s] (I)      -----------------------------------------------------------------------------------------------------
[11/17 01:51:58    798s] (I)       Early Global Route kernel                   100.00%  525.73 sec  768.92 sec  243.19 sec  242.34 sec 
[11/17 01:51:58    798s] (I)       +-Import and model                            0.19%  525.75 sec  526.22 sec    0.47 sec    0.42 sec 
[11/17 01:51:58    798s] (I)       | +-Create place DB                           0.02%  525.75 sec  525.80 sec    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | +-Import place data                       0.02%  525.75 sec  525.80 sec    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read instances and placement          0.01%  525.75 sec  525.76 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read nets                             0.02%  525.76 sec  525.80 sec    0.04 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | +-Create route DB                           0.15%  525.80 sec  526.18 sec    0.38 sec    0.34 sec 
[11/17 01:51:58    798s] (I)       | | +-Import route data (1T)                  0.15%  525.80 sec  526.18 sec    0.37 sec    0.34 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.01%  525.82 sec  525.85 sec    0.03 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read routing blockages              0.00%  525.82 sec  525.82 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read instance blockages             0.00%  525.84 sec  525.84 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read PG blockages                   0.00%  525.84 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read clock blockages                0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read other blockages                0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read halo blockages                 0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Read boundary cut boxes             0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read blackboxes                       0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read prerouted                        0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read unlegalized nets                 0.00%  525.85 sec  525.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Read nets                             0.00%  525.85 sec  525.86 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Set up via pillars                    0.00%  525.87 sec  525.87 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Initialize 3D grid graph              0.02%  525.87 sec  525.92 sec    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | | +-Model blockage capacity               0.10%  525.92 sec  526.17 sec    0.25 sec    0.24 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Initialize 3D capacity              0.09%  525.92 sec  526.14 sec    0.22 sec    0.22 sec 
[11/17 01:51:58    798s] (I)       | | | +-Move terms for access (1T)            0.00%  526.17 sec  526.17 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | +-Read aux data                             0.00%  526.18 sec  526.18 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | +-Others data preparation                   0.00%  526.18 sec  526.18 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | +-Create route kernel                       0.02%  526.18 sec  526.22 sec    0.04 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       +-Global Routing                             98.91%  526.22 sec  766.75 sec  240.53 sec  239.75 sec 
[11/17 01:51:58    798s] (I)       | +-Initialization                            0.00%  526.22 sec  526.22 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 1                              33.11%  526.22 sec  606.74 sec   80.52 sec   80.44 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  526.22 sec  526.22 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.02%  526.25 sec  526.30 sec    0.05 sec    0.05 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.01%  526.25 sec  526.29 sec    0.04 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.00%  526.29 sec  526.30 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.20%  526.30 sec  526.80 sec    0.50 sec    0.49 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.20%  526.30 sec  526.79 sec    0.49 sec    0.49 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                1.32%  526.80 sec  530.01 sec    3.21 sec    3.20 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     1.32%  526.80 sec  530.01 sec    3.21 sec    3.20 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.68%  526.80 sec  528.45 sec    1.65 sec    1.63 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.64%  528.45 sec  530.01 sec    1.56 sec    1.56 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                               18.29%  530.01 sec  574.50 sec   44.49 sec   44.47 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                18.29%  530.01 sec  574.50 sec   44.49 sec   44.47 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  574.50 sec  574.50 sec    0.01 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  574.50 sec  574.50 sec    0.01 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Legalize Blockage Violations        0.00%  574.50 sec  574.50 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                               10.14%  574.50 sec  599.16 sec   24.66 sec   24.64 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                     10.14%  574.50 sec  599.16 sec   24.66 sec   24.64 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                2.42%  599.16 sec  605.05 sec    5.89 sec    5.89 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          2.42%  599.16 sec  605.05 sec    5.89 sec    5.89 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.38%  605.06 sec  605.99 sec    0.93 sec    0.93 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.38%  605.06 sec  605.98 sec    0.92 sec    0.93 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.08%  605.99 sec  606.18 sec    0.19 sec    0.19 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 2                              12.28%  606.74 sec  636.61 sec   29.87 sec   29.49 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  606.74 sec  606.74 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.01%  606.77 sec  606.80 sec    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.01%  606.77 sec  606.79 sec    0.02 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.01%  606.79 sec  606.80 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  606.80 sec  606.81 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  606.80 sec  606.81 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.60%  606.81 sec  608.26 sec    1.45 sec    1.45 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.60%  606.81 sec  608.26 sec    1.45 sec    1.45 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.30%  606.81 sec  607.54 sec    0.73 sec    0.73 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.29%  607.54 sec  608.26 sec    0.71 sec    0.72 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                                7.82%  608.26 sec  627.28 sec   19.02 sec   18.62 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                 7.82%  608.26 sec  627.28 sec   19.02 sec   18.62 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  627.28 sec  627.28 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  627.28 sec  627.28 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                                2.45%  627.28 sec  633.23 sec    5.95 sec    5.98 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                      2.45%  627.28 sec  633.23 sec    5.95 sec    5.98 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                1.18%  633.23 sec  636.11 sec    2.88 sec    2.87 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          1.18%  633.23 sec  636.11 sec    2.87 sec    2.87 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.14%  636.11 sec  636.46 sec    0.35 sec    0.34 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.14%  636.11 sec  636.46 sec    0.35 sec    0.34 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.02%  636.46 sec  636.51 sec    0.05 sec    0.05 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 3                               8.43%  636.62 sec  657.12 sec   20.50 sec   20.38 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  636.62 sec  636.62 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.01%  636.65 sec  636.68 sec    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.01%  636.65 sec  636.66 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.00%  636.66 sec  636.68 sec    0.01 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  636.68 sec  636.68 sec    0.01 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  636.68 sec  636.68 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.46%  636.68 sec  637.80 sec    1.12 sec    1.12 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.46%  636.68 sec  637.80 sec    1.12 sec    1.12 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.23%  636.69 sec  637.24 sec    0.56 sec    0.56 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  637.24 sec  637.80 sec    0.56 sec    0.55 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                                5.30%  637.80 sec  650.68 sec   12.88 sec   12.82 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                 5.30%  637.80 sec  650.68 sec   12.88 sec   12.82 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  650.68 sec  650.68 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  650.68 sec  650.68 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                                1.61%  650.68 sec  654.59 sec    3.91 sec    3.85 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                      1.61%  650.68 sec  654.59 sec    3.91 sec    3.85 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                0.92%  654.59 sec  656.83 sec    2.24 sec    2.24 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.92%  654.59 sec  656.83 sec    2.24 sec    2.24 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.08%  656.83 sec  657.03 sec    0.20 sec    0.20 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.08%  656.83 sec  657.03 sec    0.20 sec    0.20 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.01%  657.03 sec  657.06 sec    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 4                               6.71%  657.12 sec  673.42 sec   16.31 sec   16.15 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  657.12 sec  657.12 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.01%  657.16 sec  657.18 sec    0.02 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.00%  657.16 sec  657.17 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.00%  657.17 sec  657.18 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  657.18 sec  657.19 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  657.18 sec  657.19 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.41%  657.19 sec  658.18 sec    0.99 sec    0.97 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.41%  657.19 sec  658.18 sec    0.99 sec    0.97 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  657.19 sec  657.71 sec    0.52 sec    0.50 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  657.71 sec  658.18 sec    0.47 sec    0.47 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                                4.19%  658.19 sec  668.37 sec   10.19 sec   10.17 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                 4.19%  658.19 sec  668.37 sec   10.19 sec   10.17 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  668.37 sec  668.37 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  668.37 sec  668.37 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                                1.26%  668.37 sec  671.44 sec    3.07 sec    2.97 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                      1.26%  668.37 sec  671.44 sec    3.07 sec    2.97 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                0.73%  671.44 sec  673.22 sec    1.77 sec    1.76 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.73%  671.44 sec  673.22 sec    1.77 sec    1.76 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.06%  673.22 sec  673.35 sec    0.14 sec    0.14 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.06%  673.22 sec  673.35 sec    0.14 sec    0.13 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.01%  673.35 sec  673.38 sec    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 5                               3.16%  673.42 sec  681.11 sec    7.69 sec    7.64 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  673.42 sec  673.42 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.01%  673.47 sec  673.50 sec    0.03 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.00%  673.47 sec  673.49 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.01%  673.49 sec  673.50 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  673.50 sec  673.51 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  673.50 sec  673.51 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.25%  673.51 sec  674.11 sec    0.61 sec    0.59 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.25%  673.51 sec  674.11 sec    0.60 sec    0.59 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  673.51 sec  673.84 sec    0.32 sec    0.32 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  673.84 sec  674.11 sec    0.28 sec    0.27 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                                2.07%  674.11 sec  679.14 sec    5.03 sec    5.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                 2.07%  674.11 sec  679.14 sec    5.02 sec    5.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  679.14 sec  679.14 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  679.14 sec  679.14 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                                0.53%  679.14 sec  680.42 sec    1.28 sec    1.28 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                      0.53%  679.14 sec  680.42 sec    1.28 sec    1.28 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                0.28%  680.42 sec  681.10 sec    0.68 sec    0.68 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.28%  680.42 sec  681.10 sec    0.68 sec    0.68 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.00%  681.10 sec  681.11 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.00%  681.10 sec  681.11 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.00%  681.11 sec  681.11 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 6                              35.12%  681.11 sec  766.51 sec   85.40 sec   85.41 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  681.11 sec  681.11 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.01%  681.16 sec  681.19 sec    0.03 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.00%  681.16 sec  681.17 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.00%  681.17 sec  681.18 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Add via demand to 2D                  0.00%  681.18 sec  681.19 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  681.19 sec  681.19 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  681.19 sec  681.19 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.98%  681.19 sec  683.57 sec    2.38 sec    2.37 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.98%  681.19 sec  683.57 sec    2.38 sec    2.37 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.23%  681.20 sec  681.75 sec    0.56 sec    0.55 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.75%  681.75 sec  683.57 sec    1.82 sec    1.82 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                               10.36%  683.57 sec  708.76 sec   25.19 sec   25.18 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                10.36%  683.57 sec  708.76 sec   25.19 sec   25.18 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  708.76 sec  708.76 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  708.76 sec  708.76 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                               20.47%  708.76 sec  758.55 sec   49.79 sec   49.84 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                     20.47%  708.76 sec  758.55 sec   49.79 sec   49.84 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                2.08%  758.55 sec  763.62 sec    5.07 sec    5.06 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          2.08%  758.56 sec  763.62 sec    5.07 sec    5.06 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.85%  763.62 sec  765.70 sec    2.07 sec    2.07 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.85%  763.62 sec  765.70 sec    2.07 sec    2.07 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.09%  765.70 sec  765.92 sec    0.22 sec    0.20 sec 
[11/17 01:51:58    798s] (I)       | +-Net group 7                               0.08%  766.52 sec  766.71 sec    0.19 sec    0.18 sec 
[11/17 01:51:58    798s] (I)       | | +-Generate topology                       0.00%  766.52 sec  766.52 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1a                                0.00%  766.57 sec  766.58 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern routing (1T)                  0.00%  766.57 sec  766.57 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.00%  766.57 sec  766.57 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Add via demand to 2D                  0.00%  766.57 sec  766.58 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1b                                0.00%  766.58 sec  766.58 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Monotonic routing (1T)                0.00%  766.58 sec  766.58 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1c                                0.00%  766.58 sec  766.59 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Two level Routing                     0.00%  766.58 sec  766.59 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Regular)         0.00%  766.58 sec  766.59 sec    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | | +-Two Level Routing (Strong)          0.00%  766.59 sec  766.59 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1d                                0.02%  766.59 sec  766.63 sec    0.04 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | | +-Detoured routing (1T)                 0.02%  766.59 sec  766.63 sec    0.04 sec    0.04 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1e                                0.00%  766.63 sec  766.63 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | | +-Route legalization                    0.00%  766.63 sec  766.63 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1f                                0.01%  766.63 sec  766.65 sec    0.02 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | | +-Congestion clean                      0.01%  766.63 sec  766.65 sec    0.02 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1g                                0.00%  766.65 sec  766.66 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.00%  766.65 sec  766.66 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Phase 1h                                0.00%  766.66 sec  766.67 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | | +-Post Routing                          0.00%  766.66 sec  766.67 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | | +-Layer assignment (1T)                   0.00%  766.70 sec  766.71 sec    0.01 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       +-Export 3D cong map                          0.03%  766.75 sec  766.84 sec    0.08 sec    0.08 sec 
[11/17 01:51:58    798s] (I)       | +-Export 2D cong map                        0.00%  766.83 sec  766.84 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       +-Extract Global 3D Wires                     0.01%  766.84 sec  766.85 sec    0.01 sec    0.02 sec 
[11/17 01:51:58    798s] (I)       +-Track Assignment (1T)                       0.35%  766.85 sec  767.70 sec    0.85 sec    0.84 sec 
[11/17 01:51:58    798s] (I)       | +-Initialization                            0.00%  766.85 sec  766.85 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       | +-Track Assignment Kernel                   0.35%  766.85 sec  767.70 sec    0.85 sec    0.84 sec 
[11/17 01:51:58    798s] (I)       | +-Free Memory                               0.00%  767.70 sec  767.70 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       +-Export                                      0.50%  767.70 sec  768.92 sec    1.21 sec    1.21 sec 
[11/17 01:51:58    798s] (I)       | +-Export DB wires                           0.47%  767.70 sec  768.84 sec    1.14 sec    1.13 sec 
[11/17 01:51:58    798s] (I)       | | +-Export all nets                         0.46%  767.71 sec  768.83 sec    1.12 sec    1.11 sec 
[11/17 01:51:58    798s] (I)       | | +-Set wire vias                           0.00%  768.83 sec  768.84 sec    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)       | +-Report wirelength                         0.02%  768.84 sec  768.89 sec    0.05 sec    0.05 sec 
[11/17 01:51:58    798s] (I)       | +-Update net boxes                          0.01%  768.89 sec  768.92 sec    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)       | +-Update timing                             0.00%  768.92 sec  768.92 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)       +-Postprocess design                          0.00%  768.92 sec  768.92 sec    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)      ========================= Summary by functions ==========================
[11/17 01:51:58    798s] (I)       Lv  Step                                      %        Real         CPU 
[11/17 01:51:58    798s] (I)      -------------------------------------------------------------------------
[11/17 01:51:58    798s] (I)        0  Early Global Route kernel           100.00%  243.19 sec  242.34 sec 
[11/17 01:51:58    798s] (I)        1  Global Routing                       98.91%  240.53 sec  239.75 sec 
[11/17 01:51:58    798s] (I)        1  Export                                0.50%    1.21 sec    1.21 sec 
[11/17 01:51:58    798s] (I)        1  Track Assignment (1T)                 0.35%    0.85 sec    0.84 sec 
[11/17 01:51:58    798s] (I)        1  Import and model                      0.19%    0.47 sec    0.42 sec 
[11/17 01:51:58    798s] (I)        1  Export 3D cong map                    0.03%    0.08 sec    0.08 sec 
[11/17 01:51:58    798s] (I)        1  Extract Global 3D Wires               0.01%    0.01 sec    0.02 sec 
[11/17 01:51:58    798s] (I)        1  Postprocess design                    0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        2  Net group 6                          35.12%   85.40 sec   85.41 sec 
[11/17 01:51:58    798s] (I)        2  Net group 1                          33.11%   80.52 sec   80.44 sec 
[11/17 01:51:58    798s] (I)        2  Net group 2                          12.28%   29.87 sec   29.49 sec 
[11/17 01:51:58    798s] (I)        2  Net group 3                           8.43%   20.50 sec   20.38 sec 
[11/17 01:51:58    798s] (I)        2  Net group 4                           6.71%   16.31 sec   16.15 sec 
[11/17 01:51:58    798s] (I)        2  Net group 5                           3.16%    7.69 sec    7.64 sec 
[11/17 01:51:58    798s] (I)        2  Export DB wires                       0.47%    1.14 sec    1.13 sec 
[11/17 01:51:58    798s] (I)        2  Track Assignment Kernel               0.35%    0.85 sec    0.84 sec 
[11/17 01:51:58    798s] (I)        2  Create route DB                       0.15%    0.38 sec    0.34 sec 
[11/17 01:51:58    798s] (I)        2  Net group 7                           0.08%    0.19 sec    0.18 sec 
[11/17 01:51:58    798s] (I)        2  Create place DB                       0.02%    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)        2  Report wirelength                     0.02%    0.05 sec    0.05 sec 
[11/17 01:51:58    798s] (I)        2  Create route kernel                   0.02%    0.04 sec    0.04 sec 
[11/17 01:51:58    798s] (I)        2  Update net boxes                      0.01%    0.03 sec    0.03 sec 
[11/17 01:51:58    798s] (I)        2  Export 2D cong map                    0.00%    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        2  Initialization                        0.00%    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        2  Others data preparation               0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        2  Free Memory                           0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        2  Update timing                         0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        2  Read aux data                         0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1d                             48.04%  116.83 sec  116.30 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1f                             36.46%   88.68 sec   88.58 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1g                              7.62%   18.54 sec   18.51 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1c                              4.02%    9.77 sec    9.71 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1h                              1.52%    3.69 sec    3.69 sec 
[11/17 01:51:58    798s] (I)        3  Export all nets                       0.46%    1.12 sec    1.11 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1b                              0.22%    0.53 sec    0.53 sec 
[11/17 01:51:58    798s] (I)        3  Layer assignment (1T)                 0.22%    0.53 sec    0.50 sec 
[11/17 01:51:58    798s] (I)        3  Import route data (1T)                0.15%    0.37 sec    0.34 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1a                              0.08%    0.19 sec    0.18 sec 
[11/17 01:51:58    798s] (I)        3  Import place data                     0.02%    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)        3  Phase 1e                              0.01%    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        3  Set wire vias                         0.00%    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        3  Generate topology                     0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Detoured routing (1T)                48.04%  116.82 sec  116.30 sec 
[11/17 01:51:58    798s] (I)        4  Congestion clean                     36.46%   88.67 sec   88.58 sec 
[11/17 01:51:58    798s] (I)        4  Post Routing                          9.14%   22.22 sec   22.19 sec 
[11/17 01:51:58    798s] (I)        4  Two level Routing                     4.02%    9.77 sec    9.71 sec 
[11/17 01:51:58    798s] (I)        4  Monotonic routing (1T)                0.21%    0.52 sec    0.53 sec 
[11/17 01:51:58    798s] (I)        4  Model blockage capacity               0.10%    0.25 sec    0.24 sec 
[11/17 01:51:58    798s] (I)        4  Pattern routing (1T)                  0.04%    0.10 sec    0.10 sec 
[11/17 01:51:58    798s] (I)        4  Pattern Routing Avoiding Blockages    0.03%    0.08 sec    0.07 sec 
[11/17 01:51:58    798s] (I)        4  Initialize 3D grid graph              0.02%    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)        4  Read nets                             0.02%    0.05 sec    0.04 sec 
[11/17 01:51:58    798s] (I)        4  Read blockages ( Layer 2-11 )         0.01%    0.03 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Read instances and placement          0.01%    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        4  Move terms for access (1T)            0.00%    0.01 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        4  Route legalization                    0.00%    0.01 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Add via demand to 2D                  0.00%    0.00 sec    0.01 sec 
[11/17 01:51:58    798s] (I)        4  Read prerouted                        0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Read unlegalized nets                 0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Set up via pillars                    0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        4  Read blackboxes                       0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Two Level Routing (Strong)            2.22%    5.40 sec    5.39 sec 
[11/17 01:51:58    798s] (I)        5  Two Level Routing (Regular)           1.79%    4.34 sec    4.30 sec 
[11/17 01:51:58    798s] (I)        5  Initialize 3D capacity                0.09%    0.22 sec    0.22 sec 
[11/17 01:51:58    798s] (I)        5  Legalize Blockage Violations          0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read instance blockages               0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read PG blockages                     0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read halo blockages                   0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read other blockages                  0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read clock blockages                  0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read routing blockages                0.00%    0.00 sec    0.00 sec 
[11/17 01:51:58    798s] (I)        5  Read boundary cut boxes               0.00%    0.00 sec    0.00 sec 
[11/17 01:51:59    798s]       Early Global Route - eGR only step done. (took cpu=0:04:03 real=0:04:04)
[11/17 01:51:59    798s]     Routing using eGR only done.
[11/17 01:51:59    798s] Net route status summary:
[11/17 01:51:59    798s]   Clock:      7164 (unrouted=1, trialRouted=0, noStatus=0, routed=7163, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/17 01:51:59    798s]   Non-clock:  4593 (unrouted=4065, trialRouted=528, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4062, (crossesIlmBoundary AND tooFewTerms=0)])
[11/17 01:51:59    798s] 
[11/17 01:51:59    798s] CCOPT: Done with clock implementation routing.
[11/17 01:51:59    798s] 
[11/17 01:51:59    798s]   Clock implementation routing done.
[11/17 01:51:59    799s]   Fixed 7163 wires.
[11/17 01:51:59    799s]   CCOpt: Starting congestion repair using flow wrapper...
[11/17 01:51:59    799s]     Congestion Repair...
[11/17 01:51:59    799s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:13:19.1/0:19:16.6 (0.7), mem = 2145.9M
[11/17 01:51:59    799s] Info: Disable timing driven in postCTS congRepair.
[11/17 01:51:59    799s] 
[11/17 01:51:59    799s] Starting congRepair ...
[11/17 01:51:59    799s] User Input Parameters:
[11/17 01:51:59    799s] - Congestion Driven    : On
[11/17 01:51:59    799s] - Timing Driven        : Off
[11/17 01:51:59    799s] - Area-Violation Based : On
[11/17 01:51:59    799s] - Start Rollback Level : -5
[11/17 01:51:59    799s] - Legalized            : On
[11/17 01:51:59    799s] - Window Based         : Off
[11/17 01:51:59    799s] - eDen incr mode       : Off
[11/17 01:51:59    799s] - Small incr mode      : Off
[11/17 01:51:59    799s] 
[11/17 01:51:59    799s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2145.9M, EPOCH TIME: 1700185919.268696
[11/17 01:51:59    799s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:2145.9M, EPOCH TIME: 1700185919.275431
[11/17 01:51:59    799s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2145.9M, EPOCH TIME: 1700185919.275651
[11/17 01:51:59    799s] Starting Early Global Route congestion estimation: mem = 2145.9M
[11/17 01:51:59    799s] (I)      ==================== Layers =====================
[11/17 01:51:59    799s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:51:59    799s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:51:59    799s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:51:59    799s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:51:59    799s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:51:59    799s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:51:59    799s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:51:59    799s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:51:59    799s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:51:59    799s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:51:59    799s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:51:59    799s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:51:59    799s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:51:59    799s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:51:59    799s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:51:59    799s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:51:59    799s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:51:59    799s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:51:59    799s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:51:59    799s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:51:59    799s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:51:59    799s] (I)      Started Import and model ( Curr Mem: 2145.85 MB )
[11/17 01:51:59    799s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:51:59    799s] (I)      == Non-default Options ==
[11/17 01:51:59    799s] (I)      Maximum routing layer                              : 11
[11/17 01:51:59    799s] (I)      Number of threads                                  : 1
[11/17 01:51:59    799s] (I)      Use non-blocking free Dbs wires                    : false
[11/17 01:51:59    799s] (I)      Method to set GCell size                           : row
[11/17 01:51:59    799s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:51:59    799s] (I)      Use row-based GCell size
[11/17 01:51:59    799s] (I)      Use row-based GCell align
[11/17 01:51:59    799s] (I)      layer 0 area = 80000
[11/17 01:51:59    799s] (I)      layer 1 area = 80000
[11/17 01:51:59    799s] (I)      layer 2 area = 80000
[11/17 01:51:59    799s] (I)      layer 3 area = 80000
[11/17 01:51:59    799s] (I)      layer 4 area = 80000
[11/17 01:51:59    799s] (I)      layer 5 area = 80000
[11/17 01:51:59    799s] (I)      layer 6 area = 80000
[11/17 01:51:59    799s] (I)      layer 7 area = 80000
[11/17 01:51:59    799s] (I)      layer 8 area = 80000
[11/17 01:51:59    799s] (I)      layer 9 area = 400000
[11/17 01:51:59    799s] (I)      layer 10 area = 400000
[11/17 01:51:59    799s] (I)      GCell unit size   : 3420
[11/17 01:51:59    799s] (I)      GCell multiplier  : 1
[11/17 01:51:59    799s] (I)      GCell row height  : 3420
[11/17 01:51:59    799s] (I)      Actual row height : 3420
[11/17 01:51:59    799s] (I)      GCell align ref   : 580000 579880
[11/17 01:51:59    799s] [NR-eGR] Track table information for default rule: 
[11/17 01:51:59    799s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:51:59    799s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:51:59    799s] (I)      ==================== Default via =====================
[11/17 01:51:59    799s] (I)      +----+------------------+----------------------------+
[11/17 01:51:59    799s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:51:59    799s] (I)      +----+------------------+----------------------------+
[11/17 01:51:59    799s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:51:59    799s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:51:59    799s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:51:59    799s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:51:59    799s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:51:59    799s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:51:59    799s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:51:59    799s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:51:59    799s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:51:59    799s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:51:59    799s] (I)      +----+------------------+----------------------------+
[11/17 01:51:59    799s] [NR-eGR] Read 1116 PG shapes
[11/17 01:51:59    799s] [NR-eGR] Read 0 clock shapes
[11/17 01:51:59    799s] [NR-eGR] Read 0 other shapes
[11/17 01:51:59    799s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:51:59    799s] [NR-eGR] #Instance Blockages : 472
[11/17 01:51:59    799s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:51:59    799s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:51:59    799s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:51:59    799s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:51:59    799s] [NR-eGR] #Other Blockages    : 0
[11/17 01:51:59    799s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:51:59    799s] [NR-eGR] Num Prerouted Nets = 7163  Num Prerouted Wires = 227284
[11/17 01:51:59    799s] [NR-eGR] Read 7695 nets ( ignored 7163 )
[11/17 01:51:59    799s] (I)      early_global_route_priority property id does not exist.
[11/17 01:51:59    799s] (I)      Read Num Blocks=1588  Num Prerouted Wires=227284  Num CS=0
[11/17 01:51:59    799s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 28337
[11/17 01:51:59    799s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 34487
[11/17 01:51:59    799s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 35654
[11/17 01:51:59    799s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 30686
[11/17 01:51:59    799s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 26965
[11/17 01:51:59    799s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 22860
[11/17 01:51:59    799s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 21766
[11/17 01:51:59    799s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 14842
[11/17 01:51:59    799s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 9582
[11/17 01:51:59    799s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 2105
[11/17 01:51:59    799s] (I)      Number of ignored nets                =   7163
[11/17 01:51:59    799s] (I)      Number of connected nets              =      0
[11/17 01:51:59    799s] (I)      Number of fixed nets                  =   7163.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of clock nets                  =   7164.  Ignored: No
[11/17 01:51:59    799s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:51:59    799s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:51:59    799s] (I)      Ndr track 0 does not exist
[11/17 01:51:59    799s] (I)      Ndr track 0 does not exist
[11/17 01:51:59    799s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:51:59    799s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:51:59    799s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:51:59    799s] (I)      Site width          :   400  (dbu)
[11/17 01:51:59    799s] (I)      Row height          :  3420  (dbu)
[11/17 01:51:59    799s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:51:59    799s] (I)      GCell width         :  3420  (dbu)
[11/17 01:51:59    799s] (I)      GCell height        :  3420  (dbu)
[11/17 01:51:59    799s] (I)      Grid                :   468   468    11
[11/17 01:51:59    799s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:51:59    799s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:51:59    799s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:51:59    799s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:51:59    799s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:51:59    799s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:51:59    799s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:51:59    799s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:51:59    799s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:51:59    799s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:51:59    799s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:51:59    799s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:51:59    799s] (I)      --------------------------------------------------------
[11/17 01:51:59    799s] 
[11/17 01:51:59    799s] [NR-eGR] ============ Routing rule table ============
[11/17 01:51:59    799s] [NR-eGR] Rule id: 0  Nets: 0
[11/17 01:51:59    799s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/17 01:51:59    799s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/17 01:51:59    799s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/17 01:51:59    799s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/17 01:51:59    799s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/17 01:51:59    799s] [NR-eGR] Rule id: 1  Nets: 528
[11/17 01:51:59    799s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:51:59    799s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:51:59    799s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:51:59    799s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:51:59    799s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:51:59    799s] [NR-eGR] ========================================
[11/17 01:51:59    799s] [NR-eGR] 
[11/17 01:51:59    799s] (I)      =============== Blocked Tracks ===============
[11/17 01:51:59    799s] (I)      +-------+---------+----------+---------------+
[11/17 01:51:59    799s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:51:59    799s] (I)      +-------+---------+----------+---------------+
[11/17 01:51:59    799s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |     2 | 1872000 |    48852 |         2.61% |
[11/17 01:51:59    799s] (I)      |     3 | 1970748 |     8082 |         0.41% |
[11/17 01:51:59    799s] (I)      |     4 | 1872000 |    93862 |         5.01% |
[11/17 01:51:59    799s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:51:59    799s] (I)      |    11 |  788112 |      115 |         0.01% |
[11/17 01:51:59    799s] (I)      +-------+---------+----------+---------------+
[11/17 01:51:59    799s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2156.30 MB )
[11/17 01:51:59    799s] (I)      Reset routing kernel
[11/17 01:51:59    799s] (I)      Started Global Routing ( Curr Mem: 2156.30 MB )
[11/17 01:51:59    799s] (I)      totalPins=1701  totalGlobalPin=1693 (99.53%)
[11/17 01:51:59    799s] (I)      total 2D Cap : 16768729 = (8664078 H, 8104651 V)
[11/17 01:51:59    799s] [NR-eGR] Layer group 1: route 528 net(s) in layer range [2, 11]
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1a Route ============
[11/17 01:51:59    799s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:51:59    799s] (I)      Usage: 3512 = (1888 H, 1624 V) = (0.02% H, 0.02% V) = (3.228e+03um H, 2.777e+03um V)
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1b Route ============
[11/17 01:51:59    799s] (I)      Usage: 3551 = (1905 H, 1646 V) = (0.02% H, 0.02% V) = (3.258e+03um H, 2.815e+03um V)
[11/17 01:51:59    799s] (I)      Overflow of layer group 1: 1.53% H + 2.47% V. EstWL: 6.072210e+03um
[11/17 01:51:59    799s] (I)      Congestion metric : 1.53%H 2.47%V, 4.00%HV
[11/17 01:51:59    799s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1c Route ============
[11/17 01:51:59    799s] (I)      Level2 Grid: 94 x 94
[11/17 01:51:59    799s] (I)      Usage: 3551 = (1905 H, 1646 V) = (0.02% H, 0.02% V) = (3.258e+03um H, 2.815e+03um V)
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1d Route ============
[11/17 01:51:59    799s] (I)      Usage: 3588 = (1913 H, 1675 V) = (0.02% H, 0.02% V) = (3.271e+03um H, 2.864e+03um V)
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1e Route ============
[11/17 01:51:59    799s] (I)      Usage: 3588 = (1913 H, 1675 V) = (0.02% H, 0.02% V) = (3.271e+03um H, 2.864e+03um V)
[11/17 01:51:59    799s] [NR-eGR] Early Global Route overflow of layer group 1: 1.53% H + 2.47% V. EstWL: 6.135480e+03um
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] (I)      ============  Phase 1l Route ============
[11/17 01:51:59    799s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/17 01:51:59    799s] (I)      Layer  2:    1820673     48403       360       34303     1834351    ( 1.84%) 
[11/17 01:51:59    799s] (I)      Layer  3:    1959822    113321       711        2943     1964061    ( 0.15%) 
[11/17 01:51:59    799s] (I)      Layer  4:    1785422    165376      7439       60748     1807906    ( 3.25%) 
[11/17 01:51:59    799s] (I)      Layer  5:    1966537    127898      2433           0     1967004    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer  6:    1868000    161418      6883           0     1868654    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer  7:    1966537    113050      2310           0     1967004    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer  8:    1868000    163146      7729           0     1868654    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer  9:    1966537    101755      2567           0     1967004    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer 10:     746733     94728     27199           0      747462    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Layer 11:     786344     44979     11802          36      786766    ( 0.00%) 
[11/17 01:51:59    799s] (I)      Total:      16734605   1134074     69433       98028    16778862    ( 0.58%) 
[11/17 01:51:59    799s] (I)      
[11/17 01:51:59    799s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:51:59    799s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/17 01:51:59    799s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/17 01:51:59    799s] [NR-eGR]        Layer            (1-20)           (21-40)           (41-60)           (61-80)    OverCon
[11/17 01:51:59    799s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:51:59    799s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal2 ( 2)        72( 0.03%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal3 ( 3)       259( 0.12%)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal4 ( 4)      2025( 0.96%)        19( 0.01%)         4( 0.00%)         3( 0.00%)   ( 0.97%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal5 ( 5)       344( 0.16%)        15( 0.01%)         2( 0.00%)         5( 0.00%)   ( 0.17%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal6 ( 6)      1795( 0.82%)        11( 0.01%)         1( 0.00%)         4( 0.00%)   ( 0.83%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal7 ( 7)       328( 0.15%)        14( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.16%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal8 ( 8)      2298( 1.05%)        19( 0.01%)         3( 0.00%)         5( 0.00%)   ( 1.06%) 
[11/17 01:51:59    799s] [NR-eGR]  Metal9 ( 9)       294( 0.13%)        21( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.15%) 
[11/17 01:51:59    799s] [NR-eGR] Metal10 (10)      8670( 3.97%)        46( 0.02%)        14( 0.01%)        12( 0.01%)   ( 4.00%) 
[11/17 01:51:59    799s] [NR-eGR] Metal11 (11)      2132( 0.98%)        60( 0.03%)        23( 0.01%)        24( 0.01%)   ( 1.02%) 
[11/17 01:51:59    799s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:51:59    799s] [NR-eGR]        Total     18217( 0.84%)       209( 0.01%)        55( 0.00%)        63( 0.00%)   ( 0.85%) 
[11/17 01:51:59    799s] [NR-eGR] 
[11/17 01:51:59    799s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2156.30 MB )
[11/17 01:51:59    799s] (I)      total 2D Cap : 16770968 = (8664276 H, 8106692 V)
[11/17 01:51:59    799s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.83% V
[11/17 01:51:59    799s] Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2156.3M
[11/17 01:51:59    799s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.670, REAL:0.671, MEM:2156.3M, EPOCH TIME: 1700185919.946750
[11/17 01:51:59    799s] OPERPROF: Starting HotSpotCal at level 1, MEM:2156.3M, EPOCH TIME: 1700185919.946865
[11/17 01:51:59    799s] [hotspot] +------------+---------------+---------------+
[11/17 01:51:59    799s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:51:59    799s] [hotspot] +------------+---------------+---------------+
[11/17 01:51:59    799s] [hotspot] | normalized |        147.54 |        189.97 |
[11/17 01:51:59    799s] [hotspot] +------------+---------------+---------------+
[11/17 01:51:59    799s] Local HotSpot Analysis: normalized max congestion hotspot area = 147.54, normalized total congestion hotspot area = 189.97 (area is in unit of 4 std-cell row bins)
[11/17 01:51:59    799s] [hotspot] max/total 147.54/189.97, big hotspot (>10) total 173.44
[11/17 01:51:59    799s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] |  1  |   301.97   288.23   411.41   397.67 |      162.10   |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] |  2  |   288.29   397.67   315.65   425.03 |        6.16   |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] |  3  |   397.73   411.35   425.09   438.71 |        3.93   |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] |  4  |   301.97   425.03   329.33   452.39 |        3.93   |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] [hotspot] |  5  |   370.37   397.67   397.73   425.03 |        2.36   |
[11/17 01:51:59    799s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:51:59    799s] Top 5 hotspots total area: 178.49
[11/17 01:51:59    799s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2156.3M, EPOCH TIME: 1700185919.964340
[11/17 01:51:59    799s] 
[11/17 01:51:59    799s] === incrementalPlace Internal Loop 1 ===
[11/17 01:51:59    799s] clkAW=1 clkAWMode=2 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=10
[11/17 01:51:59    799s] OPERPROF: Starting IPInitSPData at level 1, MEM:2156.3M, EPOCH TIME: 1700185919.979495
[11/17 01:51:59    799s] z: 2, totalTracks: 1
[11/17 01:51:59    799s] z: 4, totalTracks: 1
[11/17 01:51:59    799s] z: 6, totalTracks: 1
[11/17 01:51:59    799s] z: 8, totalTracks: 1
[11/17 01:51:59    799s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:51:59    799s] All LLGs are deleted
[11/17 01:51:59    799s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2156.3M, EPOCH TIME: 1700185919.998681
[11/17 01:51:59    799s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2156.3M, EPOCH TIME: 1700185919.999435
[11/17 01:52:00    799s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.3M, EPOCH TIME: 1700185920.003830
[11/17 01:52:00    799s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2156.3M, EPOCH TIME: 1700185920.005548
[11/17 01:52:00    799s] Core basic site is CoreSite
[11/17 01:52:00    799s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2156.3M, EPOCH TIME: 1700185920.039498
[11/17 01:52:00    799s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.009, MEM:2156.3M, EPOCH TIME: 1700185920.048276
[11/17 01:52:00    799s] Fast DP-INIT is on for default
[11/17 01:52:00    799s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:52:00    799s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.049, MEM:2156.3M, EPOCH TIME: 1700185920.054208
[11/17 01:52:00    799s] 
[11/17 01:52:00    799s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:52:00    799s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.076, MEM:2156.3M, EPOCH TIME: 1700185920.079806
[11/17 01:52:00    799s] OPERPROF:   Starting post-place ADS at level 2, MEM:2156.3M, EPOCH TIME: 1700185920.080042
[11/17 01:52:00    799s] ADSU 0.564 -> 0.574. site 116242.000 -> 114185.000. GS 13.680
[11/17 01:52:00    799s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.035, MEM:2156.3M, EPOCH TIME: 1700185920.114843
[11/17 01:52:00    799s] OPERPROF:   Starting spMPad at level 2, MEM:2133.3M, EPOCH TIME: 1700185920.136558
[11/17 01:52:00    799s] OPERPROF:     Starting spContextMPad at level 3, MEM:2133.3M, EPOCH TIME: 1700185920.137709
[11/17 01:52:00    799s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2133.3M, EPOCH TIME: 1700185920.137845
[11/17 01:52:00    799s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:2133.3M, EPOCH TIME: 1700185920.142517
[11/17 01:52:00    799s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2133.3M, EPOCH TIME: 1700185920.146973
[11/17 01:52:00    799s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.010, REAL:0.001, MEM:2133.3M, EPOCH TIME: 1700185920.147657
[11/17 01:52:00    799s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2133.3M, EPOCH TIME: 1700185920.157581
[11/17 01:52:00    799s] no activity file in design. spp won't run.
[11/17 01:52:00    799s] [spp] 0
[11/17 01:52:00    799s] [adp] 0:1:1:3
[11/17 01:52:00    799s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.006, MEM:2133.3M, EPOCH TIME: 1700185920.164003
[11/17 01:52:00    799s] SP #FI/SF FL/PI 7162/0 232/3519
[11/17 01:52:00    799s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.150, REAL:0.187, MEM:2133.3M, EPOCH TIME: 1700185920.166561
[11/17 01:52:00    799s] PP off. flexM 0
[11/17 01:52:00    799s] OPERPROF: Starting CDPad at level 1, MEM:2133.3M, EPOCH TIME: 1700185920.176752
[11/17 01:52:00    799s] Starting area based congRepair.
[11/17 01:52:00    799s] 3DP is on.
[11/17 01:52:00    799s] 3DP OF M2 0.002, M4 0.036. Diff 0, Offset 0
[11/17 01:52:00    799s] 3DP (1, 3) DPT Adjust 0. 0.912, 0.944, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/17 01:52:00    799s] Area based congRepair is working on 99.6% of the design.
[11/17 01:52:00    800s] CDPadU 0.694 -> 0.790. R=0.574, N=3751, GS=1.710
[11/17 01:52:00    800s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 204.46
[11/17 01:52:00    800s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.186, MEM:2133.3M, EPOCH TIME: 1700185920.362683
[11/17 01:52:00    800s] NP #FI/FS/SF FL/PI: 7194/24/32 3719/3491
[11/17 01:52:00    800s] no activity file in design. spp won't run.
[11/17 01:52:00    800s] 
[11/17 01:52:00    800s] AB Est...
[11/17 01:52:00    800s] OPERPROF: Starting npPlace at level 1, MEM:2133.3M, EPOCH TIME: 1700185920.392858
[11/17 01:52:00    800s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.042, MEM:2138.8M, EPOCH TIME: 1700185920.435301
[11/17 01:52:00    800s] Iteration  4: Skipped, with CDP Off
[11/17 01:52:00    800s] 
[11/17 01:52:00    800s] AB Est...
[11/17 01:52:00    800s] OPERPROF: Starting npPlace at level 1, MEM:2138.8M, EPOCH TIME: 1700185920.465580
[11/17 01:52:00    800s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.017, MEM:2138.8M, EPOCH TIME: 1700185920.482261
[11/17 01:52:00    800s] Iteration  5: Skipped, with CDP Off
[11/17 01:52:00    800s] 
[11/17 01:52:00    800s] AB Est...
[11/17 01:52:00    800s] OPERPROF: Starting npPlace at level 1, MEM:2138.8M, EPOCH TIME: 1700185920.508942
[11/17 01:52:00    800s] AB param 100.0% (3719/3719).
[11/17 01:52:00    800s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:2138.8M, EPOCH TIME: 1700185920.527916
[11/17 01:52:00    800s] AB WA 1.00. HSB #SP 0
[11/17 01:52:00    800s] AB Full.
[11/17 01:52:00    800s] OPERPROF: Starting npPlace at level 1, MEM:2138.8M, EPOCH TIME: 1700185920.563719
[11/17 01:52:04    803s] Iteration  6: Total net bbox = 1.927e+05 (5.48e+04 1.38e+05)
[11/17 01:52:04    803s]               Est.  stn bbox = 1.942e+05 (5.55e+04 1.39e+05)
[11/17 01:52:04    803s]               cpu = 0:00:02.9 real = 0:00:04.0 mem = 2138.8M
[11/17 01:52:04    803s] OPERPROF: Finished npPlace at level 1, CPU:2.890, REAL:3.620, MEM:2138.8M, EPOCH TIME: 1700185924.184061
[11/17 01:52:04    803s] 
[11/17 01:52:04    803s] AB Est...
[11/17 01:52:04    803s] no activity file in design. spp won't run.
[11/17 01:52:04    803s] NP #FI/FS/SF FL/PI: 7194/24/32 3719/3491
[11/17 01:52:04    803s] no activity file in design. spp won't run.
[11/17 01:52:04    803s] OPERPROF: Starting npPlace at level 1, MEM:2138.8M, EPOCH TIME: 1700185924.245394
[11/17 01:52:04    803s] AB param 100.0% (3719/3719).
[11/17 01:52:04    803s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:2138.8M, EPOCH TIME: 1700185924.264571
[11/17 01:52:04    803s] AB WA 1.00. HSB #SP 0
[11/17 01:52:04    803s] AB Full.
[11/17 01:52:04    803s] OPERPROF: Starting npPlace at level 1, MEM:2138.8M, EPOCH TIME: 1700185924.299776
[11/17 01:52:05    804s] Iteration  7: Total net bbox = 1.938e+05 (5.70e+04 1.37e+05)
[11/17 01:52:05    804s]               Est.  stn bbox = 1.953e+05 (5.77e+04 1.38e+05)
[11/17 01:52:05    804s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2135.8M
[11/17 01:52:05    804s] OPERPROF: Finished npPlace at level 1, CPU:1.390, REAL:1.405, MEM:2135.8M, EPOCH TIME: 1700185925.704431
[11/17 01:52:05    804s] Legalizing MH Cells... 0 / 0 (level 5)
[11/17 01:52:05    804s] No instances found in the vector
[11/17 01:52:05    804s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2135.8M, DRC: 0)
[11/17 01:52:05    804s] 0 (out of 0) MH cells were successfully legalized.
[11/17 01:52:05    804s] Legalizing MH Cells... 0 / 0 (level 100)
[11/17 01:52:05    804s] No instances found in the vector
[11/17 01:52:05    804s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2135.8M, DRC: 0)
[11/17 01:52:05    804s] 0 (out of 0) MH cells were successfully legalized.
[11/17 01:52:05    804s] no activity file in design. spp won't run.
[11/17 01:52:05    804s] NP #FI/FS/SF FL/PI: 7194/24/32 3719/3491
[11/17 01:52:05    804s] no activity file in design. spp won't run.
[11/17 01:52:05    804s] OPERPROF: Starting npPlace at level 1, MEM:2135.8M, EPOCH TIME: 1700185925.773749
[11/17 01:52:07    806s] Iteration  8: Total net bbox = 1.898e+05 (5.49e+04 1.35e+05)
[11/17 01:52:07    806s]               Est.  stn bbox = 1.914e+05 (5.57e+04 1.36e+05)
[11/17 01:52:07    806s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2132.8M
[11/17 01:52:09    807s] Iteration  9: Total net bbox = 1.833e+05 (5.07e+04 1.33e+05)
[11/17 01:52:09    807s]               Est.  stn bbox = 1.849e+05 (5.15e+04 1.33e+05)
[11/17 01:52:09    807s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 2132.8M
[11/17 01:52:09    807s] GP RA stats: MHOnly 0 nrInst 3719 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/17 01:52:09    808s] Iteration 10: Total net bbox = 1.812e+05 (4.87e+04 1.32e+05)
[11/17 01:52:09    808s]               Est.  stn bbox = 1.827e+05 (4.94e+04 1.33e+05)
[11/17 01:52:09    808s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2132.8M
[11/17 01:52:09    808s] OPERPROF: Finished npPlace at level 1, CPU:3.830, REAL:4.069, MEM:2132.8M, EPOCH TIME: 1700185929.843091
[11/17 01:52:09    808s] Legalizing MH Cells... 0 / 0 (level 6)
[11/17 01:52:09    808s] No instances found in the vector
[11/17 01:52:09    808s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2132.8M, DRC: 0)
[11/17 01:52:09    808s] 0 (out of 0) MH cells were successfully legalized.
[11/17 01:52:09    808s] Move report: Congestion Driven Placement moves 3719 insts, mean move: 19.58 um, max move: 193.59 um 
[11/17 01:52:09    808s] 	Max move on inst (g36312__37717): (419.20, 341.24) --> (494.80, 459.23)
[11/17 01:52:09    808s] no activity file in design. spp won't run.
[11/17 01:52:09    808s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2132.8M, EPOCH TIME: 1700185929.883025
[11/17 01:52:09    808s] Saved padding area to DB
[11/17 01:52:09    808s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2132.8M, EPOCH TIME: 1700185929.886879
[11/17 01:52:09    808s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2132.8M, EPOCH TIME: 1700185929.889420
[11/17 01:52:09    808s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.008, MEM:2132.8M, EPOCH TIME: 1700185929.891272
[11/17 01:52:09    808s] 
[11/17 01:52:09    808s] Finished Incremental Placement (cpu=0:00:08.9, real=0:00:10.0, mem=2132.8M)
[11/17 01:52:09    808s] CongRepair sets shifter mode to gplace
[11/17 01:52:09    808s] TDRefine: refinePlace mode is spiral
[11/17 01:52:09    808s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2132.8M, EPOCH TIME: 1700185929.891707
[11/17 01:52:09    808s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2132.8M, EPOCH TIME: 1700185929.891819
[11/17 01:52:09    808s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2132.8M, EPOCH TIME: 1700185929.891991
[11/17 01:52:09    808s] z: 2, totalTracks: 1
[11/17 01:52:09    808s] z: 4, totalTracks: 1
[11/17 01:52:09    808s] z: 6, totalTracks: 1
[11/17 01:52:09    808s] z: 8, totalTracks: 1
[11/17 01:52:09    808s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/17 01:52:09    808s] All LLGs are deleted
[11/17 01:52:09    808s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2132.8M, EPOCH TIME: 1700185929.907333
[11/17 01:52:09    808s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2132.8M, EPOCH TIME: 1700185929.908051
[11/17 01:52:09    808s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2132.8M, EPOCH TIME: 1700185929.911371
[11/17 01:52:09    808s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2132.8M, EPOCH TIME: 1700185929.913242
[11/17 01:52:09    808s] Core basic site is CoreSite
[11/17 01:52:09    808s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2132.8M, EPOCH TIME: 1700185929.941941
[11/17 01:52:09    808s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2132.8M, EPOCH TIME: 1700185929.943687
[11/17 01:52:09    808s] Fast DP-INIT is on for default
[11/17 01:52:09    808s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:52:09    808s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.036, MEM:2132.8M, EPOCH TIME: 1700185929.949229
[11/17 01:52:09    808s] 
[11/17 01:52:09    808s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:52:09    808s] 
[11/17 01:52:09    808s]  Skipping Bad Lib Cell Checking (CMU) !
[11/17 01:52:09    808s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.064, MEM:2132.8M, EPOCH TIME: 1700185929.975189
[11/17 01:52:09    808s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2132.8M, EPOCH TIME: 1700185929.975371
[11/17 01:52:09    808s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2132.8M, EPOCH TIME: 1700185929.975494
[11/17 01:52:09    808s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2132.8MB).
[11/17 01:52:09    808s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.085, MEM:2132.8M, EPOCH TIME: 1700185929.977313
[11/17 01:52:09    808s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.086, MEM:2132.8M, EPOCH TIME: 1700185929.977406
[11/17 01:52:09    808s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9364.3
[11/17 01:52:09    808s] OPERPROF:   Starting RefinePlace at level 2, MEM:2132.8M, EPOCH TIME: 1700185929.977533
[11/17 01:52:09    808s] *** Starting refinePlace (0:13:29 mem=2132.8M) ***
[11/17 01:52:09    808s] Total net bbox length = 7.775e+05 (3.007e+05 4.768e+05) (ext = 2.489e+02)
[11/17 01:52:09    808s] 
[11/17 01:52:09    808s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:52:09    808s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/17 01:52:09    808s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:09    808s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:09    808s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2132.8M, EPOCH TIME: 1700185929.999279
[11/17 01:52:09    808s] Starting refinePlace ...
[11/17 01:52:09    808s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:10    808s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:10    808s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/17 01:52:10    808s] ** Cut row section cpu time 0:00:00.0.
[11/17 01:52:10    808s]    Spread Effort: high, pre-route mode, useDDP on.
[11/17 01:52:10    808s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2132.8MB) @(0:13:29 - 0:13:29).
[11/17 01:52:10    808s] Move report: preRPlace moves 3741 insts, mean move: 0.80 um, max move: 21.70 um 
[11/17 01:52:10    808s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[39][23]): (502.45, 315.56) --> (503.60, 336.11)
[11/17 01:52:10    808s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[11/17 01:52:10    808s] 	Violation at original loc: Placement Blockage Violation
[11/17 01:52:10    808s] wireLenOptFixPriorityInst 3519 inst fixed
[11/17 01:52:10    808s] Placement tweakage begins.
[11/17 01:52:10    808s] wire length = 7.811e+05
[11/17 01:52:10    808s] wire length = 7.810e+05
[11/17 01:52:10    808s] Placement tweakage ends.
[11/17 01:52:10    808s] Move report: tweak moves 16 insts, mean move: 9.51 um, max move: 19.00 um 
[11/17 01:52:10    808s] 	Max move on inst (risc_v_top_i_g32801__39022): (369.60, 469.49) --> (388.60, 469.49)
[11/17 01:52:10    808s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2139.9MB) @(0:13:29 - 0:13:29).
[11/17 01:52:10    808s] 
[11/17 01:52:10    808s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/17 01:52:10    809s] Move report: legalization moves 387 insts, mean move: 3.03 um, max move: 38.85 um spiral
[11/17 01:52:10    809s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[29][18]): (506.80, 329.27) --> (493.60, 354.92)
[11/17 01:52:10    809s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/17 01:52:10    809s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/17 01:52:10    809s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2142.9MB) @(0:13:29 - 0:13:29).
[11/17 01:52:10    809s] Move report: Detail placement moves 3741 insts, mean move: 1.11 um, max move: 38.16 um 
[11/17 01:52:10    809s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[29][18]): (506.11, 329.26) --> (493.60, 354.92)
[11/17 01:52:10    809s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2142.9MB
[11/17 01:52:10    809s] Statistics of distance of Instance movement in refine placement:
[11/17 01:52:10    809s]   maximum (X+Y) =        38.16 um
[11/17 01:52:10    809s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[29][18]) with max move: (506.106, 329.264) -> (493.6, 354.92)
[11/17 01:52:10    809s]   mean    (X+Y) =         1.11 um
[11/17 01:52:10    809s] Summary Report:
[11/17 01:52:10    809s] Instances move: 3741 (out of 3751 movable)
[11/17 01:52:10    809s] Instances flipped: 0
[11/17 01:52:10    809s] Mean displacement: 1.11 um
[11/17 01:52:10    809s] Max displacement: 38.16 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[29][18]) (506.106, 329.264) -> (493.6, 354.92)
[11/17 01:52:10    809s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[11/17 01:52:10    809s] 	Violation at original loc: Placement Blockage Violation
[11/17 01:52:10    809s] Total instances moved : 3741
[11/17 01:52:10    809s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.370, REAL:0.412, MEM:2142.9M, EPOCH TIME: 1700185930.411299
[11/17 01:52:10    809s] Total net bbox length = 7.792e+05 (3.016e+05 4.776e+05) (ext = 2.479e+02)
[11/17 01:52:10    809s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2142.9MB
[11/17 01:52:10    809s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2142.9MB) @(0:13:29 - 0:13:29).
[11/17 01:52:10    809s] *** Finished refinePlace (0:13:29 mem=2142.9M) ***
[11/17 01:52:10    809s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9364.3
[11/17 01:52:10    809s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.437, MEM:2142.9M, EPOCH TIME: 1700185930.414624
[11/17 01:52:10    809s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2142.9M, EPOCH TIME: 1700185930.414748
[11/17 01:52:10    809s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:2135.9M, EPOCH TIME: 1700185930.445373
[11/17 01:52:10    809s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.520, REAL:0.554, MEM:2135.9M, EPOCH TIME: 1700185930.445590
[11/17 01:52:10    809s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2135.9M, EPOCH TIME: 1700185930.446387
[11/17 01:52:10    809s] Starting Early Global Route congestion estimation: mem = 2135.9M
[11/17 01:52:10    809s] (I)      ==================== Layers =====================
[11/17 01:52:10    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:10    809s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:52:10    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:10    809s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:52:10    809s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:52:10    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:10    809s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:52:10    809s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:52:10    809s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:52:10    809s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:52:10    809s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:52:10    809s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:52:10    809s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:52:10    809s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:52:10    809s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:52:10    809s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:52:10    809s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:52:10    809s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:52:10    809s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:52:10    809s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:52:10    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:10    809s] (I)      Started Import and model ( Curr Mem: 2135.90 MB )
[11/17 01:52:10    809s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:10    809s] (I)      == Non-default Options ==
[11/17 01:52:10    809s] (I)      Maximum routing layer                              : 11
[11/17 01:52:10    809s] (I)      Number of threads                                  : 1
[11/17 01:52:10    809s] (I)      Use non-blocking free Dbs wires                    : false
[11/17 01:52:10    809s] (I)      Method to set GCell size                           : row
[11/17 01:52:10    809s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:52:10    809s] (I)      Use row-based GCell size
[11/17 01:52:10    809s] (I)      Use row-based GCell align
[11/17 01:52:10    809s] (I)      layer 0 area = 80000
[11/17 01:52:10    809s] (I)      layer 1 area = 80000
[11/17 01:52:10    809s] (I)      layer 2 area = 80000
[11/17 01:52:10    809s] (I)      layer 3 area = 80000
[11/17 01:52:10    809s] (I)      layer 4 area = 80000
[11/17 01:52:10    809s] (I)      layer 5 area = 80000
[11/17 01:52:10    809s] (I)      layer 6 area = 80000
[11/17 01:52:10    809s] (I)      layer 7 area = 80000
[11/17 01:52:10    809s] (I)      layer 8 area = 80000
[11/17 01:52:10    809s] (I)      layer 9 area = 400000
[11/17 01:52:10    809s] (I)      layer 10 area = 400000
[11/17 01:52:10    809s] (I)      GCell unit size   : 3420
[11/17 01:52:10    809s] (I)      GCell multiplier  : 1
[11/17 01:52:10    809s] (I)      GCell row height  : 3420
[11/17 01:52:10    809s] (I)      Actual row height : 3420
[11/17 01:52:10    809s] (I)      GCell align ref   : 580000 579880
[11/17 01:52:10    809s] [NR-eGR] Track table information for default rule: 
[11/17 01:52:10    809s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:52:10    809s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:52:10    809s] (I)      ==================== Default via =====================
[11/17 01:52:10    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:10    809s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:52:10    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:10    809s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:52:10    809s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:52:10    809s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:52:10    809s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:52:10    809s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:52:10    809s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:52:10    809s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:52:10    809s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:52:10    809s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:52:10    809s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:52:10    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:10    809s] [NR-eGR] Read 1116 PG shapes
[11/17 01:52:10    809s] [NR-eGR] Read 0 clock shapes
[11/17 01:52:10    809s] [NR-eGR] Read 0 other shapes
[11/17 01:52:10    809s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:52:10    809s] [NR-eGR] #Instance Blockages : 472
[11/17 01:52:10    809s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:52:10    809s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:52:10    809s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:52:10    809s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:52:10    809s] [NR-eGR] #Other Blockages    : 0
[11/17 01:52:10    809s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:52:10    809s] [NR-eGR] Num Prerouted Nets = 7163  Num Prerouted Wires = 227284
[11/17 01:52:10    809s] [NR-eGR] Read 7695 nets ( ignored 7163 )
[11/17 01:52:10    809s] (I)      early_global_route_priority property id does not exist.
[11/17 01:52:10    809s] (I)      Read Num Blocks=1588  Num Prerouted Wires=227284  Num CS=0
[11/17 01:52:10    809s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 28337
[11/17 01:52:10    809s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 34487
[11/17 01:52:10    809s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 35654
[11/17 01:52:10    809s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 30686
[11/17 01:52:10    809s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 26965
[11/17 01:52:10    809s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 22860
[11/17 01:52:10    809s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 21766
[11/17 01:52:10    809s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 14842
[11/17 01:52:10    809s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 9582
[11/17 01:52:10    809s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 2105
[11/17 01:52:10    809s] (I)      Number of ignored nets                =   7163
[11/17 01:52:10    809s] (I)      Number of connected nets              =      0
[11/17 01:52:10    809s] (I)      Number of fixed nets                  =   7163.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of clock nets                  =   7164.  Ignored: No
[11/17 01:52:10    809s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:52:10    809s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:52:10    809s] (I)      Ndr track 0 does not exist
[11/17 01:52:10    809s] (I)      Ndr track 0 does not exist
[11/17 01:52:10    809s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:52:10    809s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:52:10    809s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:52:10    809s] (I)      Site width          :   400  (dbu)
[11/17 01:52:10    809s] (I)      Row height          :  3420  (dbu)
[11/17 01:52:10    809s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:52:10    809s] (I)      GCell width         :  3420  (dbu)
[11/17 01:52:10    809s] (I)      GCell height        :  3420  (dbu)
[11/17 01:52:10    809s] (I)      Grid                :   468   468    11
[11/17 01:52:10    809s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:52:10    809s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:52:10    809s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:52:10    809s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:52:10    809s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:52:10    809s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:52:10    809s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:52:10    809s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:52:10    809s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:52:10    809s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:52:10    809s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:52:10    809s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:52:10    809s] (I)      --------------------------------------------------------
[11/17 01:52:10    809s] 
[11/17 01:52:10    809s] [NR-eGR] ============ Routing rule table ============
[11/17 01:52:10    809s] [NR-eGR] Rule id: 0  Nets: 0
[11/17 01:52:10    809s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/17 01:52:10    809s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/17 01:52:10    809s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/17 01:52:10    809s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/17 01:52:10    809s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/17 01:52:10    809s] [NR-eGR] Rule id: 1  Nets: 528
[11/17 01:52:10    809s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:52:10    809s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:52:10    809s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:52:10    809s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:52:10    809s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:52:10    809s] [NR-eGR] ========================================
[11/17 01:52:10    809s] [NR-eGR] 
[11/17 01:52:10    809s] (I)      =============== Blocked Tracks ===============
[11/17 01:52:10    809s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:10    809s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:52:10    809s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:10    809s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |     2 | 1872000 |    48852 |         2.61% |
[11/17 01:52:10    809s] (I)      |     3 | 1970748 |     8082 |         0.41% |
[11/17 01:52:10    809s] (I)      |     4 | 1872000 |    93862 |         5.01% |
[11/17 01:52:10    809s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:52:10    809s] (I)      |    11 |  788112 |      115 |         0.01% |
[11/17 01:52:10    809s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:10    809s] (I)      Finished Import and model ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2155.16 MB )
[11/17 01:52:10    809s] (I)      Reset routing kernel
[11/17 01:52:10    809s] (I)      Started Global Routing ( Curr Mem: 2155.16 MB )
[11/17 01:52:10    809s] (I)      totalPins=1701  totalGlobalPin=1701 (100.00%)
[11/17 01:52:10    809s] (I)      total 2D Cap : 16768729 = (8664078 H, 8104651 V)
[11/17 01:52:10    809s] [NR-eGR] Layer group 1: route 528 net(s) in layer range [2, 11]
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1a Route ============
[11/17 01:52:10    809s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:52:10    809s] (I)      Usage: 16794 = (5626 H, 11168 V) = (0.06% H, 0.14% V) = (9.620e+03um H, 1.910e+04um V)
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1b Route ============
[11/17 01:52:10    809s] (I)      Usage: 16962 = (5709 H, 11253 V) = (0.07% H, 0.14% V) = (9.762e+03um H, 1.924e+04um V)
[11/17 01:52:10    809s] (I)      Overflow of layer group 1: 1.58% H + 2.88% V. EstWL: 2.900502e+04um
[11/17 01:52:10    809s] (I)      Congestion metric : 1.58%H 2.88%V, 4.46%HV
[11/17 01:52:10    809s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1c Route ============
[11/17 01:52:10    809s] (I)      Level2 Grid: 94 x 94
[11/17 01:52:10    809s] (I)      Usage: 16962 = (5709 H, 11253 V) = (0.07% H, 0.14% V) = (9.762e+03um H, 1.924e+04um V)
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1d Route ============
[11/17 01:52:10    809s] (I)      Usage: 17097 = (5805 H, 11292 V) = (0.07% H, 0.14% V) = (9.927e+03um H, 1.931e+04um V)
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1e Route ============
[11/17 01:52:10    809s] (I)      Usage: 17097 = (5805 H, 11292 V) = (0.07% H, 0.14% V) = (9.927e+03um H, 1.931e+04um V)
[11/17 01:52:10    809s] [NR-eGR] Early Global Route overflow of layer group 1: 1.58% H + 2.86% V. EstWL: 2.923587e+04um
[11/17 01:52:10    809s] (I)      
[11/17 01:52:10    809s] (I)      ============  Phase 1l Route ============
[11/17 01:52:11    809s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/17 01:52:11    809s] (I)      Layer  2:    1820673     57662       536       34303     1834351    ( 1.84%) 
[11/17 01:52:11    809s] (I)      Layer  3:    1959822    116199       965        2943     1964061    ( 0.15%) 
[11/17 01:52:11    809s] (I)      Layer  4:    1785422    165483      7458       60748     1807906    ( 3.25%) 
[11/17 01:52:11    809s] (I)      Layer  5:    1966537    128296      2444           0     1967004    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer  6:    1868000    161662      6933           0     1868654    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer  7:    1966537    113565      2328           0     1967004    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer  8:    1868000    163469      7796           0     1868654    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer  9:    1966537    102077      2572           0     1967004    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer 10:     746733     94750     27203           0      747462    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Layer 11:     786344     44988     11802          36      786766    ( 0.00%) 
[11/17 01:52:11    809s] (I)      Total:      16734605   1148151     70037       98028    16778862    ( 0.58%) 
[11/17 01:52:11    809s] (I)      
[11/17 01:52:11    809s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:52:11    809s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/17 01:52:11    809s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/17 01:52:11    809s] [NR-eGR]        Layer            (1-20)           (21-40)           (41-60)           (61-80)    OverCon
[11/17 01:52:11    809s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:52:11    809s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal2 ( 2)       205( 0.10%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal3 ( 3)       432( 0.20%)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.20%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal4 ( 4)      2038( 0.96%)        19( 0.01%)         4( 0.00%)         3( 0.00%)   ( 0.98%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal5 ( 5)       354( 0.16%)        15( 0.01%)         2( 0.00%)         5( 0.00%)   ( 0.17%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal6 ( 6)      1834( 0.84%)        11( 0.01%)         1( 0.00%)         4( 0.00%)   ( 0.85%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal7 ( 7)       345( 0.16%)        14( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.17%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal8 ( 8)      2353( 1.08%)        19( 0.01%)         3( 0.00%)         5( 0.00%)   ( 1.09%) 
[11/17 01:52:11    809s] [NR-eGR]  Metal9 ( 9)       298( 0.14%)        21( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.15%) 
[11/17 01:52:11    809s] [NR-eGR] Metal10 (10)      8673( 3.97%)        46( 0.02%)        14( 0.01%)        12( 0.01%)   ( 4.00%) 
[11/17 01:52:11    809s] [NR-eGR] Metal11 (11)      2132( 0.98%)        60( 0.03%)        23( 0.01%)        24( 0.01%)   ( 1.02%) 
[11/17 01:52:11    809s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:52:11    809s] [NR-eGR]        Total     18664( 0.86%)       209( 0.01%)        55( 0.00%)        63( 0.00%)   ( 0.87%) 
[11/17 01:52:11    809s] [NR-eGR] 
[11/17 01:52:11    809s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2155.16 MB )
[11/17 01:52:11    809s] (I)      total 2D Cap : 16770968 = (8664276 H, 8106692 V)
[11/17 01:52:11    809s] [NR-eGR] Overflow after Early Global Route 0.42% H + 0.99% V
[11/17 01:52:11    809s] Early Global Route congestion estimation runtime: 0.72 seconds, mem = 2155.2M
[11/17 01:52:11    809s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.700, REAL:0.716, MEM:2155.2M, EPOCH TIME: 1700185931.162512
[11/17 01:52:11    809s] OPERPROF: Starting HotSpotCal at level 1, MEM:2155.2M, EPOCH TIME: 1700185931.162629
[11/17 01:52:11    809s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:11    809s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:52:11    809s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:11    809s] [hotspot] | normalized |        152.52 |        257.05 |
[11/17 01:52:11    809s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:11    809s] Local HotSpot Analysis: normalized max congestion hotspot area = 152.52, normalized total congestion hotspot area = 257.05 (area is in unit of 4 std-cell row bins)
[11/17 01:52:11    809s] [hotspot] max/total 152.52/257.05, big hotspot (>10) total 241.18
[11/17 01:52:11    809s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] |  1  |   301.97   288.23   411.41   397.67 |      173.18   |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] |  2  |   343.01   383.99   425.09   438.71 |       70.95   |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] |  3  |   288.29   397.67   315.65   425.03 |        6.16   |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] |  4  |   301.97   425.03   329.33   452.39 |        4.20   |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] [hotspot] |  5  |   452.45   370.31   479.81   397.67 |        3.02   |
[11/17 01:52:11    809s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:11    809s] Top 5 hotspots total area: 257.51
[11/17 01:52:11    809s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.015, MEM:2155.2M, EPOCH TIME: 1700185931.177141
[11/17 01:52:11    809s] Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 277.49
[11/17 01:52:11    809s] ***congestion degraded, congRepair restore placement ***
[11/17 01:52:11    809s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase2 at level 1, MEM:2155.2M, EPOCH TIME: 1700185931.183695
[11/17 01:52:11    809s] Starting Early Global Route congestion estimation: mem = 2155.2M
[11/17 01:52:11    809s] (I)      ==================== Layers =====================
[11/17 01:52:11    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:11    809s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/17 01:52:11    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:11    809s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/17 01:52:11    809s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/17 01:52:11    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:11    809s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/17 01:52:11    809s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/17 01:52:11    809s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/17 01:52:11    809s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/17 01:52:11    809s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/17 01:52:11    809s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/17 01:52:11    809s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/17 01:52:11    809s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/17 01:52:11    809s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/17 01:52:11    809s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/17 01:52:11    809s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/17 01:52:11    809s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/17 01:52:11    809s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/17 01:52:11    809s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/17 01:52:11    809s] (I)      +-----+----+---------+---------+--------+-------+
[11/17 01:52:11    809s] (I)      Started Import and model ( Curr Mem: 2155.16 MB )
[11/17 01:52:11    809s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/17 01:52:11    809s] (I)      == Non-default Options ==
[11/17 01:52:11    809s] (I)      Maximum routing layer                              : 11
[11/17 01:52:11    809s] (I)      Number of threads                                  : 1
[11/17 01:52:11    809s] (I)      Use non-blocking free Dbs wires                    : false
[11/17 01:52:11    809s] (I)      Method to set GCell size                           : row
[11/17 01:52:11    809s] (I)      Counted 1504 PG shapes. We will not process PG shapes layer by layer.
[11/17 01:52:11    809s] (I)      Use row-based GCell size
[11/17 01:52:11    809s] (I)      Use row-based GCell align
[11/17 01:52:11    809s] (I)      layer 0 area = 80000
[11/17 01:52:11    809s] (I)      layer 1 area = 80000
[11/17 01:52:11    809s] (I)      layer 2 area = 80000
[11/17 01:52:11    809s] (I)      layer 3 area = 80000
[11/17 01:52:11    809s] (I)      layer 4 area = 80000
[11/17 01:52:11    809s] (I)      layer 5 area = 80000
[11/17 01:52:11    809s] (I)      layer 6 area = 80000
[11/17 01:52:11    809s] (I)      layer 7 area = 80000
[11/17 01:52:11    809s] (I)      layer 8 area = 80000
[11/17 01:52:11    809s] (I)      layer 9 area = 400000
[11/17 01:52:11    809s] (I)      layer 10 area = 400000
[11/17 01:52:11    809s] (I)      GCell unit size   : 3420
[11/17 01:52:11    809s] (I)      GCell multiplier  : 1
[11/17 01:52:11    809s] (I)      GCell row height  : 3420
[11/17 01:52:11    809s] (I)      Actual row height : 3420
[11/17 01:52:11    809s] (I)      GCell align ref   : 580000 579880
[11/17 01:52:11    809s] [NR-eGR] Track table information for default rule: 
[11/17 01:52:11    809s] [NR-eGR] Metal1 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal2 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal3 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal4 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal5 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal6 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal7 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal8 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal9 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal10 has single uniform track structure
[11/17 01:52:11    809s] [NR-eGR] Metal11 has single uniform track structure
[11/17 01:52:11    809s] (I)      ==================== Default via =====================
[11/17 01:52:11    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:11    809s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/17 01:52:11    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:11    809s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/17 01:52:11    809s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/17 01:52:11    809s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/17 01:52:11    809s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/17 01:52:11    809s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/17 01:52:11    809s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/17 01:52:11    809s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/17 01:52:11    809s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/17 01:52:11    809s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/17 01:52:11    809s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/17 01:52:11    809s] (I)      +----+------------------+----------------------------+
[11/17 01:52:11    809s] [NR-eGR] Read 1116 PG shapes
[11/17 01:52:11    809s] [NR-eGR] Read 0 clock shapes
[11/17 01:52:11    809s] [NR-eGR] Read 0 other shapes
[11/17 01:52:11    809s] [NR-eGR] #Routing Blockages  : 0
[11/17 01:52:11    809s] [NR-eGR] #Instance Blockages : 472
[11/17 01:52:11    809s] [NR-eGR] #PG Blockages       : 1116
[11/17 01:52:11    809s] [NR-eGR] #Halo Blockages     : 0
[11/17 01:52:11    809s] [NR-eGR] #Boundary Blockages : 0
[11/17 01:52:11    809s] [NR-eGR] #Clock Blockages    : 0
[11/17 01:52:11    809s] [NR-eGR] #Other Blockages    : 0
[11/17 01:52:11    809s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/17 01:52:11    809s] [NR-eGR] Num Prerouted Nets = 7163  Num Prerouted Wires = 227284
[11/17 01:52:11    809s] [NR-eGR] Read 7695 nets ( ignored 7163 )
[11/17 01:52:11    809s] (I)      early_global_route_priority property id does not exist.
[11/17 01:52:11    809s] (I)      Read Num Blocks=1588  Num Prerouted Wires=227284  Num CS=0
[11/17 01:52:11    809s] (I)      Layer 1 (V) : #blockages 1123 : #preroutes 28337
[11/17 01:52:11    810s] (I)      Layer 2 (H) : #blockages 46 : #preroutes 34487
[11/17 01:52:11    810s] (I)      Layer 3 (V) : #blockages 415 : #preroutes 35654
[11/17 01:52:11    810s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 30686
[11/17 01:52:11    810s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 26965
[11/17 01:52:11    810s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 22860
[11/17 01:52:11    810s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 21766
[11/17 01:52:11    810s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 14842
[11/17 01:52:11    810s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 9582
[11/17 01:52:11    810s] (I)      Layer 10 (H) : #blockages 4 : #preroutes 2105
[11/17 01:52:11    810s] (I)      Number of ignored nets                =   7163
[11/17 01:52:11    810s] (I)      Number of connected nets              =      0
[11/17 01:52:11    810s] (I)      Number of fixed nets                  =   7163.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of clock nets                  =   7164.  Ignored: No
[11/17 01:52:11    810s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/17 01:52:11    810s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:52:11    810s] (I)      Ndr track 0 does not exist
[11/17 01:52:11    810s] (I)      Ndr track 0 does not exist
[11/17 01:52:11    810s] (I)      ---------------------Grid Graph Info--------------------
[11/17 01:52:11    810s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/17 01:52:11    810s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/17 01:52:11    810s] (I)      Site width          :   400  (dbu)
[11/17 01:52:11    810s] (I)      Row height          :  3420  (dbu)
[11/17 01:52:11    810s] (I)      GCell row height    :  3420  (dbu)
[11/17 01:52:11    810s] (I)      GCell width         :  3420  (dbu)
[11/17 01:52:11    810s] (I)      GCell height        :  3420  (dbu)
[11/17 01:52:11    810s] (I)      Grid                :   468   468    11
[11/17 01:52:11    810s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/17 01:52:11    810s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/17 01:52:11    810s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/17 01:52:11    810s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/17 01:52:11    810s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/17 01:52:11    810s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/17 01:52:11    810s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/17 01:52:11    810s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/17 01:52:11    810s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/17 01:52:11    810s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/17 01:52:11    810s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/17 01:52:11    810s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/17 01:52:11    810s] (I)      --------------------------------------------------------
[11/17 01:52:11    810s] 
[11/17 01:52:11    810s] [NR-eGR] ============ Routing rule table ============
[11/17 01:52:11    810s] [NR-eGR] Rule id: 0  Nets: 0
[11/17 01:52:11    810s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/17 01:52:11    810s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[11/17 01:52:11    810s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[11/17 01:52:11    810s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[11/17 01:52:11    810s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[11/17 01:52:11    810s] [NR-eGR] Rule id: 1  Nets: 528
[11/17 01:52:11    810s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/17 01:52:11    810s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/17 01:52:11    810s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/17 01:52:11    810s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:52:11    810s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/17 01:52:11    810s] [NR-eGR] ========================================
[11/17 01:52:11    810s] [NR-eGR] 
[11/17 01:52:11    810s] (I)      =============== Blocked Tracks ===============
[11/17 01:52:11    810s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:11    810s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/17 01:52:11    810s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:11    810s] (I)      |     1 |       0 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |     2 | 1872000 |    48852 |         2.61% |
[11/17 01:52:11    810s] (I)      |     3 | 1970748 |     8082 |         0.41% |
[11/17 01:52:11    810s] (I)      |     4 | 1872000 |    93862 |         5.01% |
[11/17 01:52:11    810s] (I)      |     5 | 1970748 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |     6 | 1872000 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |     7 | 1970748 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |     8 | 1872000 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |     9 | 1970748 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |    10 |  748332 |        0 |         0.00% |
[11/17 01:52:11    810s] (I)      |    11 |  788112 |      115 |         0.01% |
[11/17 01:52:11    810s] (I)      +-------+---------+----------+---------------+
[11/17 01:52:11    810s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2163.93 MB )
[11/17 01:52:11    810s] (I)      Reset routing kernel
[11/17 01:52:11    810s] (I)      Started Global Routing ( Curr Mem: 2163.93 MB )
[11/17 01:52:11    810s] (I)      totalPins=1701  totalGlobalPin=1693 (99.53%)
[11/17 01:52:11    810s] (I)      total 2D Cap : 16768729 = (8664078 H, 8104651 V)
[11/17 01:52:11    810s] [NR-eGR] Layer group 1: route 528 net(s) in layer range [2, 11]
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1a Route ============
[11/17 01:52:11    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/17 01:52:11    810s] (I)      Usage: 3512 = (1888 H, 1624 V) = (0.02% H, 0.02% V) = (3.228e+03um H, 2.777e+03um V)
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1b Route ============
[11/17 01:52:11    810s] (I)      Usage: 3551 = (1905 H, 1646 V) = (0.02% H, 0.02% V) = (3.258e+03um H, 2.815e+03um V)
[11/17 01:52:11    810s] (I)      Overflow of layer group 1: 1.53% H + 2.47% V. EstWL: 6.072210e+03um
[11/17 01:52:11    810s] (I)      Congestion metric : 1.53%H 2.47%V, 4.00%HV
[11/17 01:52:11    810s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1c Route ============
[11/17 01:52:11    810s] (I)      Level2 Grid: 94 x 94
[11/17 01:52:11    810s] (I)      Usage: 3551 = (1905 H, 1646 V) = (0.02% H, 0.02% V) = (3.258e+03um H, 2.815e+03um V)
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1d Route ============
[11/17 01:52:11    810s] (I)      Usage: 3588 = (1913 H, 1675 V) = (0.02% H, 0.02% V) = (3.271e+03um H, 2.864e+03um V)
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1e Route ============
[11/17 01:52:11    810s] (I)      Usage: 3588 = (1913 H, 1675 V) = (0.02% H, 0.02% V) = (3.271e+03um H, 2.864e+03um V)
[11/17 01:52:11    810s] [NR-eGR] Early Global Route overflow of layer group 1: 1.53% H + 2.47% V. EstWL: 6.135480e+03um
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] (I)      ============  Phase 1l Route ============
[11/17 01:52:11    810s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/17 01:52:11    810s] (I)      Layer  2:    1820673     48403       360       34303     1834351    ( 1.84%) 
[11/17 01:52:11    810s] (I)      Layer  3:    1959822    113321       711        2943     1964061    ( 0.15%) 
[11/17 01:52:11    810s] (I)      Layer  4:    1785422    165376      7439       60748     1807906    ( 3.25%) 
[11/17 01:52:11    810s] (I)      Layer  5:    1966537    127898      2433           0     1967004    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer  6:    1868000    161418      6883           0     1868654    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer  7:    1966537    113050      2310           0     1967004    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer  8:    1868000    163146      7729           0     1868654    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer  9:    1966537    101755      2567           0     1967004    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer 10:     746733     94728     27199           0      747462    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Layer 11:     786344     44979     11802          36      786766    ( 0.00%) 
[11/17 01:52:11    810s] (I)      Total:      16734605   1134074     69433       98028    16778862    ( 0.58%) 
[11/17 01:52:11    810s] (I)      
[11/17 01:52:11    810s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/17 01:52:11    810s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/17 01:52:11    810s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/17 01:52:11    810s] [NR-eGR]        Layer            (1-20)           (21-40)           (41-60)           (61-80)    OverCon
[11/17 01:52:11    810s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:52:11    810s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal2 ( 2)        72( 0.03%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal3 ( 3)       259( 0.12%)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal4 ( 4)      2025( 0.96%)        19( 0.01%)         4( 0.00%)         3( 0.00%)   ( 0.97%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal5 ( 5)       344( 0.16%)        15( 0.01%)         2( 0.00%)         5( 0.00%)   ( 0.17%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal6 ( 6)      1795( 0.82%)        11( 0.01%)         1( 0.00%)         4( 0.00%)   ( 0.83%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal7 ( 7)       328( 0.15%)        14( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.16%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal8 ( 8)      2298( 1.05%)        19( 0.01%)         3( 0.00%)         5( 0.00%)   ( 1.06%) 
[11/17 01:52:11    810s] [NR-eGR]  Metal9 ( 9)       294( 0.13%)        21( 0.01%)         3( 0.00%)         5( 0.00%)   ( 0.15%) 
[11/17 01:52:11    810s] [NR-eGR] Metal10 (10)      8670( 3.97%)        46( 0.02%)        14( 0.01%)        12( 0.01%)   ( 4.00%) 
[11/17 01:52:11    810s] [NR-eGR] Metal11 (11)      2132( 0.98%)        60( 0.03%)        23( 0.01%)        24( 0.01%)   ( 1.02%) 
[11/17 01:52:11    810s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/17 01:52:11    810s] [NR-eGR]        Total     18217( 0.84%)       209( 0.01%)        55( 0.00%)        63( 0.00%)   ( 0.85%) 
[11/17 01:52:11    810s] [NR-eGR] 
[11/17 01:52:11    810s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2163.93 MB )
[11/17 01:52:11    810s] (I)      total 2D Cap : 16770968 = (8664276 H, 8106692 V)
[11/17 01:52:11    810s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.83% V
[11/17 01:52:11    810s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase2 at level 1, CPU:0.630, REAL:0.636, MEM:2163.9M, EPOCH TIME: 1700185931.820056
[11/17 01:52:11    810s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2163.9M, EPOCH TIME: 1700185931.820207
[11/17 01:52:11    810s] Starting Early Global Route wiring: mem = 2163.9M
[11/17 01:52:11    810s] (I)      ============= Track Assignment ============
[11/17 01:52:11    810s] (I)      Started Track Assignment (1T) ( Curr Mem: 2163.93 MB )
[11/17 01:52:11    810s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/17 01:52:11    810s] (I)      Run Multi-thread track assignment
[11/17 01:52:11    810s] (I)      Finished Track Assignment (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2165.72 MB )
[11/17 01:52:11    810s] (I)      Started Export ( Curr Mem: 2165.72 MB )
[11/17 01:52:11    810s] [NR-eGR]                  Length (um)    Vias 
[11/17 01:52:11    810s] [NR-eGR] -------------------------------------
[11/17 01:52:11    810s] [NR-eGR]  Metal1   (1H)             0   16130 
[11/17 01:52:11    810s] [NR-eGR]  Metal2   (2V)         36144   22030 
[11/17 01:52:11    810s] [NR-eGR]  Metal3   (3H)         94192   22820 
[11/17 01:52:11    810s] [NR-eGR]  Metal4   (4V)        159374   20380 
[11/17 01:52:11    810s] [NR-eGR]  Metal5   (5H)        115967   17628 
[11/17 01:52:11    810s] [NR-eGR]  Metal6   (6V)        157206   14392 
[11/17 01:52:11    810s] [NR-eGR]  Metal7   (7H)        102513   12300 
[11/17 01:52:11    810s] [NR-eGR]  Metal8   (8V)        159016   11163 
[11/17 01:52:11    810s] [NR-eGR]  Metal9   (9H)         92450    6580 
[11/17 01:52:11    810s] [NR-eGR]  Metal10  (10V)        70602    4210 
[11/17 01:52:11    810s] [NR-eGR]  Metal11  (11H)        32659       0 
[11/17 01:52:11    810s] [NR-eGR] -------------------------------------
[11/17 01:52:11    810s] [NR-eGR]           Total      1020123  147633 
[11/17 01:52:11    810s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:11    810s] [NR-eGR] Total half perimeter of net bounding box: 795052um
[11/17 01:52:11    810s] [NR-eGR] Total length: 1020123um, number of vias: 147633
[11/17 01:52:11    810s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:11    810s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/17 01:52:11    810s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:52:11    810s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2165.72 MB )
[11/17 01:52:11    810s] Early Global Route wiring runtime: 0.82 seconds, mem = 2141.7M
[11/17 01:52:11    810s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.180, REAL:0.179, MEM:2141.7M, EPOCH TIME: 1700185931.999419
[11/17 01:52:11    810s] OPERPROF: Starting HotSpotCal at level 1, MEM:2141.7M, EPOCH TIME: 1700185931.999543
[11/17 01:52:11    810s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:11    810s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:52:11    810s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:12    810s] [hotspot] | normalized |        147.54 |        189.97 |
[11/17 01:52:12    810s] [hotspot] +------------+---------------+---------------+
[11/17 01:52:12    810s] Local HotSpot Analysis: normalized max congestion hotspot area = 147.54, normalized total congestion hotspot area = 189.97 (area is in unit of 4 std-cell row bins)
[11/17 01:52:12    810s] [hotspot] max/total 147.54/189.97, big hotspot (>10) total 173.44
[11/17 01:52:12    810s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] |  1  |   301.97   288.23   411.41   397.67 |      162.10   |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] |  2  |   288.29   397.67   315.65   425.03 |        6.16   |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] |  3  |   397.73   411.35   425.09   438.71 |        3.93   |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] |  4  |   301.97   425.03   329.33   452.39 |        3.93   |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] [hotspot] |  5  |   370.37   397.67   397.73   425.03 |        2.36   |
[11/17 01:52:12    810s] [hotspot] +-----+-------------------------------------+---------------+
[11/17 01:52:12    810s] Top 5 hotspots total area: 178.49
[11/17 01:52:12    810s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:2141.7M, EPOCH TIME: 1700185932.014284
[11/17 01:52:12    810s] Tdgp not successfully inited but do clear! skip clearing
[11/17 01:52:12    810s] End of congRepair (cpu=0:00:11.6, real=0:00:13.0)
[11/17 01:52:12    810s] *** IncrReplace #1 [finish] : cpu/real = 0:00:11.7/0:00:12.8 (0.9), totSession cpu/real = 0:13:30.7/0:19:29.4 (0.7), mem = 2141.7M
[11/17 01:52:12    810s] 
[11/17 01:52:12    810s] =============================================================================================
[11/17 01:52:12    810s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[11/17 01:52:12    810s] =============================================================================================
[11/17 01:52:12    810s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/17 01:52:12    810s] ---------------------------------------------------------------------------------------------
[11/17 01:52:12    810s] [ MISC                   ]          0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:11.7    0.9
[11/17 01:52:12    810s] ---------------------------------------------------------------------------------------------
[11/17 01:52:12    810s]  IncrReplace #1 TOTAL               0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:11.7    0.9
[11/17 01:52:12    810s] ---------------------------------------------------------------------------------------------
[11/17 01:52:12    810s] 
[11/17 01:52:12    810s]     Congestion Repair done. (took cpu=0:00:11.7 real=0:00:12.8)
[11/17 01:52:12    810s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/17 01:52:12    810s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.7M, EPOCH TIME: 1700185932.067639
[11/17 01:52:12    810s] z: 2, totalTracks: 1
[11/17 01:52:12    810s] z: 4, totalTracks: 1
[11/17 01:52:12    810s] z: 6, totalTracks: 1
[11/17 01:52:12    810s] z: 8, totalTracks: 1
[11/17 01:52:12    810s] #spOpts: hrOri=1 hrSnap=1 
[11/17 01:52:12    810s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.7M, EPOCH TIME: 1700185932.080476
[11/17 01:52:12    810s] 
[11/17 01:52:12    810s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/17 01:52:12    810s] OPERPROF:     Starting CMU at level 3, MEM:2141.7M, EPOCH TIME: 1700185932.127859
[11/17 01:52:12    810s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2141.7M, EPOCH TIME: 1700185932.129556
[11/17 01:52:12    810s] 
[11/17 01:52:12    810s] Bad Lib Cell Checking (CMU) is done! (0)
[11/17 01:52:12    810s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:2141.7M, EPOCH TIME: 1700185932.131150
[11/17 01:52:12    810s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.7M, EPOCH TIME: 1700185932.131301
[11/17 01:52:12    810s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.7M, EPOCH TIME: 1700185932.131420
[11/17 01:52:12    810s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2141.7MB).
[11/17 01:52:12    810s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:2141.7M, EPOCH TIME: 1700185932.133607
[11/17 01:52:12    810s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:04:17 real=0:04:19)
[11/17 01:52:12    810s]   Leaving CCOpt scope - extractRC...
[11/17 01:52:12    810s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/17 01:52:12    810s] Extraction called for design 'risc_v_Pad_Frame' of instances=10937 and nets=11757 using extraction engine 'preRoute' .
[11/17 01:52:12    810s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 01:52:12    810s] Type 'man IMPEXT-3530' for more detail.
[11/17 01:52:12    810s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/17 01:52:12    810s] RC Extraction called in multi-corner(2) mode.
[11/17 01:52:12    810s] RCMode: PreRoute
[11/17 01:52:12    810s]       RC Corner Indexes            0       1   
[11/17 01:52:12    810s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/17 01:52:12    810s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/17 01:52:12    810s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/17 01:52:12    810s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/17 01:52:12    810s] Shrink Factor                : 1.00000
[11/17 01:52:12    810s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 01:52:12    810s] Using Quantus QRC technology file ...
[11/17 01:52:12    810s] 
[11/17 01:52:12    810s] Trim Metal Layers:
[11/17 01:52:12    810s] LayerId::1 widthSet size::1
[11/17 01:52:12    810s] LayerId::2 widthSet size::1
[11/17 01:52:12    810s] LayerId::3 widthSet size::1
[11/17 01:52:12    810s] LayerId::4 widthSet size::1
[11/17 01:52:12    810s] LayerId::5 widthSet size::1
[11/17 01:52:12    810s] LayerId::6 widthSet size::1
[11/17 01:52:12    810s] LayerId::7 widthSet size::1
[11/17 01:52:12    810s] LayerId::8 widthSet size::1
[11/17 01:52:12    810s] LayerId::9 widthSet size::1
[11/17 01:52:12    810s] LayerId::10 widthSet size::1
[11/17 01:52:12    810s] LayerId::11 widthSet size::1
[11/17 01:52:12    810s] Updating RC grid for preRoute extraction ...
[11/17 01:52:12    810s] eee: pegSigSF::1.070000
[11/17 01:52:12    810s] Initializing multi-corner resistance tables ...
[11/17 01:52:12    810s] eee: l::1 avDens::0.081844 usedTrk::2114.035086 availTrk::25830.000000 sigTrk::2114.035086
[11/17 01:52:12    810s] eee: l::2 avDens::0.093428 usedTrk::2388.450278 availTrk::25564.500000 sigTrk::2401.487998
[11/17 01:52:12    810s] eee: l::3 avDens::0.218811 usedTrk::5454.953507 availTrk::24930.000000 sigTrk::5531.649415
[11/17 01:52:12    810s] eee: l::4 avDens::0.251070 usedTrk::9166.175735 availTrk::36508.500000 sigTrk::9435.574264
[11/17 01:52:12    810s] eee: l::5 avDens::0.255100 usedTrk::6497.399410 availTrk::25470.000000 sigTrk::6781.713451
[11/17 01:52:12    810s] eee: l::6 avDens::0.369384 usedTrk::8937.802879 availTrk::24196.500000 sigTrk::9193.361068
[11/17 01:52:12    810s] eee: l::7 avDens::0.225539 usedTrk::5724.190934 availTrk::25380.000000 sigTrk::5994.908471
[11/17 01:52:12    810s] eee: l::8 avDens::0.370459 usedTrk::9027.147656 availTrk::24367.500000 sigTrk::9299.173383
[11/17 01:52:12    810s] eee: l::9 avDens::0.207891 usedTrk::5145.298831 availTrk::24750.000000 sigTrk::5406.408175
[11/17 01:52:12    810s] eee: l::10 avDens::0.390807 usedTrk::3729.000595 availTrk::9541.800000 sigTrk::4128.794750
[11/17 01:52:12    810s] eee: l::11 avDens::0.216170 usedTrk::1595.337427 availTrk::7380.000000 sigTrk::1909.863165
[11/17 01:52:12    810s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/17 01:52:12    810s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.429216 ; uaWl: 1.000000 ; uaWlH: 0.132281 ; aWlH: 0.000000 ; Pmax: 0.809900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/17 01:52:12    811s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2141.723M)
[11/17 01:52:12    811s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/17 01:52:12    811s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/17 01:52:12    811s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_Extraction_WC.
[11/17 01:52:12    811s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/17 01:52:12    811s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[11/17 01:52:12    811s] End AAE Lib Interpolated Model. (MEM=2141.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:52:16    814s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:03.2 real=0:00:03.2)
[11/17 01:52:16    815s]   Clock DAG stats after clustering cong repair call:
[11/17 01:52:16    815s]     cell counts      : b=7162, i=0, icg=0, nicg=0, l=1, total=7163
[11/17 01:52:16    815s]     misc counts      : r=1, pp=0
[11/17 01:52:16    815s]     cell areas       : b=37766.718um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=52166.718um^2
[11/17 01:52:16    815s]     cell capacitance : b=2.004pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=4.391pF
[11/17 01:52:16    815s]     sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/17 01:52:16    815s]     wire capacitance : top=0.000pF, trunk=43.754pF, leaf=14.326pF, total=58.080pF
[11/17 01:52:16    815s]     wire lengths     : top=0.000um, trunk=592508.657um, leaf=197359.230um, total=789867.887um
[11/17 01:52:16    815s]     hp wire lengths  : top=0.000um, trunk=596704.350um, leaf=196200.935um, total=792905.285um
[11/17 01:52:16    815s]   Clock DAG net violations after clustering cong repair call:
[11/17 01:52:16    815s]     Remaining Transition : {count=6771, worst=[0.162ns, 0.160ns, 0.160ns, 0.160ns, 0.159ns, 0.159ns, 0.159ns, 0.158ns, 0.158ns, 0.158ns, ...]} avg=0.028ns sd=0.027ns sum=189.668ns
[11/17 01:52:16    815s]     Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/17 01:52:16    815s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[11/17 01:52:16    815s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/17 01:52:16    815s]     Trunk : target=0.020ns count=3644 avg=0.042ns sd=0.008ns min=0.000ns max=0.057ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 0 <= 0.019ns, 0 <= 0.020ns} {0 <= 0.021ns, 0 <= 0.022ns, 0 <= 0.024ns, 203 <= 0.030ns, 3440 > 0.030ns}
[11/17 01:52:16    815s]     Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/17 01:52:16    815s]     Leaf  : target=0.020ns count=3519 avg=0.051ns sd=0.038ns min=0.018ns max=0.182ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 118 <= 0.019ns, 273 <= 0.020ns} {268 <= 0.021ns, 260 <= 0.022ns, 275 <= 0.024ns, 289 <= 0.030ns, 2036 > 0.030ns}
[11/17 01:52:16    815s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/17 01:52:16    815s]      Bufs: CLKBUFX20: 3764 CLKBUFX3: 3103 CLKBUFX2: 295 
[11/17 01:52:16    815s]    Logics: PADDI: 1 
[11/17 01:52:16    815s]   Clock DAG hash after clustering cong repair call: 951559453361423862 6251858584138177034
[11/17 01:52:16    815s]   Clock DAG hash after clustering cong repair call: 951559453361423862 6251858584138177034
[11/17 01:52:16    815s]   Primary reporting skew groups after clustering cong repair call:
[11/17 01:52:16    815s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=0.882, avg=0.311, sd=0.094], skew [0.618 vs 0.105*], 96.5% {0.264, 0.369} (wid=0.037 ws=0.007) (gid=0.847 gs=0.613)
[11/17 01:52:16    815s]         min path sink: risc_v_top_i_memory_rom_rom_memory_reg[61][31]/CK
[11/17 01:52:16    815s]         max path sink: risc_v_top_i_ex_mem_datapath_ffd_q_reg[2]/CKN
[11/17 01:52:16    815s]   Skew group summary after clustering cong repair call:
[11/17 01:52:16    815s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=0.882, avg=0.311, sd=0.094], skew [0.618 vs 0.105*], 96.5% {0.264, 0.369} (wid=0.037 ws=0.007) (gid=0.847 gs=0.613)
[11/17 01:52:16    815s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.264, max=0.882, avg=0.311, sd=0.094], skew [0.618 vs 0.105*], 96.5% {0.264, 0.369} (wid=0.037 ws=0.007) (gid=0.847 gs=0.613)
[11/17 01:52:16    815s]   CongRepair After Initial Clustering done. (took cpu=0:04:23 real=0:04:25)
[11/17 01:52:16    815s]   Stage::Clustering done. (took cpu=0:11:10 real=0:11:12)
[11/17 01:52:16    815s]   Stage::DRV Fixing...
[11/17 01:52:16    815s]   Fixing clock tree slew time and max cap violations...
[11/17 01:52:16    815s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 951559453361423862 6251858584138177034
[11/17 01:52:16    815s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/17 18:17:04  59918s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/17 18:17:04  59918s]       cell counts      : b=9346, i=0, icg=0, nicg=0, l=1, total=9347
[11/17 18:17:04  59918s]       misc counts      : r=1, pp=0
[11/17 18:17:04  59918s]       cell areas       : b=42055.056um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=56455.056um^2
[11/17 18:17:04  59918s]       cell capacitance : b=2.730pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=5.116pF
[11/17 18:17:04  59918s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/17 18:17:04  59918s]       wire capacitance : top=0.000pF, trunk=4.573pF, leaf=7.478pF, total=12.051pF
[11/17 18:17:04  59918s]       wire lengths     : top=0.000um, trunk=59367.538um, leaf=100235.725um, total=159603.263um
[11/17 18:17:04  59918s]       hp wire lengths  : top=0.000um, trunk=65839.190um, leaf=101891.665um, total=167730.855um
[11/17 18:17:04  59918s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[11/17 18:17:04  59918s]       Remaining Transition : {count=7523, worst=[0.149ns, 0.147ns, 0.139ns, 0.138ns, 0.131ns, 0.129ns, 0.129ns, 0.129ns, 0.127ns, 0.124ns, ...]} avg=0.012ns sd=0.015ns sum=91.562ns
[11/17 18:17:04  59918s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/17 18:17:04  59918s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/17 18:17:04  59918s]       Trunk : target=0.020ns count=5828 avg=0.028ns sd=0.006ns min=0.000ns max=0.110ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 2 <= 0.019ns, 62 <= 0.020ns} {166 <= 0.021ns, 39 <= 0.022ns, 412 <= 0.024ns, 4508 <= 0.030ns, 638 > 0.030ns}
[11/17 18:17:04  59918s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/17 18:17:04  59918s]       Leaf  : target=0.020ns count=3519 avg=0.032ns sd=0.023ns min=0.018ns max=0.169ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 590 <= 0.019ns, 1169 <= 0.020ns} {111 <= 0.021ns, 71 <= 0.022ns, 168 <= 0.024ns, 287 <= 0.030ns, 1123 > 0.030ns}
[11/17 18:17:04  59918s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/17 18:17:04  59918s]        Bufs: CLKBUFX20: 3562 CLKBUFX16: 126 CLKBUFX12: 100 CLKBUFX8: 151 CLKBUFX6: 342 CLKBUFX4: 288 CLKBUFX3: 2820 CLKBUFX2: 1957 
[11/17 18:17:04  59918s]      Logics: PADDI: 1 
[11/17 18:17:04  59918s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 17423299984240017573 5437242052140757233
[11/17 18:17:04  59918s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 17423299984240017573 5437242052140757233
[11/17 18:17:04  59918s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/17 18:17:04  59918s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.257, max=4.420], skew [4.163 vs 0.105*]
[11/17 18:17:04  59919s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[13][15]/CK
[11/17 18:17:04  59919s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[91][23]/CK
[11/17 18:17:04  59919s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/17 18:17:04  59919s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.257, max=4.420], skew [4.163 vs 0.105*]
[11/17 18:17:04  59919s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.257, max=4.420], skew [4.163 vs 0.105*]
[11/17 18:17:04  59919s]     Legalizer API calls during this step: 1180426 succeeded with high effort: 253006 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 123086
[11/17 18:17:04  59919s]   Fixing clock tree slew time and max cap violations done. (took cpu=16:25:04 real=16:24:48)
[11/17 18:17:04  59919s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/17 18:17:04  59919s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 17423299984240017573 5437242052140757233
[11/17 18:17:04  59919s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...[11/23 17:16:00 578115s] **ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
100% 
[11/24 00:29:27 604261s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/24 00:29:27 604261s]       cell counts      : b=55281, i=0, icg=0, nicg=0, l=1, total=55282
[11/24 00:29:27 604261s]       misc counts      : r=1, pp=0
[11/24 00:29:27 604261s]       cell areas       : b=145107.864um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=159507.864um^2
[11/24 00:29:27 604261s]       cell capacitance : b=19.107pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=21.493pF
[11/24 00:29:27 604261s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/24 00:29:27 604261s]       wire capacitance : top=0.000pF, trunk=18.043pF, leaf=0.743pF, total=18.787pF
[11/24 00:29:27 604261s]       wire lengths     : top=0.000um, trunk=197218.464um, leaf=6584.370um, total=203802.834um
[11/24 00:29:27 604261s]       hp wire lengths  : top=0.000um, trunk=179017.120um, leaf=9697.235um, total=188714.355um
[11/24 00:29:27 604261s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/24 00:29:27 604261s]       Remaining Transition : {count=53233, worst=[0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, ...]} avg=0.003ns sd=0.004ns sum=147.548ns
[11/24 00:29:27 604261s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/24 00:29:27 604261s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/24 00:29:27 604261s]       Trunk : target=0.020ns count=51763 avg=0.023ns sd=0.004ns min=0.000ns max=0.043ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 187 <= 0.019ns, 70 <= 0.020ns} {30997 <= 0.021ns, 4716 <= 0.022ns, 5326 <= 0.024ns, 6129 <= 0.030ns, 4337 > 0.030ns}
[11/24 00:29:27 604261s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/24 00:29:27 604261s]       Leaf  : target=0.020ns count=3519 avg=0.020ns sd=0.002ns min=0.018ns max=0.038ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 681 <= 0.019ns, 1110 <= 0.020ns} {862 <= 0.021ns, 710 <= 0.022ns, 71 <= 0.024ns, 51 <= 0.030ns, 34 > 0.030ns}
[11/24 00:29:27 604262s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/24 00:29:27 604262s]        Bufs: CLKBUFX20: 7333 CLKBUFX16: 126 CLKBUFX12: 100 CLKBUFX8: 151 CLKBUFX6: 342 CLKBUFX4: 288 CLKBUFX3: 2820 CLKBUFX2: 44121 
[11/24 00:29:27 604262s]      Logics: PADDI: 1 
[11/24 00:29:27 604262s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 17295838636030153435 7363415736938957834
[11/24 00:29:28 604263s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 17295838636030153435 7363415736938957834
[11/24 00:29:34 604268s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/24 00:29:34 604268s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533, avg=1.450, sd=2.013], skew [40.269 vs 0.105*], 34.6% {0.965, 1.071} (wid=0.042 ws=0.012) (gid=40.491 gs=40.257)
[11/24 00:29:42 604276s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
[11/24 00:29:42 604276s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[91][23]/CK
[11/24 00:29:42 604276s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/24 00:29:42 604276s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533, avg=1.450, sd=2.013], skew [40.269 vs 0.105*], 34.6% {0.965, 1.071} (wid=0.042 ws=0.012) (gid=40.491 gs=40.257)
[11/24 00:29:42 604276s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.264, max=40.533, avg=1.450, sd=2.013], skew [40.269 vs 0.105*], 34.6% {0.965, 1.071} (wid=0.042 ws=0.012) (gid=40.491 gs=40.257)
[11/24 00:29:42 604276s]     Legalizer API calls during this step: 1135561 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/24 00:29:42 604276s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=151:12:38 real=150:12:38)
[11/24 00:29:42 604276s]   Stage::DRV Fixing done. (took cpu=167:37:41 real=166:37:26)
[11/24 00:29:42 604276s]   Stage::Insertion Delay Reduction...
[11/24 00:29:42 604276s]   Removing unnecessary root buffering...
[11/24 00:29:43 604277s]     Clock DAG hash before 'Removing unnecessary root buffering': 17295838636030153435 7363415736938957834
[11/24 00:29:52 604285s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/24 00:29:52 604285s]       cell counts      : b=55281, i=0, icg=0, nicg=0, l=1, total=55282
[11/24 00:29:52 604285s]       misc counts      : r=1, pp=0
[11/24 00:29:52 604285s]       cell areas       : b=145107.864um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=159507.864um^2
[11/24 00:29:52 604285s]       cell capacitance : b=19.107pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=21.493pF
[11/24 00:29:52 604285s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/24 00:29:52 604285s]       wire capacitance : top=0.000pF, trunk=18.043pF, leaf=0.743pF, total=18.787pF
[11/24 00:29:52 604285s]       wire lengths     : top=0.000um, trunk=197218.464um, leaf=6584.370um, total=203802.834um
[11/24 00:29:52 604285s]       hp wire lengths  : top=0.000um, trunk=179017.120um, leaf=9697.235um, total=188714.355um
[11/24 00:29:52 604285s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[11/24 00:29:52 604285s]       Remaining Transition : {count=53233, worst=[0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, ...]} avg=0.003ns sd=0.004ns sum=147.548ns
[11/24 00:29:52 604285s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/24 00:29:52 604285s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/24 00:29:52 604285s]       Trunk : target=0.020ns count=51763 avg=0.023ns sd=0.004ns min=0.000ns max=0.043ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 187 <= 0.019ns, 70 <= 0.020ns} {30997 <= 0.021ns, 4716 <= 0.022ns, 5326 <= 0.024ns, 6129 <= 0.030ns, 4337 > 0.030ns}
[11/24 00:29:52 604285s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/24 00:29:52 604285s]       Leaf  : target=0.020ns count=3519 avg=0.020ns sd=0.002ns min=0.018ns max=0.038ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 681 <= 0.019ns, 1110 <= 0.020ns} {862 <= 0.021ns, 710 <= 0.022ns, 71 <= 0.024ns, 51 <= 0.030ns, 34 > 0.030ns}
[11/24 00:29:53 604286s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/24 00:29:53 604286s]        Bufs: CLKBUFX20: 7333 CLKBUFX16: 126 CLKBUFX12: 100 CLKBUFX8: 151 CLKBUFX6: 342 CLKBUFX4: 288 CLKBUFX3: 2820 CLKBUFX2: 44121 
[11/24 00:29:53 604286s]      Logics: PADDI: 1 
[11/24 00:29:53 604286s]     Clock DAG hash after 'Removing unnecessary root buffering': 17295838636030153435 7363415736938957834
[11/24 00:29:54 604287s]     Clock DAG hash after 'Removing unnecessary root buffering': 17295838636030153435 7363415736938957834
[11/24 00:29:54 604287s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/24 00:29:54 604287s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:29:54 604287s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
[11/24 00:29:54 604287s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[91][23]/CK
[11/24 00:29:54 604287s]     Skew group summary after 'Removing unnecessary root buffering':
[11/24 00:29:54 604287s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:29:54 604287s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:29:54 604287s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/24 00:29:54 604287s]   Removing unnecessary root buffering done. (took cpu=0:00:10.2 real=0:00:11.4)
[11/24 00:29:54 604287s]   Removing unconstrained drivers...
[11/24 00:29:54 604287s]     Clock DAG hash before 'Removing unconstrained drivers': 17295838636030153435 7363415736938957834
[11/24 00:30:03 604295s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/24 00:30:03 604295s]       cell counts      : b=55281, i=0, icg=0, nicg=0, l=1, total=55282
[11/24 00:30:03 604295s]       misc counts      : r=1, pp=0
[11/24 00:30:03 604295s]       cell areas       : b=145107.864um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=159507.864um^2
[11/24 00:30:03 604295s]       cell capacitance : b=19.107pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=21.493pF
[11/24 00:30:03 604295s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/24 00:30:03 604295s]       wire capacitance : top=0.000pF, trunk=18.043pF, leaf=0.743pF, total=18.787pF
[11/24 00:30:03 604295s]       wire lengths     : top=0.000um, trunk=197218.464um, leaf=6584.370um, total=203802.834um
[11/24 00:30:03 604295s]       hp wire lengths  : top=0.000um, trunk=179017.120um, leaf=9697.235um, total=188714.355um
[11/24 00:30:03 604295s]     Clock DAG net violations after 'Removing unconstrained drivers':
[11/24 00:30:03 604295s]       Remaining Transition : {count=53233, worst=[0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, ...]} avg=0.003ns sd=0.004ns sum=147.548ns
[11/24 00:30:03 604295s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/24 00:30:03 604295s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/24 00:30:03 604295s]       Trunk : target=0.020ns count=51763 avg=0.023ns sd=0.004ns min=0.000ns max=0.043ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 187 <= 0.019ns, 70 <= 0.020ns} {30997 <= 0.021ns, 4716 <= 0.022ns, 5326 <= 0.024ns, 6129 <= 0.030ns, 4337 > 0.030ns}
[11/24 00:30:03 604295s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/24 00:30:03 604295s]       Leaf  : target=0.020ns count=3519 avg=0.020ns sd=0.002ns min=0.018ns max=0.038ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 681 <= 0.019ns, 1110 <= 0.020ns} {862 <= 0.021ns, 710 <= 0.022ns, 71 <= 0.024ns, 51 <= 0.030ns, 34 > 0.030ns}
[11/24 00:30:03 604296s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/24 00:30:03 604296s]        Bufs: CLKBUFX20: 7333 CLKBUFX16: 126 CLKBUFX12: 100 CLKBUFX8: 151 CLKBUFX6: 342 CLKBUFX4: 288 CLKBUFX3: 2820 CLKBUFX2: 44121 
[11/24 00:30:03 604296s]      Logics: PADDI: 1 
[11/24 00:30:04 604296s]     Clock DAG hash after 'Removing unconstrained drivers': 17295838636030153435 7363415736938957834
[11/24 00:30:04 604297s]     Clock DAG hash after 'Removing unconstrained drivers': 17295838636030153435 7363415736938957834
[11/24 00:30:04 604297s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/24 00:30:04 604297s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:04 604297s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
[11/24 00:30:04 604297s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[91][23]/CK
[11/24 00:30:04 604297s]     Skew group summary after 'Removing unconstrained drivers':
[11/24 00:30:04 604297s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:04 604297s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:04 604297s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/24 00:30:04 604297s]   Removing unconstrained drivers done. (took cpu=0:00:10.2 real=0:00:10.5)
[11/24 00:30:08 604300s]   Reducing insertion delay 1...
[11/24 00:30:08 604300s]     Clock DAG hash before 'Reducing insertion delay 1': 17295838636030153435 7363415736938957834
[11/24 00:30:14 604306s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/24 00:30:14 604306s]       cell counts      : b=55281, i=0, icg=0, nicg=0, l=1, total=55282
[11/24 00:30:14 604306s]       misc counts      : r=1, pp=0
[11/24 00:30:14 604306s]       cell areas       : b=145107.864um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=159507.864um^2
[11/24 00:30:14 604306s]       cell capacitance : b=19.107pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=21.493pF
[11/24 00:30:14 604306s]       sink capacitance : count=3519, total=0.740pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[11/24 00:30:14 604306s]       wire capacitance : top=0.000pF, trunk=18.043pF, leaf=0.743pF, total=18.787pF
[11/24 00:30:14 604306s]       wire lengths     : top=0.000um, trunk=197218.464um, leaf=6584.370um, total=203802.834um
[11/24 00:30:14 604306s]       hp wire lengths  : top=0.000um, trunk=179017.120um, leaf=9697.235um, total=188714.355um
[11/24 00:30:14 604306s]     Clock DAG net violations after 'Reducing insertion delay 1':
[11/24 00:30:14 604306s]       Remaining Transition : {count=53233, worst=[0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.023ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, 0.022ns, ...]} avg=0.003ns sd=0.004ns sum=147.548ns
[11/24 00:30:14 604306s]       Fanout               : {count=1, worst=[3295]} avg=3295 sd=0 sum=3295
[11/24 00:30:14 604306s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/24 00:30:14 604306s]       Trunk : target=0.020ns count=51763 avg=0.023ns sd=0.004ns min=0.000ns max=0.043ns {1 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 187 <= 0.019ns, 70 <= 0.020ns} {30997 <= 0.021ns, 4716 <= 0.022ns, 5326 <= 0.024ns, 6129 <= 0.030ns, 4337 > 0.030ns}
[11/24 00:30:14 604306s]       Trunk : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[11/24 00:30:14 604306s]       Leaf  : target=0.020ns count=3519 avg=0.020ns sd=0.002ns min=0.018ns max=0.038ns {0 <= 0.012ns, 0 <= 0.016ns, 0 <= 0.018ns, 681 <= 0.019ns, 1110 <= 0.020ns} {862 <= 0.021ns, 710 <= 0.022ns, 71 <= 0.024ns, 51 <= 0.030ns, 34 > 0.030ns}
[11/24 00:30:14 604306s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/24 00:30:14 604306s]        Bufs: CLKBUFX20: 7333 CLKBUFX16: 126 CLKBUFX12: 100 CLKBUFX8: 151 CLKBUFX6: 342 CLKBUFX4: 288 CLKBUFX3: 2820 CLKBUFX2: 44121 
[11/24 00:30:14 604306s]      Logics: PADDI: 1 
[11/24 00:30:14 604306s]     Clock DAG hash after 'Reducing insertion delay 1': 17295838636030153435 7363415736938957834
[11/24 00:30:14 604306s]     Clock DAG hash after 'Reducing insertion delay 1': 17295838636030153435 7363415736938957834
[11/24 00:30:14 604306s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/24 00:30:14 604306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:14 604306s]           min path sink: risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
[11/24 00:30:14 604306s]           max path sink: risc_v_top_i_memory_rom_rom_memory_reg[91][23]/CK
[11/24 00:30:14 604306s]     Skew group summary after 'Reducing insertion delay 1':
[11/24 00:30:14 604306s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:14 604306s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=0.264, max=40.533], skew [40.269 vs 0.105*]
[11/24 00:30:14 604306s]     Legalizer API calls during this step: 8 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/24 00:30:14 604306s]   Reducing insertion delay 1 done. (took cpu=0:00:06.1 real=0:00:06.3)
[11/24 00:30:14 604306s]   Removing longest path buffering...
[11/24 00:30:15 604306s]     Clock DAG hash before 'Removing longest path buffering': 17295838636030153435 7363415736938957834
[11/24 01:42:56 608342s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
