#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000275cea19300 .scope module, "tb_riscv" "tb_riscv" 2 3;
 .timescale -9 -12;
v00000275cea7b8c0_0 .net "ALUSrc", 0 0, L_00000275cea14ba0;  1 drivers
v00000275cea7bdc0_0 .net "Branch", 0 0, L_00000275cea14350;  1 drivers
v00000275cea7ab00_0 .net "MemRead", 0 0, L_00000275cea14970;  1 drivers
v00000275cea7c0e0_0 .net "MemToReg", 0 0, L_00000275cea14c10;  1 drivers
v00000275cea7aba0_0 .net "MemWrite", 0 0, L_00000275cea14120;  1 drivers
v00000275cea7a600_0 .net "RegWrite", 0 0, L_00000275cea14890;  1 drivers
v00000275cea7b000_0 .net "Zero", 0 0, L_00000275cea13ef0;  1 drivers
v00000275cea7af60_0 .net "alu_out", 31 0, L_00000275cea145f0;  1 drivers
v00000275cea7ace0_0 .var "clk", 0 0;
v00000275cea7b280_0 .net "imm_out", 31 0, L_00000275cea146d0;  1 drivers
v00000275cea7b780_0 .net "instr_out", 31 0, L_00000275cea144a0;  1 drivers
v00000275cea7a7e0_0 .net "opcode_out", 6 0, L_00000275cea14190;  1 drivers
RS_00000275cea31e18 .resolv tri, L_00000275cea7ce30, L_00000275cea7de70;
v00000275cea7baa0_0 .net8 "pc_next", 31 0, RS_00000275cea31e18;  2 drivers
v00000275cea7a6a0_0 .net "pc_out", 31 0, L_00000275cea14900;  1 drivers
v00000275cea7a740_0 .net "rd_out", 4 0, L_00000275cea14ac0;  1 drivers
v00000275cea7bf00_0 .net "read_data_mem", 31 0, L_00000275cea14200;  1 drivers
v00000275cea7bfa0_0 .net "reg1_out", 31 0, L_00000275cea14a50;  1 drivers
v00000275cea7a9c0_0 .net "reg2_out", 31 0, L_00000275cea147b0;  1 drivers
v00000275cea7ad80_0 .net "rs1_out", 4 0, L_00000275cea14820;  1 drivers
v00000275cea7b320_0 .net "rs2_out", 4 0, L_00000275cea14510;  1 drivers
v00000275cea7c040_0 .var "rst", 0 0;
S_00000275cea1fdf0 .scope module, "DUT" "riscv_top" 2 17, 3 1 0, S_00000275cea19300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_out";
    .port_info 3 /OUTPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 32 "reg1_out";
    .port_info 7 /OUTPUT 32 "reg2_out";
    .port_info 8 /OUTPUT 32 "imm_out";
    .port_info 9 /OUTPUT 7 "opcode_out";
    .port_info 10 /OUTPUT 5 "rs1_out";
    .port_info 11 /OUTPUT 5 "rs2_out";
    .port_info 12 /OUTPUT 5 "rd_out";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 1 "ALUSrc";
    .port_info 15 /OUTPUT 1 "MemRead";
    .port_info 16 /OUTPUT 1 "MemWrite";
    .port_info 17 /OUTPUT 1 "MemToReg";
    .port_info 18 /OUTPUT 1 "Branch";
    .port_info 19 /OUTPUT 1 "Zero";
    .port_info 20 /OUTPUT 32 "read_data_mem";
L_00000275cea14b30 .functor AND 1, v00000275cea756b0_0, L_00000275cea7b820, C4<1>, C4<1>;
L_00000275cea14580 .functor AND 1, v00000275cea756b0_0, L_00000275cea7dfb0, C4<1>, C4<1>;
L_00000275cea13e80 .functor AND 1, v00000275cea756b0_0, L_00000275cea7dfb0, C4<1>, C4<1>;
L_00000275cea14900 .functor BUFZ 32, v00000275cea74850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea144a0 .functor BUFZ 32, v00000275cea747b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea145f0 .functor BUFZ 32, v00000275cea74d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea14a50 .functor BUFZ 32, L_00000275cea7b500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea147b0 .functor BUFZ 32, L_00000275cea7c400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea146d0 .functor BUFZ 32, v00000275cea745d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000275cea14190 .functor BUFZ 7, L_00000275cea7c220, C4<0000000>, C4<0000000>, C4<0000000>;
L_00000275cea14820 .functor BUFZ 5, L_00000275cea7bb40, C4<00000>, C4<00000>, C4<00000>;
L_00000275cea14510 .functor BUFZ 5, L_00000275cea7aec0, C4<00000>, C4<00000>, C4<00000>;
L_00000275cea14ac0 .functor BUFZ 5, L_00000275cea7c2c0, C4<00000>, C4<00000>, C4<00000>;
L_00000275cea14890 .functor BUFZ 1, v00000275cea76330_0, C4<0>, C4<0>, C4<0>;
L_00000275cea14ba0 .functor BUFZ 1, v00000275cea75d90_0, C4<0>, C4<0>, C4<0>;
L_00000275cea14970 .functor BUFZ 1, v00000275cea76010_0, C4<0>, C4<0>, C4<0>;
L_00000275cea14120 .functor BUFZ 1, v00000275cea75bb0_0, C4<0>, C4<0>, C4<0>;
L_00000275cea14c10 .functor BUFZ 1, v00000275cea74fd0_0, C4<0>, C4<0>, C4<0>;
L_00000275cea14350 .functor BUFZ 1, v00000275cea756b0_0, C4<0>, C4<0>, C4<0>;
L_00000275cea13ef0 .functor BUFZ 1, L_00000275cea7dfb0, C4<0>, C4<0>, C4<0>;
L_00000275cea14200 .functor BUFZ 32, v00000275cea75930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000275cea78eb0_0 .net "ALUSrc", 0 0, L_00000275cea14ba0;  alias, 1 drivers
v00000275cea78f50_0 .net "Branch", 0 0, L_00000275cea14350;  alias, 1 drivers
v00000275cea79e50_0 .net "MemRead", 0 0, L_00000275cea14970;  alias, 1 drivers
v00000275cea79090_0 .net "MemToReg", 0 0, L_00000275cea14c10;  alias, 1 drivers
v00000275cea79130_0 .net "MemWrite", 0 0, L_00000275cea14120;  alias, 1 drivers
v00000275cea79f90_0 .net "RegWrite", 0 0, L_00000275cea14890;  alias, 1 drivers
v00000275cea7a170_0 .net "Zero", 0 0, L_00000275cea13ef0;  alias, 1 drivers
L_00000275cea88248 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000275cea79950_0 .net/2u *"_ivl_0", 6 0, L_00000275cea88248;  1 drivers
L_00000275cea88290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275cea7a0d0_0 .net/2u *"_ivl_10", 31 0, L_00000275cea88290;  1 drivers
L_00000275cea882d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000275cea78910_0 .net/2u *"_ivl_14", 31 0, L_00000275cea882d8;  1 drivers
v00000275cea798b0_0 .net *"_ivl_2", 0 0, L_00000275cea7b820;  1 drivers
L_00000275cea88320 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000275cea791d0_0 .net/2u *"_ivl_28", 31 0, L_00000275cea88320;  1 drivers
v00000275cea7a030_0 .net *"_ivl_5", 0 0, L_00000275cea14b30;  1 drivers
v00000275cea7a210_0 .net *"_ivl_6", 31 0, L_00000275cea7ba00;  1 drivers
v00000275cea79c70_0 .net "alu_b", 31 0, L_00000275cea7dc90;  1 drivers
v00000275cea78e10_0 .net "alu_op", 3 0, v00000275cea0e500_0;  1 drivers
v00000275cea79270_0 .net "alu_out", 31 0, L_00000275cea145f0;  alias, 1 drivers
v00000275cea79d10_0 .net "alu_result", 31 0, v00000275cea74d50_0;  1 drivers
v00000275cea799f0_0 .net "alusrc", 0 0, v00000275cea75d90_0;  1 drivers
v00000275cea78730_0 .net "branch", 0 0, v00000275cea756b0_0;  1 drivers
v00000275cea7a2b0_0 .net "clk", 0 0, v00000275cea7ace0_0;  1 drivers
v00000275cea793b0_0 .net "data_mem_read", 31 0, v00000275cea75930_0;  1 drivers
v00000275cea79590_0 .net "funct3", 2 0, L_00000275cea7ae20;  1 drivers
v00000275cea79450_0 .net "funct7", 6 0, L_00000275cea7b960;  1 drivers
v00000275cea78b90_0 .net "imm", 31 0, v00000275cea745d0_0;  1 drivers
v00000275cea78af0_0 .net "imm_out", 31 0, L_00000275cea146d0;  alias, 1 drivers
v00000275cea7a350_0 .net "instr", 31 0, v00000275cea747b0_0;  1 drivers
v00000275cea794f0_0 .net "instr_out", 31 0, L_00000275cea144a0;  alias, 1 drivers
v00000275cea7a3f0_0 .net "mem_read", 0 0, v00000275cea76010_0;  1 drivers
v00000275cea78550_0 .net "mem_write", 0 0, v00000275cea75bb0_0;  1 drivers
v00000275cea785f0_0 .net "memtoreg", 0 0, v00000275cea74fd0_0;  1 drivers
v00000275cea78690_0 .net "opcode", 6 0, L_00000275cea7c220;  1 drivers
v00000275cea79630_0 .net "opcode_out", 6 0, L_00000275cea14190;  alias, 1 drivers
v00000275cea796d0_0 .net "pc", 31 0, v00000275cea74850_0;  1 drivers
RS_00000275cea326b8 .resolv tri, L_00000275cea7e0f0, L_00000275cea7d650;
v00000275cea787d0_0 .net8 "pc_branch", 31 0, RS_00000275cea326b8;  2 drivers
v00000275cea78870_0 .net8 "pc_next", 31 0, RS_00000275cea31e18;  alias, 2 drivers
v00000275cea789b0_0 .net "pc_out", 31 0, L_00000275cea14900;  alias, 1 drivers
RS_00000275cea32718 .resolv tri, L_00000275cea7dd30, L_00000275cea7c570;
v00000275cea78a50_0 .net8 "pc_plus4", 31 0, RS_00000275cea32718;  2 drivers
v00000275cea79770_0 .net "rd", 4 0, L_00000275cea7c2c0;  1 drivers
v00000275cea79810_0 .net "rd_out", 4 0, L_00000275cea14ac0;  alias, 1 drivers
v00000275cea79a90_0 .net "read_data_mem", 31 0, L_00000275cea14200;  alias, 1 drivers
v00000275cea7bbe0_0 .net "reg1", 31 0, L_00000275cea7b500;  1 drivers
v00000275cea7b640_0 .net "reg1_out", 31 0, L_00000275cea14a50;  alias, 1 drivers
v00000275cea7b3c0_0 .net "reg2", 31 0, L_00000275cea7c400;  1 drivers
v00000275cea7ac40_0 .net "reg2_out", 31 0, L_00000275cea147b0;  alias, 1 drivers
v00000275cea7bc80_0 .net "reg_write", 0 0, v00000275cea76330_0;  1 drivers
v00000275cea7b460_0 .net "rs1", 4 0, L_00000275cea7bb40;  1 drivers
v00000275cea7a880_0 .net "rs1_out", 4 0, L_00000275cea14820;  alias, 1 drivers
v00000275cea7a920_0 .net "rs2", 4 0, L_00000275cea7aec0;  1 drivers
v00000275cea7a560_0 .net "rs2_out", 4 0, L_00000275cea14510;  alias, 1 drivers
v00000275cea7be60_0 .net "rst", 0 0, v00000275cea7c040_0;  1 drivers
RS_00000275cea32868 .resolv tri, L_00000275cea14580, L_00000275cea13e80;
v00000275cea7aa60_0 .net8 "take_branch", 0 0, RS_00000275cea32868;  2 drivers
v00000275cea7bd20_0 .net "writeback_data", 31 0, L_00000275cea7d290;  1 drivers
v00000275cea7c180_0 .net "zero_flag", 0 0, L_00000275cea7dfb0;  1 drivers
L_00000275cea7b820 .cmp/eq 7, L_00000275cea7c220, L_00000275cea88248;
L_00000275cea7ba00 .functor MUXZ 32, L_00000275cea7c400, v00000275cea745d0_0, v00000275cea75d90_0, C4<>;
L_00000275cea7dc90 .functor MUXZ 32, L_00000275cea7ba00, L_00000275cea7c400, L_00000275cea14b30, C4<>;
L_00000275cea7dfb0 .cmp/eq 32, v00000275cea74d50_0, L_00000275cea88290;
L_00000275cea7dd30 .arith/sum 32, v00000275cea74850_0, L_00000275cea882d8;
L_00000275cea7e0f0 .arith/sum 32, v00000275cea74850_0, v00000275cea745d0_0;
L_00000275cea7ce30 .functor MUXZ 32, RS_00000275cea32718, RS_00000275cea326b8, RS_00000275cea32868, C4<>;
L_00000275cea7d290 .functor MUXZ 32, v00000275cea74d50_0, v00000275cea75930_0, v00000275cea74fd0_0, C4<>;
L_00000275cea7c570 .arith/sum 32, v00000275cea74850_0, L_00000275cea88320;
L_00000275cea7d650 .arith/sum 32, v00000275cea74850_0, v00000275cea745d0_0;
L_00000275cea7de70 .functor MUXZ 32, RS_00000275cea32718, RS_00000275cea326b8, RS_00000275cea32868, C4<>;
S_00000275ce9f72a0 .scope module, "ALU_CTRL" "alu_control" 3 52, 4 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_op";
v00000275cea0e500_0 .var "alu_op", 3 0;
v00000275cea0e960_0 .net "funct3", 2 0, L_00000275cea7ae20;  alias, 1 drivers
v00000275cea0dce0_0 .net "funct7", 6 0, L_00000275cea7b960;  alias, 1 drivers
v00000275cea0dd80_0 .net "opcode", 6 0, L_00000275cea7c220;  alias, 1 drivers
E_00000275ce9bfff0 .event anyedge, v00000275cea0dd80_0;
S_00000275ce9f7430 .scope module, "ALU_INST" "alu" 3 53, 5 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
v00000275cea75ed0_0 .net "a", 31 0, L_00000275cea7b500;  alias, 1 drivers
v00000275cea75f70_0 .net "alu_op", 3 0, v00000275cea0e500_0;  alias, 1 drivers
v00000275cea74e90_0 .net "b", 31 0, L_00000275cea7dc90;  alias, 1 drivers
v00000275cea74d50_0 .var "result", 31 0;
E_00000275ce9c03f0 .event anyedge, v00000275cea0e500_0, v00000275cea75ed0_0, v00000275cea74e90_0;
S_00000275ce9e4d20 .scope module, "CTRL" "control" 3 34, 6 2 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "Branch";
v00000275cea75d90_0 .var "ALUSrc", 0 0;
v00000275cea756b0_0 .var "Branch", 0 0;
v00000275cea76010_0 .var "MemRead", 0 0;
v00000275cea74fd0_0 .var "MemToReg", 0 0;
v00000275cea75bb0_0 .var "MemWrite", 0 0;
v00000275cea76330_0 .var "RegWrite", 0 0;
v00000275cea75110_0 .net "opcode", 6 0, L_00000275cea7c220;  alias, 1 drivers
S_00000275ce9e4eb0 .scope module, "DEC" "decoder" 3 30, 7 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
v00000275cea760b0_0 .net "funct3", 2 0, L_00000275cea7ae20;  alias, 1 drivers
v00000275cea74df0_0 .net "funct7", 6 0, L_00000275cea7b960;  alias, 1 drivers
v00000275cea75e30_0 .net "instr", 31 0, v00000275cea747b0_0;  alias, 1 drivers
v00000275cea75b10_0 .net "opcode", 6 0, L_00000275cea7c220;  alias, 1 drivers
v00000275cea76150_0 .net "rd", 4 0, L_00000275cea7c2c0;  alias, 1 drivers
v00000275cea74c10_0 .net "rs1", 4 0, L_00000275cea7bb40;  alias, 1 drivers
v00000275cea75610_0 .net "rs2", 4 0, L_00000275cea7aec0;  alias, 1 drivers
L_00000275cea7c220 .part v00000275cea747b0_0, 0, 7;
L_00000275cea7c2c0 .part v00000275cea747b0_0, 7, 5;
L_00000275cea7ae20 .part v00000275cea747b0_0, 12, 3;
L_00000275cea7bb40 .part v00000275cea747b0_0, 15, 5;
L_00000275cea7aec0 .part v00000275cea747b0_0, 20, 5;
L_00000275cea7b960 .part v00000275cea747b0_0, 25, 7;
S_00000275ce9dfd90 .scope module, "DMEM" "data_mem" 3 64, 8 2 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v00000275cea751b0_0 .net "MemRead", 0 0, v00000275cea76010_0;  alias, 1 drivers
v00000275cea748f0_0 .net "MemWrite", 0 0, v00000275cea75bb0_0;  alias, 1 drivers
v00000275cea74b70_0 .net "addr", 31 0, v00000275cea74d50_0;  alias, 1 drivers
v00000275cea75390_0 .net "clk", 0 0, v00000275cea7ace0_0;  alias, 1 drivers
v00000275cea74710_0 .var/i "i", 31 0;
v00000275cea761f0 .array "mem", 63 0, 31 0;
v00000275cea75930_0 .var "read_data", 31 0;
v00000275cea76290_0 .net "word_addr", 5 0, L_00000275cea7d150;  1 drivers
v00000275cea763d0_0 .net "write_data", 31 0, L_00000275cea7c400;  alias, 1 drivers
E_00000275ce9c0770 .event posedge, v00000275cea75390_0;
v00000275cea761f0_0 .array/port v00000275cea761f0, 0;
v00000275cea761f0_1 .array/port v00000275cea761f0, 1;
E_00000275ce9c0930/0 .event anyedge, v00000275cea76010_0, v00000275cea76290_0, v00000275cea761f0_0, v00000275cea761f0_1;
v00000275cea761f0_2 .array/port v00000275cea761f0, 2;
v00000275cea761f0_3 .array/port v00000275cea761f0, 3;
v00000275cea761f0_4 .array/port v00000275cea761f0, 4;
v00000275cea761f0_5 .array/port v00000275cea761f0, 5;
E_00000275ce9c0930/1 .event anyedge, v00000275cea761f0_2, v00000275cea761f0_3, v00000275cea761f0_4, v00000275cea761f0_5;
v00000275cea761f0_6 .array/port v00000275cea761f0, 6;
v00000275cea761f0_7 .array/port v00000275cea761f0, 7;
v00000275cea761f0_8 .array/port v00000275cea761f0, 8;
v00000275cea761f0_9 .array/port v00000275cea761f0, 9;
E_00000275ce9c0930/2 .event anyedge, v00000275cea761f0_6, v00000275cea761f0_7, v00000275cea761f0_8, v00000275cea761f0_9;
v00000275cea761f0_10 .array/port v00000275cea761f0, 10;
v00000275cea761f0_11 .array/port v00000275cea761f0, 11;
v00000275cea761f0_12 .array/port v00000275cea761f0, 12;
v00000275cea761f0_13 .array/port v00000275cea761f0, 13;
E_00000275ce9c0930/3 .event anyedge, v00000275cea761f0_10, v00000275cea761f0_11, v00000275cea761f0_12, v00000275cea761f0_13;
v00000275cea761f0_14 .array/port v00000275cea761f0, 14;
v00000275cea761f0_15 .array/port v00000275cea761f0, 15;
v00000275cea761f0_16 .array/port v00000275cea761f0, 16;
v00000275cea761f0_17 .array/port v00000275cea761f0, 17;
E_00000275ce9c0930/4 .event anyedge, v00000275cea761f0_14, v00000275cea761f0_15, v00000275cea761f0_16, v00000275cea761f0_17;
v00000275cea761f0_18 .array/port v00000275cea761f0, 18;
v00000275cea761f0_19 .array/port v00000275cea761f0, 19;
v00000275cea761f0_20 .array/port v00000275cea761f0, 20;
v00000275cea761f0_21 .array/port v00000275cea761f0, 21;
E_00000275ce9c0930/5 .event anyedge, v00000275cea761f0_18, v00000275cea761f0_19, v00000275cea761f0_20, v00000275cea761f0_21;
v00000275cea761f0_22 .array/port v00000275cea761f0, 22;
v00000275cea761f0_23 .array/port v00000275cea761f0, 23;
v00000275cea761f0_24 .array/port v00000275cea761f0, 24;
v00000275cea761f0_25 .array/port v00000275cea761f0, 25;
E_00000275ce9c0930/6 .event anyedge, v00000275cea761f0_22, v00000275cea761f0_23, v00000275cea761f0_24, v00000275cea761f0_25;
v00000275cea761f0_26 .array/port v00000275cea761f0, 26;
v00000275cea761f0_27 .array/port v00000275cea761f0, 27;
v00000275cea761f0_28 .array/port v00000275cea761f0, 28;
v00000275cea761f0_29 .array/port v00000275cea761f0, 29;
E_00000275ce9c0930/7 .event anyedge, v00000275cea761f0_26, v00000275cea761f0_27, v00000275cea761f0_28, v00000275cea761f0_29;
v00000275cea761f0_30 .array/port v00000275cea761f0, 30;
v00000275cea761f0_31 .array/port v00000275cea761f0, 31;
v00000275cea761f0_32 .array/port v00000275cea761f0, 32;
v00000275cea761f0_33 .array/port v00000275cea761f0, 33;
E_00000275ce9c0930/8 .event anyedge, v00000275cea761f0_30, v00000275cea761f0_31, v00000275cea761f0_32, v00000275cea761f0_33;
v00000275cea761f0_34 .array/port v00000275cea761f0, 34;
v00000275cea761f0_35 .array/port v00000275cea761f0, 35;
v00000275cea761f0_36 .array/port v00000275cea761f0, 36;
v00000275cea761f0_37 .array/port v00000275cea761f0, 37;
E_00000275ce9c0930/9 .event anyedge, v00000275cea761f0_34, v00000275cea761f0_35, v00000275cea761f0_36, v00000275cea761f0_37;
v00000275cea761f0_38 .array/port v00000275cea761f0, 38;
v00000275cea761f0_39 .array/port v00000275cea761f0, 39;
v00000275cea761f0_40 .array/port v00000275cea761f0, 40;
v00000275cea761f0_41 .array/port v00000275cea761f0, 41;
E_00000275ce9c0930/10 .event anyedge, v00000275cea761f0_38, v00000275cea761f0_39, v00000275cea761f0_40, v00000275cea761f0_41;
v00000275cea761f0_42 .array/port v00000275cea761f0, 42;
v00000275cea761f0_43 .array/port v00000275cea761f0, 43;
v00000275cea761f0_44 .array/port v00000275cea761f0, 44;
v00000275cea761f0_45 .array/port v00000275cea761f0, 45;
E_00000275ce9c0930/11 .event anyedge, v00000275cea761f0_42, v00000275cea761f0_43, v00000275cea761f0_44, v00000275cea761f0_45;
v00000275cea761f0_46 .array/port v00000275cea761f0, 46;
v00000275cea761f0_47 .array/port v00000275cea761f0, 47;
v00000275cea761f0_48 .array/port v00000275cea761f0, 48;
v00000275cea761f0_49 .array/port v00000275cea761f0, 49;
E_00000275ce9c0930/12 .event anyedge, v00000275cea761f0_46, v00000275cea761f0_47, v00000275cea761f0_48, v00000275cea761f0_49;
v00000275cea761f0_50 .array/port v00000275cea761f0, 50;
v00000275cea761f0_51 .array/port v00000275cea761f0, 51;
v00000275cea761f0_52 .array/port v00000275cea761f0, 52;
v00000275cea761f0_53 .array/port v00000275cea761f0, 53;
E_00000275ce9c0930/13 .event anyedge, v00000275cea761f0_50, v00000275cea761f0_51, v00000275cea761f0_52, v00000275cea761f0_53;
v00000275cea761f0_54 .array/port v00000275cea761f0, 54;
v00000275cea761f0_55 .array/port v00000275cea761f0, 55;
v00000275cea761f0_56 .array/port v00000275cea761f0, 56;
v00000275cea761f0_57 .array/port v00000275cea761f0, 57;
E_00000275ce9c0930/14 .event anyedge, v00000275cea761f0_54, v00000275cea761f0_55, v00000275cea761f0_56, v00000275cea761f0_57;
v00000275cea761f0_58 .array/port v00000275cea761f0, 58;
v00000275cea761f0_59 .array/port v00000275cea761f0, 59;
v00000275cea761f0_60 .array/port v00000275cea761f0, 60;
v00000275cea761f0_61 .array/port v00000275cea761f0, 61;
E_00000275ce9c0930/15 .event anyedge, v00000275cea761f0_58, v00000275cea761f0_59, v00000275cea761f0_60, v00000275cea761f0_61;
v00000275cea761f0_62 .array/port v00000275cea761f0, 62;
v00000275cea761f0_63 .array/port v00000275cea761f0, 63;
E_00000275ce9c0930/16 .event anyedge, v00000275cea761f0_62, v00000275cea761f0_63;
E_00000275ce9c0930 .event/or E_00000275ce9c0930/0, E_00000275ce9c0930/1, E_00000275ce9c0930/2, E_00000275ce9c0930/3, E_00000275ce9c0930/4, E_00000275ce9c0930/5, E_00000275ce9c0930/6, E_00000275ce9c0930/7, E_00000275ce9c0930/8, E_00000275ce9c0930/9, E_00000275ce9c0930/10, E_00000275ce9c0930/11, E_00000275ce9c0930/12, E_00000275ce9c0930/13, E_00000275ce9c0930/14, E_00000275ce9c0930/15, E_00000275ce9c0930/16;
L_00000275cea7d150 .part v00000275cea74d50_0, 2, 6;
S_00000275ce9df7d0 .scope module, "IMEM" "instr_mem" 3 27, 9 2 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v00000275cea74f30_0 .net "addr", 31 0, v00000275cea74850_0;  alias, 1 drivers
v00000275cea747b0_0 .var "instr", 31 0;
v00000275cea74670 .array "rom", 15 0, 31 0;
v00000275cea74670_0 .array/port v00000275cea74670, 0;
v00000275cea74670_1 .array/port v00000275cea74670, 1;
v00000275cea74670_2 .array/port v00000275cea74670, 2;
E_00000275ce9c0a30/0 .event anyedge, v00000275cea74f30_0, v00000275cea74670_0, v00000275cea74670_1, v00000275cea74670_2;
v00000275cea74670_3 .array/port v00000275cea74670, 3;
v00000275cea74670_4 .array/port v00000275cea74670, 4;
v00000275cea74670_5 .array/port v00000275cea74670, 5;
v00000275cea74670_6 .array/port v00000275cea74670, 6;
E_00000275ce9c0a30/1 .event anyedge, v00000275cea74670_3, v00000275cea74670_4, v00000275cea74670_5, v00000275cea74670_6;
v00000275cea74670_7 .array/port v00000275cea74670, 7;
v00000275cea74670_8 .array/port v00000275cea74670, 8;
v00000275cea74670_9 .array/port v00000275cea74670, 9;
v00000275cea74670_10 .array/port v00000275cea74670, 10;
E_00000275ce9c0a30/2 .event anyedge, v00000275cea74670_7, v00000275cea74670_8, v00000275cea74670_9, v00000275cea74670_10;
v00000275cea74670_11 .array/port v00000275cea74670, 11;
v00000275cea74670_12 .array/port v00000275cea74670, 12;
v00000275cea74670_13 .array/port v00000275cea74670, 13;
v00000275cea74670_14 .array/port v00000275cea74670, 14;
E_00000275ce9c0a30/3 .event anyedge, v00000275cea74670_11, v00000275cea74670_12, v00000275cea74670_13, v00000275cea74670_14;
v00000275cea74670_15 .array/port v00000275cea74670, 15;
E_00000275ce9c0a30/4 .event anyedge, v00000275cea74670_15;
E_00000275ce9c0a30 .event/or E_00000275ce9c0a30/0, E_00000275ce9c0a30/1, E_00000275ce9c0a30/2, E_00000275ce9c0a30/3, E_00000275ce9c0a30/4;
S_00000275ce9d9160 .scope module, "IMMG" "imm_gen" 3 45, 10 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "imm";
v00000275cea745d0_0 .var "imm", 31 0;
v00000275cea75070_0 .net "instr", 31 0, v00000275cea747b0_0;  alias, 1 drivers
v00000275cea75750_0 .net "opcode", 6 0, L_00000275cea7c220;  alias, 1 drivers
E_00000275ce9c0d70 .event anyedge, v00000275cea0dd80_0, v00000275cea75e30_0;
S_00000275ce9d92f0 .scope module, "PC" "pc_module" 3 26, 11 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v00000275cea74530_0 .net "clk", 0 0, v00000275cea7ace0_0;  alias, 1 drivers
v00000275cea74850_0 .var "pc", 31 0;
v00000275cea75250_0 .net8 "pc_next", 31 0, RS_00000275cea31e18;  alias, 2 drivers
v00000275cea752f0_0 .net "rst", 0 0, v00000275cea7c040_0;  alias, 1 drivers
E_00000275ce9c1ab0 .event posedge, v00000275cea752f0_0, v00000275cea75390_0;
S_00000275ce9d3d20 .scope module, "RF" "regfile" 3 40, 12 1 0, S_00000275cea1fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_00000275cea88098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000275cea74990_0 .net/2u *"_ivl_0", 4 0, L_00000275cea88098;  1 drivers
L_00000275cea88128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275cea75430_0 .net *"_ivl_11", 1 0, L_00000275cea88128;  1 drivers
L_00000275cea88170 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000275cea754d0_0 .net/2u *"_ivl_14", 4 0, L_00000275cea88170;  1 drivers
v00000275cea74a30_0 .net *"_ivl_16", 0 0, L_00000275cea7b5a0;  1 drivers
L_00000275cea881b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275cea74ad0_0 .net/2u *"_ivl_18", 31 0, L_00000275cea881b8;  1 drivers
v00000275cea74cb0_0 .net *"_ivl_2", 0 0, L_00000275cea7b0a0;  1 drivers
v00000275cea75570_0 .net *"_ivl_20", 31 0, L_00000275cea7b6e0;  1 drivers
v00000275cea757f0_0 .net *"_ivl_22", 6 0, L_00000275cea7c360;  1 drivers
L_00000275cea88200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000275cea75890_0 .net *"_ivl_25", 1 0, L_00000275cea88200;  1 drivers
L_00000275cea880e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000275cea759d0_0 .net/2u *"_ivl_4", 31 0, L_00000275cea880e0;  1 drivers
v00000275cea75a70_0 .net *"_ivl_6", 31 0, L_00000275cea7b140;  1 drivers
v00000275cea75c50_0 .net *"_ivl_8", 6 0, L_00000275cea7b1e0;  1 drivers
v00000275cea75cf0_0 .net "clk", 0 0, v00000275cea7ace0_0;  alias, 1 drivers
v00000275cea78c30_0 .var/i "i", 31 0;
v00000275cea79bd0_0 .net "rd", 4 0, L_00000275cea7c2c0;  alias, 1 drivers
v00000275cea78ff0_0 .net "read_data1", 31 0, L_00000275cea7b500;  alias, 1 drivers
v00000275cea79ef0_0 .net "read_data2", 31 0, L_00000275cea7c400;  alias, 1 drivers
v00000275cea78d70_0 .net "reg_write", 0 0, v00000275cea76330_0;  alias, 1 drivers
v00000275cea79310 .array "registers", 0 31, 31 0;
v00000275cea79db0_0 .net "rs1", 4 0, L_00000275cea7bb40;  alias, 1 drivers
v00000275cea78cd0_0 .net "rs2", 4 0, L_00000275cea7aec0;  alias, 1 drivers
v00000275cea79b30_0 .net "write_data", 31 0, L_00000275cea7d290;  alias, 1 drivers
L_00000275cea7b0a0 .cmp/eq 5, L_00000275cea7bb40, L_00000275cea88098;
L_00000275cea7b140 .array/port v00000275cea79310, L_00000275cea7b1e0;
L_00000275cea7b1e0 .concat [ 5 2 0 0], L_00000275cea7bb40, L_00000275cea88128;
L_00000275cea7b500 .functor MUXZ 32, L_00000275cea7b140, L_00000275cea880e0, L_00000275cea7b0a0, C4<>;
L_00000275cea7b5a0 .cmp/eq 5, L_00000275cea7aec0, L_00000275cea88170;
L_00000275cea7b6e0 .array/port v00000275cea79310, L_00000275cea7c360;
L_00000275cea7c360 .concat [ 5 2 0 0], L_00000275cea7aec0, L_00000275cea88200;
L_00000275cea7c400 .functor MUXZ 32, L_00000275cea7b6e0, L_00000275cea881b8, L_00000275cea7b5a0, C4<>;
    .scope S_00000275ce9d92f0;
T_0 ;
    %wait E_00000275ce9c1ab0;
    %load/vec4 v00000275cea752f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000275cea74850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000275cea75250_0;
    %assign/vec4 v00000275cea74850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000275ce9df7d0;
T_1 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %pushi/vec4 2131043, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %pushi/vec4 1048979, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %pushi/vec4 9437587, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000275cea74670, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000275ce9df7d0;
T_2 ;
    %wait E_00000275ce9c0a30;
    %load/vec4 v00000275cea74f30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000275cea74670, 4;
    %store/vec4 v00000275cea747b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000275ce9e4d20;
T_3 ;
    %wait E_00000275ce9bfff0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea76010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea75bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea74fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea756b0_0, 0, 1;
    %load/vec4 v00000275cea75110_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea76010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea74fd0_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea75bb0_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea76330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea75d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea756b0_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000275ce9d3d20;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275cea78c30_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000275cea78c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000275cea78c30_0;
    %store/vec4a v00000275cea79310, 4, 0;
    %load/vec4 v00000275cea78c30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275cea78c30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000275ce9d3d20;
T_5 ;
    %wait E_00000275ce9c0770;
    %load/vec4 v00000275cea78d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000275cea79bd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000275cea79b30_0;
    %load/vec4 v00000275cea79bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275cea79310, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000275ce9d9160;
T_6 ;
    %wait E_00000275ce9c0d70;
    %load/vec4 v00000275cea75750_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275cea745d0_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000275cea75070_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000275cea745d0_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000275cea75070_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000275cea745d0_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000275cea75070_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000275cea75070_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000275cea745d0_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000275cea75070_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000275cea75070_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000275cea75070_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000275cea745d0_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000275ce9f72a0;
T_7 ;
    %wait E_00000275ce9bfff0;
    %load/vec4 v00000275cea0dd80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000275cea0e500_0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000275ce9f7430;
T_8 ;
    %wait E_00000275ce9c03f0;
    %load/vec4 v00000275cea75f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v00000275cea75ed0_0;
    %load/vec4 v00000275cea74e90_0;
    %add;
    %store/vec4 v00000275cea74d50_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v00000275cea75ed0_0;
    %load/vec4 v00000275cea74e90_0;
    %add;
    %store/vec4 v00000275cea74d50_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000275cea75ed0_0;
    %load/vec4 v00000275cea74e90_0;
    %sub;
    %store/vec4 v00000275cea74d50_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000275ce9dfd90;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275cea74710_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000275cea74710_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000275cea74710_0;
    %store/vec4a v00000275cea761f0, 4, 0;
    %load/vec4 v00000275cea74710_0;
    %addi 1, 0, 32;
    %store/vec4 v00000275cea74710_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000275ce9dfd90;
T_10 ;
    %wait E_00000275ce9c0930;
    %load/vec4 v00000275cea751b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000275cea76290_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000275cea761f0, 4;
    %store/vec4 v00000275cea75930_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000275cea75930_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000275ce9dfd90;
T_11 ;
    %wait E_00000275ce9c0770;
    %load/vec4 v00000275cea748f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000275cea763d0_0;
    %load/vec4 v00000275cea76290_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000275cea761f0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000275cea19300;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea7ace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000275cea7c040_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000275cea19300;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v00000275cea7ace0_0;
    %inv;
    %store/vec4 v00000275cea7ace0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000275cea19300;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "riscv_day3.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000275cea19300 {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000275cea19300;
T_15 ;
    %vpi_call 2 42 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call 2 43 "$display", "\342\225\221 DAY 3: CONTROL + BRANCH TEST \342\225\221" {0 0 0};
    %vpi_call 2 44 "$display", "\342\225\221 Expect: x1=5, x2=5, x3=9 (NOT 1)  \342\225\221" {0 0 0};
    %vpi_call 2 45 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275cea7c040_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000275ce9c0770;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$display", "\012\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call 2 53 "$display", "\342\225\221 TEST COMPLETE - Check GTKWave \342\225\221" {0 0 0};
    %vpi_call 2 54 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000275cea19300;
T_16 ;
    %wait E_00000275ce9c0770;
    %load/vec4 v00000275cea7c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 61 "$display", "t=%0t | PC=0x%02h | opcode=%2d | instr=0x%h | ALU=0x%h | Zero=%b | Branch=%b | RegWr=%b", $time, &PV<v00000275cea7a6a0_0, 0, 8>, v00000275cea7a7e0_0, v00000275cea7b780_0, v00000275cea7af60_0, v00000275cea7b000_0, v00000275cea7bdc0_0, v00000275cea7a600_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000275cea19300;
T_17 ;
    %wait E_00000275ce9c0770;
    %load/vec4 v00000275cea7c040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v00000275cea7a6a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 69 "$display", "  \342\206\222 x1=%d, x2=%d, x3=%d, RegWrite=%b, rd=%d", &A<v00000275cea79310, 1>, &A<v00000275cea79310, 2>, &A<v00000275cea79310, 3>, v00000275cea7a600_0, v00000275cea7a740_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000275cea19300;
T_18 ;
    %wait E_00000275ce9c0770;
    %load/vec4 v00000275cea7c040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v00000275cea7bdc0_0;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000275cea7a6a0_0;
    %load/vec4 v00000275cea7b280_0;
    %add;
    %vpi_call 2 77 "$display", "BEQ: pc=0x%h imm=0x%h pc_branch=0x%h", v00000275cea7a6a0_0, v00000275cea7b280_0, S<0,vec4,u32> {1 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_riscv.v";
    "riscv_top.v";
    "alu_control.v";
    "alu.v";
    "control.v";
    "decoder.v";
    "data_mem.v";
    "instr_mem.v";
    "imm_gen.v";
    "pc_module.v";
    "regfile.v";
