{
	"author": [
		"Tzi-cker Chiueh",
		"Prashant Pradhan"
	],
	"booktitle": "Proceedings of the Sixth International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2000",
	"dblpkey": "conf/hpca/ChiuehP00",
	"doi": "10.1109/HPCA.2000.824369",
	"ee": [
		"http://dx.doi.org/10.1109/HPCA.2000.824369",
		"http://doi.ieeecomputersociety.org/10.1109/HPCA.2000.824369"
	],
	"pages": "409-418",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"cach",
		"memori",
		"design",
		"for",
		"network",
		"processor"
	],
	"tag": [
		"design",
		"memory management",
		"network"
	],
	"title": "Cache Memory Design for Network Processors",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2000
}