--------------- Build Started: 01/06/2025 22:28:16 Project: PSoC 5LP CY8CKIT-101, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\xtx\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\GitProject\SheepMIDI\PSoC 5LP CY8CKIT-101.cydsn\PSoC 5LP CY8CKIT-101.cyprj" -d CY8C5868AXI-LP035 -s "C:\GitProject\SheepMIDI\PSoC 5LP CY8CKIT-101.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: VDAC8. System VDDA voltage is set less than the voltage range of
        VDAC, the actual range of the VDAC will be 0V to VDDA.
 * C:\GitProject\SheepMIDI\PSoC 5LP CY8CKIT-101.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC8)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 10 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\, \LCD_Char:LCDPort(0)\, \LCD_Char:LCDPort(1)\, \LCD_Char:LCDPort(2)\, \LCD_Char:LCDPort(3)\, \LCD_Char:LCDPort(4)\, \LCD_Char:LCDPort(5)\, \LCD_Char:LCDPort(6)\, \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\
Analog Placement...
Info: apr.M0002: Analog signal "\LCD_Seg:Net_250_0\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg:Net_250_1\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg:Net_250_2\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg:Net_250_3\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg:Net_250_4\" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 66% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 01/06/2025 22:28:28 ---------------
