[2021-09-09 10:05:04,229]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 10:05:04,229]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:04,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; ".

Peak memory: 14614528 bytes

[2021-09-09 10:05:04,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:05,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 10:05:05,064]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 10:05:05,064]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:05,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :227
score:100
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :169
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9666560 bytes

[2021-09-09 10:05:05,125]mapper_test.py:220:[INFO]: area: 227 level: 5
[2021-09-09 12:05:49,270]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 12:05:49,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:05:50,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 12:05:50,052]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:05:50,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35180544 bytes

[2021-09-09 12:05:50,205]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 12:05:50,205]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:05:52,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :282
score:100
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :169
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18563072 bytes

[2021-09-09 12:05:52,341]mapper_test.py:220:[INFO]: area: 227 level: 5
[2021-09-09 13:35:40,765]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 13:35:40,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:35:41,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; ".

Peak memory: 14516224 bytes

[2021-09-09 13:35:41,512]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:35:41,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35254272 bytes

[2021-09-09 13:35:41,685]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 13:35:41,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:35:43,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :282
score:100
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :169
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18472960 bytes

[2021-09-09 13:35:43,654]mapper_test.py:220:[INFO]: area: 227 level: 5
[2021-09-09 15:09:05,725]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 15:09:05,725]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:05,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:05,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35106816 bytes

[2021-09-09 15:09:05,873]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 15:09:05,873]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:08,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18628608 bytes

[2021-09-09 15:09:08,058]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-09 15:38:09,769]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 15:38:09,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:09,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:09,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35356672 bytes

[2021-09-09 15:38:09,920]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 15:38:09,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:12,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18366464 bytes

[2021-09-09 15:38:12,103]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-09 16:16:13,330]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 16:16:13,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:13,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:13,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35352576 bytes

[2021-09-09 16:16:13,514]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 16:16:13,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:15,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18489344 bytes

[2021-09-09 16:16:15,724]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-09 16:50:57,397]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 16:50:57,398]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:57,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:57,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35045376 bytes

[2021-09-09 16:50:57,544]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 16:50:57,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:59,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18305024 bytes

[2021-09-09 16:50:59,792]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-09 17:27:17,741]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-09 17:27:17,741]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:17,741]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:17,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35254272 bytes

[2021-09-09 17:27:17,925]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-09 17:27:17,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:20,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18403328 bytes

[2021-09-09 17:27:20,113]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-13 23:31:56,672]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-13 23:31:56,673]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:56,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:56,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34852864 bytes

[2021-09-13 23:31:56,865]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-13 23:31:56,865]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:58,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :423
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 15847424 bytes

[2021-09-13 23:31:58,820]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-13 23:42:43,368]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-13 23:42:43,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:43,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:43,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34816000 bytes

[2021-09-13 23:42:43,503]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-13 23:42:43,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:43,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9232384 bytes

[2021-09-13 23:42:43,573]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-14 09:01:51,919]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-14 09:01:51,919]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:51,919]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:52,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34844672 bytes

[2021-09-14 09:01:52,101]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-14 09:01:52,102]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:54,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18477056 bytes

[2021-09-14 09:01:54,075]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-14 09:21:41,557]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-14 09:21:41,557]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:41,557]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:41,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34926592 bytes

[2021-09-14 09:21:41,694]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-14 09:21:41,694]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:41,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9842688 bytes

[2021-09-14 09:21:41,762]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-15 15:35:02,994]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-15 15:35:02,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:02,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:03,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34746368 bytes

[2021-09-15 15:35:03,166]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-15 15:35:03,167]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:04,910]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 16113664 bytes

[2021-09-15 15:35:04,911]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-15 15:55:00,939]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-15 15:55:00,939]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:00,939]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:01,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35024896 bytes

[2021-09-15 15:55:01,060]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-15 15:55:01,060]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:01,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9302016 bytes

[2021-09-15 15:55:01,120]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-18 14:05:32,000]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-18 14:05:32,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:32,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:32,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34754560 bytes

[2021-09-18 14:05:32,130]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-18 14:05:32,130]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:33,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 18079744 bytes

[2021-09-18 14:05:33,925]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-18 16:30:05,754]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-18 16:30:05,755]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:05,755]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:05,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35033088 bytes

[2021-09-18 16:30:05,880]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-18 16:30:05,880]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:07,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13385728 bytes

[2021-09-18 16:30:07,621]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-22 08:59:51,397]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-22 08:59:51,398]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:51,398]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:51,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34734080 bytes

[2021-09-22 08:59:51,524]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-22 08:59:51,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:52,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12972032 bytes

[2021-09-22 08:59:52,450]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-22 11:28:45,162]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-22 11:28:45,162]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:45,162]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:45,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34934784 bytes

[2021-09-22 11:28:45,335]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-22 11:28:45,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:47,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13234176 bytes

[2021-09-22 11:28:47,133]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-23 16:47:53,072]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-23 16:47:53,072]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:53,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:53,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34742272 bytes

[2021-09-23 16:47:53,198]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-23 16:47:53,198]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:54,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13864960 bytes

[2021-09-23 16:47:54,945]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-23 17:10:49,329]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-23 17:10:49,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:49,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:49,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34947072 bytes

[2021-09-23 17:10:49,454]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-23 17:10:49,454]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:51,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13344768 bytes

[2021-09-23 17:10:51,253]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-23 18:12:27,061]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-23 18:12:27,061]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:27,061]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:27,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34770944 bytes

[2021-09-23 18:12:27,186]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-23 18:12:27,186]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:28,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13836288 bytes

[2021-09-23 18:12:28,926]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-27 16:39:33,985]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-27 16:39:33,986]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:33,986]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:34,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34918400 bytes

[2021-09-27 16:39:34,157]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-27 16:39:34,157]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:35,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13721600 bytes

[2021-09-27 16:39:35,968]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-27 17:46:17,686]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-27 17:46:17,686]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:17,686]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:17,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34844672 bytes

[2021-09-27 17:46:17,811]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-27 17:46:17,812]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:19,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
balancing!
	current map manager:
		current min nodes:742
		current min depth:10
rewriting!
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13688832 bytes

[2021-09-27 17:46:19,558]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-28 02:12:31,235]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-28 02:12:31,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:31,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:31,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34824192 bytes

[2021-09-28 02:12:31,418]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-28 02:12:31,418]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:33,236]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 14008320 bytes

[2021-09-28 02:12:33,236]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-28 16:51:53,114]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-28 16:51:53,115]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:53,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:53,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34775040 bytes

[2021-09-28 16:51:53,289]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-28 16:51:53,290]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:55,031]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 13279232 bytes

[2021-09-28 16:51:55,032]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-09-28 17:30:55,544]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-09-28 17:30:55,544]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:55,544]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:55,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34693120 bytes

[2021-09-28 17:30:55,671]mapper_test.py:156:[INFO]: area: 209 level: 5
[2021-09-28 17:30:55,671]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:57,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 14815232 bytes

[2021-09-28 17:30:57,377]mapper_test.py:220:[INFO]: area: 377 level: 5
[2021-10-09 10:43:08,127]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-09 10:43:08,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:08,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:08,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35221504 bytes

[2021-10-09 10:43:08,253]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-09 10:43:08,254]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:08,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9318400 bytes

[2021-10-09 10:43:08,395]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-09 11:25:40,447]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-09 11:25:40,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:40,447]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:40,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34906112 bytes

[2021-10-09 11:25:40,574]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-09 11:25:40,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:40,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 8941568 bytes

[2021-10-09 11:25:40,708]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-09 16:33:43,863]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-09 16:33:43,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:43,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:43,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34836480 bytes

[2021-10-09 16:33:43,986]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-09 16:33:43,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:44,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 11911168 bytes

[2021-10-09 16:33:44,907]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-09 16:50:47,243]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-09 16:50:47,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:47,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:47,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34922496 bytes

[2021-10-09 16:50:47,368]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-09 16:50:47,369]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:48,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-10-09 16:50:48,235]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-12 11:02:19,569]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-12 11:02:19,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:19,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:19,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34959360 bytes

[2021-10-12 11:02:19,745]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-12 11:02:19,746]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:21,609]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12603392 bytes

[2021-10-12 11:02:21,610]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-12 11:19:58,041]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-12 11:19:58,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:58,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:58,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34885632 bytes

[2021-10-12 11:19:58,174]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-12 11:19:58,174]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:58,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 8806400 bytes

[2021-10-12 11:19:58,324]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-12 13:37:48,323]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-12 13:37:48,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:48,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:48,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34791424 bytes

[2021-10-12 13:37:48,511]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-12 13:37:48,512]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:50,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12550144 bytes

[2021-10-12 13:37:50,377]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-12 15:08:27,203]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-12 15:08:27,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:27,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:27,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34689024 bytes

[2021-10-12 15:08:27,385]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-12 15:08:27,385]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:29,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12922880 bytes

[2021-10-12 15:08:29,216]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-12 18:53:26,552]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-12 18:53:26,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:26,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:26,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34779136 bytes

[2021-10-12 18:53:26,681]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-12 18:53:26,682]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:28,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12931072 bytes

[2021-10-12 18:53:28,567]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-18 11:46:58,058]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-18 11:46:58,059]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:58,059]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:58,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34795520 bytes

[2021-10-18 11:46:58,187]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-18 11:46:58,187]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:00,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12759040 bytes

[2021-10-18 11:47:00,011]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-18 12:04:31,691]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-18 12:04:31,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:31,692]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:31,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34873344 bytes

[2021-10-18 12:04:31,867]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-18 12:04:31,867]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:31,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 7200768 bytes

[2021-10-18 12:04:31,921]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-19 14:12:27,661]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-19 14:12:27,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:27,662]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:27,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34983936 bytes

[2021-10-19 14:12:27,791]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-19 14:12:27,791]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:27,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 7168000 bytes

[2021-10-19 14:12:27,837]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-22 13:35:04,887]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-22 13:35:04,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:04,887]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:05,060]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34791424 bytes

[2021-10-22 13:35:05,063]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-22 13:35:05,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:05,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 10027008 bytes

[2021-10-22 13:35:05,221]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-22 13:55:57,683]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-22 13:55:57,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:57,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:57,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34742272 bytes

[2021-10-22 13:55:57,859]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-22 13:55:57,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:58,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 9977856 bytes

[2021-10-22 13:55:58,017]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-22 14:02:48,820]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-22 14:02:48,820]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:48,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:48,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34717696 bytes

[2021-10-22 14:02:48,950]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-22 14:02:48,950]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:48,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 7208960 bytes

[2021-10-22 14:02:48,998]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-22 14:06:09,787]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-22 14:06:09,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:09,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:09,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35033088 bytes

[2021-10-22 14:06:09,962]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-22 14:06:09,963]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:10,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 7225344 bytes

[2021-10-22 14:06:10,008]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-23 13:36:22,743]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-23 13:36:22,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:22,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:22,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34820096 bytes

[2021-10-23 13:36:22,920]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-23 13:36:22,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:24,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :402
score:100
	Report mapping result:
		klut_size()     :539
		klut.num_gates():402
		max delay       :5
		max area        :402
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :116
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12726272 bytes

[2021-10-23 13:36:24,747]mapper_test.py:224:[INFO]: area: 402 level: 5
[2021-10-24 17:48:04,511]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-24 17:48:04,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:04,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:04,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34889728 bytes

[2021-10-24 17:48:04,643]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-24 17:48:04,643]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:06,461]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :402
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-10-24 17:48:06,461]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-24 18:08:29,445]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-24 18:08:29,446]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:29,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:29,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34672640 bytes

[2021-10-24 18:08:29,576]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-24 18:08:29,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:31,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
	current map manager:
		current min nodes:742
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :377
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :422
score:100
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-10-24 18:08:31,388]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-26 10:26:02,649]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-26 10:26:02,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:02,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:02,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35082240 bytes

[2021-10-26 10:26:02,778]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-26 10:26:02,778]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:02,851]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	current map manager:
		current min nodes:742
		current min depth:12
	Report mapping result:
		klut_size()     :396
		klut.num_gates():259
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 6955008 bytes

[2021-10-26 10:26:02,852]mapper_test.py:224:[INFO]: area: 259 level: 5
[2021-10-26 11:06:26,191]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-26 11:06:26,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:26,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:26,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34701312 bytes

[2021-10-26 11:06:26,366]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-26 11:06:26,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:28,277]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :396
		klut.num_gates():259
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12738560 bytes

[2021-10-26 11:06:28,277]mapper_test.py:224:[INFO]: area: 259 level: 5
[2021-10-26 11:27:01,889]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-26 11:27:01,889]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:01,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:02,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35082240 bytes

[2021-10-26 11:27:02,061]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-26 11:27:02,061]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:03,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :401
		klut.num_gates():264
		max delay       :5
		max area        :402
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :58
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-10-26 11:27:03,881]mapper_test.py:224:[INFO]: area: 264 level: 5
[2021-10-26 12:25:07,788]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-26 12:25:07,788]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:07,788]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:07,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34893824 bytes

[2021-10-26 12:25:07,916]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-26 12:25:07,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:09,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 12660736 bytes

[2021-10-26 12:25:09,782]mapper_test.py:224:[INFO]: area: 377 level: 5
[2021-10-26 14:13:29,780]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-26 14:13:29,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:29,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:29,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34959360 bytes

[2021-10-26 14:13:29,953]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-26 14:13:29,953]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:30,004]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :396
		klut.num_gates():259
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 7036928 bytes

[2021-10-26 14:13:30,005]mapper_test.py:224:[INFO]: area: 259 level: 5
[2021-10-29 16:10:35,026]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-10-29 16:10:35,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:35,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34709504 bytes

[2021-10-29 16:10:35,159]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-10-29 16:10:35,159]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :524
		klut.num_gates():387
		max delay       :5
		max area        :387
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :174
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-10-29 16:10:35,208]mapper_test.py:224:[INFO]: area: 387 level: 5
[2021-11-03 09:52:32,093]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-03 09:52:32,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:32,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:32,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34975744 bytes

[2021-11-03 09:52:32,222]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-03 09:52:32,223]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:32,297]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :524
		klut.num_gates():387
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :174
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig_output.v
	Peak memory: 8069120 bytes

[2021-11-03 09:52:32,297]mapper_test.py:226:[INFO]: area: 387 level: 5
[2021-11-03 10:04:43,461]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-03 10:04:43,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:43,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:43,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34779136 bytes

[2021-11-03 10:04:43,642]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-03 10:04:43,643]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:43,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :526
		klut.num_gates():389
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :168
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig_output.v
	Peak memory: 7880704 bytes

[2021-11-03 10:04:43,721]mapper_test.py:226:[INFO]: area: 389 level: 5
[2021-11-03 13:44:43,572]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-03 13:44:43,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:43,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:43,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34754560 bytes

[2021-11-03 13:44:43,744]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-03 13:44:43,744]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:43,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :526
		klut.num_gates():389
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :168
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig_output.v
	Peak memory: 8122368 bytes

[2021-11-03 13:44:43,824]mapper_test.py:226:[INFO]: area: 389 level: 5
[2021-11-03 13:50:58,647]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-03 13:50:58,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:58,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:58,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34594816 bytes

[2021-11-03 13:50:58,778]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-03 13:50:58,778]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:58,853]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :526
		klut.num_gates():389
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :168
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig_output.v
	Peak memory: 8081408 bytes

[2021-11-03 13:50:58,853]mapper_test.py:226:[INFO]: area: 389 level: 5
[2021-11-04 15:57:56,308]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-04 15:57:56,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:56,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:56,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34844672 bytes

[2021-11-04 15:57:56,481]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-04 15:57:56,481]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:56,558]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig_output.v
	Peak memory: 8081408 bytes

[2021-11-04 15:57:56,559]mapper_test.py:226:[INFO]: area: 227 level: 5
[2021-11-16 12:28:40,858]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-16 12:28:40,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:40,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:41,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34697216 bytes

[2021-11-16 12:28:41,036]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-16 12:28:41,037]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:41,090]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.009555 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 6991872 bytes

[2021-11-16 12:28:41,091]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-16 14:17:38,708]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-16 14:17:38,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:38,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:38,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34791424 bytes

[2021-11-16 14:17:38,882]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-16 14:17:38,882]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:38,933]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.009184 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7008256 bytes

[2021-11-16 14:17:38,934]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-16 14:23:59,926]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-16 14:23:59,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:59,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:00,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34840576 bytes

[2021-11-16 14:24:00,115]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-16 14:24:00,116]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:00,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.010044 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 6811648 bytes

[2021-11-16 14:24:00,168]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-17 16:36:37,816]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-17 16:36:37,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:37,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:37,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35119104 bytes

[2021-11-17 16:36:37,988]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-17 16:36:37,988]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:38,060]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.014769 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7020544 bytes

[2021-11-17 16:36:38,060]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-18 10:19:15,876]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-18 10:19:15,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:15,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:16,005]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34824192 bytes

[2021-11-18 10:19:16,008]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-18 10:19:16,008]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:16,089]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.029263 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7786496 bytes

[2021-11-18 10:19:16,090]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-23 16:12:06,331]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-23 16:12:06,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:06,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:06,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34836480 bytes

[2021-11-23 16:12:06,507]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-23 16:12:06,507]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:06,563]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.017954 secs
	Report mapping result:
		klut_size()     :389
		klut.num_gates():252
		max delay       :6
		max area        :252
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7671808 bytes

[2021-11-23 16:12:06,564]mapper_test.py:228:[INFO]: area: 252 level: 6
[2021-11-23 16:43:05,172]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-23 16:43:05,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:05,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:05,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34881536 bytes

[2021-11-23 16:43:05,323]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-23 16:43:05,323]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:05,380]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.0193 secs
	Report mapping result:
		klut_size()     :389
		klut.num_gates():252
		max delay       :6
		max area        :252
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7802880 bytes

[2021-11-23 16:43:05,381]mapper_test.py:228:[INFO]: area: 252 level: 6
[2021-11-24 11:39:15,633]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 11:39:15,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:15,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:15,759]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34996224 bytes

[2021-11-24 11:39:15,762]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 11:39:15,762]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:15,797]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.000701 secs
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7147520 bytes

[2021-11-24 11:39:15,798]mapper_test.py:228:[INFO]: area: 377 level: 5
[2021-11-24 12:02:29,571]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 12:02:29,571]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:29,571]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:29,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34750464 bytes

[2021-11-24 12:02:29,746]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 12:02:29,746]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:29,791]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.00068 secs
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-24 12:02:29,792]mapper_test.py:228:[INFO]: area: 377 level: 5
[2021-11-24 12:06:17,246]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 12:06:17,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:17,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:17,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34697216 bytes

[2021-11-24 12:06:17,433]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 12:06:17,433]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:17,504]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.014836 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7057408 bytes

[2021-11-24 12:06:17,505]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-24 12:11:52,059]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 12:11:52,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:52,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:52,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34922496 bytes

[2021-11-24 12:11:52,231]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 12:11:52,231]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:52,274]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00273 secs
	Report mapping result:
		klut_size()     :344
		klut.num_gates():207
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :154
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 7786496 bytes

[2021-11-24 12:11:52,275]mapper_test.py:228:[INFO]: area: 207 level: 6
[2021-11-24 12:58:15,868]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 12:58:15,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:15,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:16,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34930688 bytes

[2021-11-24 12:58:16,045]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 12:58:16,045]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:16,096]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.009374 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 6914048 bytes

[2021-11-24 12:58:16,097]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-24 13:13:27,113]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 13:13:27,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:27,113]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:27,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34811904 bytes

[2021-11-24 13:13:27,243]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 13:13:27,243]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:29,084]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.009354 secs
Mapping time: 0.01106 secs
	Report mapping result:
		klut_size()     :364
		klut.num_gates():227
		max delay       :5
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 12423168 bytes

[2021-11-24 13:13:29,084]mapper_test.py:228:[INFO]: area: 227 level: 5
[2021-11-24 13:36:15,439]mapper_test.py:79:[INFO]: run case "x3.blif_comb"
[2021-11-24 13:36:15,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:15,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:15,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     606.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     377.0.  Edge =     1173.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     214.0.  Edge =      782.  Cut =     2370.  T =     0.00 sec
P:  Del =    5.00.  Ar =     212.0.  Edge =      775.  Cut =     2371.  T =     0.00 sec
E:  Del =    5.00.  Ar =     211.0.  Edge =      771.  Cut =     2371.  T =     0.00 sec
F:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      760.  Cut =     2270.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2254.  T =     0.00 sec
A:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
E:  Del =    5.00.  Ar =     209.0.  Edge =      741.  Cut =     2174.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34770944 bytes

[2021-11-24 13:36:15,614]mapper_test.py:160:[INFO]: area: 209 level: 5
[2021-11-24 13:36:15,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:17,435]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
Mapping time: 0.000673 secs
Mapping time: 0.000777 secs
	Report mapping result:
		klut_size()     :514
		klut.num_gates():377
		max delay       :5
		max area        :377
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :135
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v
	Peak memory: 12562432 bytes

[2021-11-24 13:36:17,436]mapper_test.py:228:[INFO]: area: 377 level: 5
