// Seed: 4291422218
module module_0 (
    input uwire   id_0
    , id_3 = 1,
    input supply1 id_1
);
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wire id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output tri0 id_6#(
        .id_12(1),
        .id_13(1),
        .id_14(-1)
    ),
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_3
  );
endmodule
