Analysis & Synthesis report for final
Fri Nov 28 22:18:45 2025
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |fullgame|game_fsm:game|state
  9. State Machine - |fullgame|card_draw:draw|state
 10. State Machine - |fullgame|deck_loader:loader|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated
 17. Parameter Settings for Inferred Entity Instance: deck_memory:bram|altsyncram:deck_rtl_0
 18. Parameter Settings for Inferred Entity Instance: card_draw:draw|lpm_divide:Mod0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "alu_logic:datapath"
 21. Port Connectivity Checks: "card_draw:draw"
 22. Port Connectivity Checks: "synchronizer:stand_sync"
 23. Port Connectivity Checks: "synchronizer:hit_sync"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 28 22:18:45 2025          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; final                                          ;
; Top-level Entity Name              ; fullgame                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 5                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; fullgame           ; final              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; deck_memory.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/deck_memory.sv              ;         ;
; deck_lookup.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/deck_lookup.sv              ;         ;
; asyncRst_syncRst.sv              ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/asyncRst_syncRst.sv         ;         ;
; synchronizer.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/synchronizer.sv             ;         ;
; game_fsm.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/game_fsm.sv                 ;         ;
; deck_loader.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/deck_loader.sv              ;         ;
; alu_logic.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/alu_logic.sv                ;         ;
; card_draw.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/card_draw.sv                ;         ;
; fullgame.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/School/ECPE/ECPE174/final_project/fullgame.sv                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_la81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/lpm_divide_m9m.tdf       ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/sign_div_unsign_bkh.tdf  ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/alt_u_div_a4f.tdf        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/add_sub_7pc.tdf          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/School/ECPE/ECPE174/final_project/db/add_sub_8pc.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 5     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 5     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |fullgame                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 5    ; 0            ; |fullgame           ; fullgame    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fullgame|game_fsm:game|state                                                                                                                                                                                    ;
+--------------------+--------------+---------------+-------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+------------+
; Name               ; state.result ; state.stand_s ; state.hit_s ; state.wait_d2 ; state.deal_dealer2 ; state.wait_p2 ; state.deal_player2 ; state.wait_d1 ; state.deal_dealer1 ; state.wait_p1 ; state.deal_player1 ; state.idle ;
+--------------------+--------------+---------------+-------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+------------+
; state.idle         ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0          ;
; state.deal_player1 ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 1                  ; 1          ;
; state.wait_p1      ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1             ; 0                  ; 1          ;
; state.deal_dealer1 ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 1                  ; 0             ; 0                  ; 1          ;
; state.wait_d1      ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 1             ; 0                  ; 0             ; 0                  ; 1          ;
; state.deal_player2 ; 0            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 1                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.wait_p2      ; 0            ; 0             ; 0           ; 0             ; 0                  ; 1             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.deal_dealer2 ; 0            ; 0             ; 0           ; 0             ; 1                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.wait_d2      ; 0            ; 0             ; 0           ; 1             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.hit_s        ; 0            ; 0             ; 1           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.stand_s      ; 0            ; 1             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
; state.result       ; 1            ; 0             ; 0           ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 0             ; 0                  ; 1          ;
+--------------------+--------------+---------------+-------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+---------------+--------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |fullgame|card_draw:draw|state                                                     ;
+-----------------+------------+------------+-------------+-----------------+-----------+------------+
; Name            ; state.done ; state.used ; state.check ; state.read_wait ; state.gen ; state.idle ;
+-----------------+------------+------------+-------------+-----------------+-----------+------------+
; state.idle      ; 0          ; 0          ; 0           ; 0               ; 0         ; 0          ;
; state.gen       ; 0          ; 0          ; 0           ; 0               ; 1         ; 1          ;
; state.read_wait ; 0          ; 0          ; 0           ; 1               ; 0         ; 1          ;
; state.check     ; 0          ; 0          ; 1           ; 0               ; 0         ; 1          ;
; state.used      ; 0          ; 1          ; 0           ; 0               ; 0         ; 1          ;
; state.done      ; 1          ; 0          ; 0           ; 0               ; 0         ; 1          ;
+-----------------+------------+------------+-------------+-----------------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |fullgame|deck_loader:loader|state ;
+------------+------------+------------+-------------+
; Name       ; state.idle ; state.done ; state.load  ;
+------------+------------+------------+-------------+
; state.idle ; 0          ; 0          ; 0           ;
; state.load ; 1          ; 0          ; 1           ;
; state.done ; 1          ; 1          ; 0           ;
+------------+------------+------------+-------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; game_fsm:game|state~4                  ; Lost fanout        ;
; game_fsm:game|state~5                  ; Lost fanout        ;
; game_fsm:game|state~6                  ; Lost fanout        ;
; game_fsm:game|state~7                  ; Lost fanout        ;
; card_draw:draw|state~4                 ; Lost fanout        ;
; card_draw:draw|state~5                 ; Lost fanout        ;
; card_draw:draw|state~6                 ; Lost fanout        ;
; deck_loader:loader|state.load          ; Lost fanout        ;
; card_draw:draw|state.used              ; Lost fanout        ;
; deck_loader:loader|state.done          ; Lost fanout        ;
; deck_loader:loader|addr[0]             ; Lost fanout        ;
; card_draw:draw|lfsr[0..5]              ; Lost fanout        ;
; card_draw:draw|state.idle              ; Lost fanout        ;
; card_draw:draw|state.done              ; Lost fanout        ;
; asyncRst_syncRst:rst_sync|syncRst      ; Lost fanout        ;
; deck_loader:loader|state.idle          ; Lost fanout        ;
; card_draw:draw|state.check             ; Lost fanout        ;
; synchronizer:hit_sync|ff3              ; Lost fanout        ;
; synchronizer:hit_sync|ff2              ; Lost fanout        ;
; card_draw:draw|card_ready              ; Lost fanout        ;
; game_fsm:game|state.hit_s              ; Lost fanout        ;
; game_fsm:game|state.deal_player1       ; Lost fanout        ;
; game_fsm:game|state.stand_s            ; Lost fanout        ;
; card_draw:draw|req_d                   ; Lost fanout        ;
; asyncRst_syncRst:rst_sync|iRst         ; Lost fanout        ;
; card_draw:draw|state.read_wait         ; Lost fanout        ;
; synchronizer:hit_sync|ff1              ; Lost fanout        ;
; synchronizer:stand_sync|ff3            ; Lost fanout        ;
; synchronizer:stand_sync|ff2            ; Lost fanout        ;
; game_fsm:game|state.wait_d2            ; Lost fanout        ;
; game_fsm:game|state.idle               ; Lost fanout        ;
; card_draw:draw|card_data_out[0]        ; Lost fanout        ;
; alu_logic:datapath|card_ready_d        ; Lost fanout        ;
; alu_logic:datapath|pending_dealer      ; Lost fanout        ;
; card_draw:draw|card_data_out[1..3]     ; Lost fanout        ;
; card_draw:draw|state.gen               ; Lost fanout        ;
; synchronizer:stand_sync|ff1            ; Lost fanout        ;
; game_fsm:game|state.result             ; Lost fanout        ;
; game_fsm:game|state.deal_player2       ; Lost fanout        ;
; game_fsm:game|state.deal_dealer1       ; Lost fanout        ;
; game_fsm:game|state.deal_dealer2       ; Lost fanout        ;
; game_fsm:game|state.wait_d1            ; Lost fanout        ;
; game_fsm:game|state.wait_p1            ; Lost fanout        ;
; game_fsm:game|state.wait_p2            ; Lost fanout        ;
; deck_loader:loader|addr[1..5]          ; Lost fanout        ;
; alu_logic:datapath|dealer_sum[0..5]    ; Lost fanout        ;
; Total Number of Removed Registers = 62 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-----------------------------+--------------------+---------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal ; Registers Removed due to This Register                                                ;
+-----------------------------+--------------------+---------------------------------------------------------------------------------------+
; card_draw:draw|lfsr[5]      ; Lost Fanouts       ; card_draw:draw|lfsr[4], card_draw:draw|lfsr[3], card_draw:draw|lfsr[2],               ;
;                             ;                    ; card_draw:draw|lfsr[1], card_draw:draw|lfsr[0], card_draw:draw|state.idle,            ;
;                             ;                    ; card_draw:draw|state.done, synchronizer:hit_sync|ff3, synchronizer:hit_sync|ff2,      ;
;                             ;                    ; game_fsm:game|state.hit_s, game_fsm:game|state.deal_player1,                          ;
;                             ;                    ; synchronizer:hit_sync|ff1, synchronizer:stand_sync|ff3, synchronizer:stand_sync|ff2,  ;
;                             ;                    ; game_fsm:game|state.wait_d2, game_fsm:game|state.idle, synchronizer:stand_sync|ff1,   ;
;                             ;                    ; game_fsm:game|state.result, game_fsm:game|state.deal_player2,                         ;
;                             ;                    ; game_fsm:game|state.deal_dealer1, game_fsm:game|state.deal_dealer2                    ;
; card_draw:draw|state~6      ; Lost Fanouts       ; deck_loader:loader|state.load, deck_loader:loader|addr[0],                            ;
;                             ;                    ; deck_loader:loader|state.idle, deck_loader:loader|addr[1],                            ;
;                             ;                    ; deck_loader:loader|addr[2], deck_loader:loader|addr[3], deck_loader:loader|addr[4],   ;
;                             ;                    ; deck_loader:loader|addr[5]                                                            ;
; card_draw:draw|state~4      ; Lost Fanouts       ; card_draw:draw|state.used, deck_loader:loader|state.done, card_draw:draw|state.check, ;
;                             ;                    ; card_draw:draw|req_d, card_draw:draw|state.read_wait                                  ;
; game_fsm:game|state.stand_s ; Lost Fanouts       ; alu_logic:datapath|dealer_sum[1], alu_logic:datapath|dealer_sum[3],                   ;
;                             ;                    ; alu_logic:datapath|dealer_sum[4], alu_logic:datapath|dealer_sum[5]                    ;
; game_fsm:game|state~4       ; Lost Fanouts       ; asyncRst_syncRst:rst_sync|syncRst, card_draw:draw|card_ready,                         ;
;                             ;                    ; asyncRst_syncRst:rst_sync|iRst                                                        ;
; card_draw:draw|state~5      ; Lost Fanouts       ; card_draw:draw|state.gen                                                              ;
+-----------------------------+--------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+---------------------------------+-----------------------------+------+
; Register Name                   ; Megafunction                ; Type ;
+---------------------------------+-----------------------------+------+
; deck_memory:bram|data_out[0..6] ; deck_memory:bram|deck_rtl_0 ; RAM  ;
+---------------------------------+-----------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fullgame|alu_logic:datapath|dealer_sum[0] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fullgame|mem_in[5]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fullgame|mem_addr[0]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fullgame|deck_loader:loader|Selector1     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fullgame|game_fsm:game|Selector1          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: deck_memory:bram|altsyncram:deck_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 7                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 52                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_la81      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: card_draw:draw|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; deck_memory:bram|altsyncram:deck_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 7                                      ;
;     -- NUMWORDS_A                         ; 52                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_logic:datapath"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; player_bust ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; player_win  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dealer_win  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tie         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_draw:draw"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; deck_read_en        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; card_data_out[6..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synchronizer:stand_sync"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synchronizer:hit_sync"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 5                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri Nov 28 22:18:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file deck_memory.sv
    Info (12023): Found entity 1: deck_memory File: D:/School/ECPE/ECPE174/final_project/deck_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deck_lookup.sv
    Info (12023): Found entity 1: deck_lookup File: D:/School/ECPE/ECPE174/final_project/deck_lookup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file asyncrst_syncrst.sv
    Info (12023): Found entity 1: asyncRst_syncRst File: D:/School/ECPE/ECPE174/final_project/asyncRst_syncRst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file synchronizer.sv
    Info (12023): Found entity 1: synchronizer File: D:/School/ECPE/ECPE174/final_project/synchronizer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder6.sv
    Info (12023): Found entity 1: adder6 File: D:/School/ECPE/ECPE174/final_project/adder6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file result_add.sv
    Info (12023): Found entity 1: result_mag File: D:/School/ECPE/ECPE174/final_project/result_add.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_add.sv
    Info (12023): Found entity 1: fulladd File: D:/School/ECPE/ECPE174/final_project/full_add.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_fsm.sv
    Info (12023): Found entity 1: game_fsm File: D:/School/ECPE/ECPE174/final_project/game_fsm.sv Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file deck_loader.sv
    Info (12023): Found entity 1: deck_loader File: D:/School/ECPE/ECPE174/final_project/deck_loader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_logic.sv
    Info (12023): Found entity 1: alu_logic File: D:/School/ECPE/ECPE174/final_project/alu_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_draw.sv
    Info (12023): Found entity 1: card_draw File: D:/School/ECPE/ECPE174/final_project/card_draw.sv Line: 196
Info (12021): Found 1 design units, including 1 entities, in source file pord_disp.sv
    Info (12023): Found entity 1: PorD_disp File: D:/School/ECPE/ECPE174/final_project/PorD_disp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fullgame.sv
    Info (12023): Found entity 1: fullgame File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fstb.sv
    Info (12023): Found entity 1: fstb File: D:/School/ECPE/ECPE174/final_project/fstb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at fullgame.sv(58): created implicit net for "deck_read_en" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 58
Info (12127): Elaborating entity "fullgame" for the top level hierarchy
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:hit_sync" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 39
Info (12128): Elaborating entity "asyncRst_syncRst" for hierarchy "asyncRst_syncRst:rst_sync" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 42
Info (12128): Elaborating entity "deck_loader" for hierarchy "deck_loader:loader" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 52
Warning (10230): Verilog HDL assignment warning at deck_loader.sv(30): truncated value with size 32 to match size of target (6) File: D:/School/ECPE/ECPE174/final_project/deck_loader.sv Line: 30
Info (12128): Elaborating entity "deck_lookup" for hierarchy "deck_loader:loader|deck_lookup:rom" File: D:/School/ECPE/ECPE174/final_project/deck_loader.sv Line: 17
Info (12128): Elaborating entity "card_draw" for hierarchy "card_draw:draw" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 64
Info (12128): Elaborating entity "deck_memory" for hierarchy "deck_memory:bram" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 76
Info (12128): Elaborating entity "game_fsm" for hierarchy "game_fsm:game" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 95
Info (12128): Elaborating entity "alu_logic" for hierarchy "alu_logic:datapath" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 114
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "deck_loader:loader|deck_lookup:rom|Ram0" is uninferred due to inappropriate RAM size File: D:/School/ECPE/ECPE174/final_project/deck_lookup.sv Line: 12
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "deck_memory:bram|deck_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 52
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "card_draw:draw|Mod0" File: D:/School/ECPE/ECPE174/final_project/card_draw.sv Line: 253
Info (12130): Elaborated megafunction instantiation "deck_memory:bram|altsyncram:deck_rtl_0"
Info (12133): Instantiated megafunction "deck_memory:bram|altsyncram:deck_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "52"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la81.tdf
    Info (12023): Found entity 1: altsyncram_la81 File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "card_draw:draw|lpm_divide:Mod0" File: D:/School/ECPE/ECPE174/final_project/card_draw.sv Line: 253
Info (12133): Instantiated megafunction "card_draw:draw|lpm_divide:Mod0" with the following parameter: File: D:/School/ECPE/ECPE174/final_project/card_draw.sv Line: 253
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: D:/School/ECPE/ECPE174/final_project/db/lpm_divide_m9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/School/ECPE/ECPE174/final_project/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/School/ECPE/ECPE174/final_project/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/School/ECPE/ECPE174/final_project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/School/ECPE/ECPE174/final_project/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a0" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 37
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a1" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 58
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a2" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 79
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a3" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 100
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a4" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 121
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a5" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 142
        Warning (14320): Synthesized away node "deck_memory:bram|altsyncram:deck_rtl_0|altsyncram_la81:auto_generated|ram_block1a6" File: D:/School/ECPE/ECPE174/final_project/db/altsyncram_la81.tdf Line: 163
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
    Warning (15610): No output dependent on input pin "rst" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
    Warning (15610): No output dependent on input pin "start" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
    Warning (15610): No output dependent on input pin "hit" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
    Warning (15610): No output dependent on input pin "stand" File: D:/School/ECPE/ECPE174/final_project/fullgame.sv Line: 1
Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Fri Nov 28 22:18:45 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:19


