Timing Analyzer report for ov7725_lcd
Thu May 09 19:47:15 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cam_pclk'
 15. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 17. Slow 1200mV 85C Model Hold: 'cam_pclk'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 21. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 22. Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'cam_pclk'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'cam_pclk'
 34. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 36. Slow 1200mV 0C Model Hold: 'cam_pclk'
 37. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 40. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 41. Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Removal: 'cam_pclk'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'cam_pclk'
 52. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 54. Fast 1200mV 0C Model Hold: 'cam_pclk'
 55. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 56. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'
 58. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 59. Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 60. Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Removal: 'cam_pclk'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ov7725_lcd                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.1%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   6.3%      ;
;     Processors 5-8         ;   1.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; ov7725_lcd.out.sdc ; OK     ; Thu May 09 19:47:13 2024 ;
+--------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+-----------+----------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period   ; Frequency  ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+----------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000  ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                       ;                                                         ; { cam_pclk }                                              ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000  ; 500.000 ;            ; 50        ; 1           ;       ;        ;           ;            ; false    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]   ; { ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk }     ;
; sys_clk                                               ; Base      ; 20.000   ; 50.0 MHz   ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                       ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000   ; 100.0 MHz  ; 0.000  ; 5.000   ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000   ; 100.0 MHz  ; -2.083 ; 2.917   ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz   ; 0.000  ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+----------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 78.54 MHz  ; 78.54 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 105.92 MHz ; 105.92 MHz      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ;      ;
; 127.03 MHz ; 127.03 MHz      ; cam_pclk                                              ;      ;
; 128.21 MHz ; 128.21 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -12.162 ; -382.239      ;
; cam_pclk                                              ; -6.872  ; -527.496      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 5.343   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 990.559 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.284 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.423 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 0.453 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -4.053 ; -404.984      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.442  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.152 ; 0.000         ;
; cam_pclk                                              ; 2.340 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -4.000  ; -278.055      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.702   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 9.505   ; 0.000         ;
; sys_clk                                               ; 9.858   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 499.780 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                   ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
; -12.162 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.670     ; 10.433     ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -6.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.187     ; 7.706      ;
; -6.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.106     ; 7.781      ;
; -6.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.106     ; 7.711      ;
; -6.738 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.405     ;
; -6.738 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.405     ;
; -6.737 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.404     ;
; -6.736 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.403     ;
; -6.734 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.401     ;
; -6.734 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.401     ;
; -6.733 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.400     ;
; -6.733 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.400     ;
; -6.732 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.399     ;
; -6.664 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.277     ;
; -6.664 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.277     ;
; -6.661 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.274     ;
; -6.661 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.274     ;
; -6.660 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.273     ;
; -6.660 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.273     ;
; -6.660 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.273     ;
; -6.630 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.297     ;
; -6.630 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.297     ;
; -6.629 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.296     ;
; -6.628 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.295     ;
; -6.626 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.293     ;
; -6.626 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.293     ;
; -6.625 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.292     ;
; -6.625 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.292     ;
; -6.624 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.291     ;
; -6.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.060     ; 7.544      ;
; -6.580 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.464      ; 9.955      ;
; -6.556 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.169     ;
; -6.556 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.169     ;
; -6.553 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.166     ;
; -6.553 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.166     ;
; -6.552 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.165     ;
; -6.552 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.165     ;
; -6.552 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.165     ;
; -6.525 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.720      ;
; -6.524 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.719      ;
; -6.472 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.464      ; 9.847      ;
; -6.467 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.134     ;
; -6.467 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.134     ;
; -6.466 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.133     ;
; -6.465 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.132     ;
; -6.463 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.130     ;
; -6.463 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.130     ;
; -6.462 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.129     ;
; -6.462 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.129     ;
; -6.461 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.128     ;
; -6.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.030     ; 7.449      ;
; -6.440 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.107     ;
; -6.440 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.107     ;
; -6.439 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.106     ;
; -6.438 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.105     ;
; -6.436 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.103     ;
; -6.436 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.103     ;
; -6.435 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.102     ;
; -6.435 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.102     ;
; -6.434 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.101     ;
; -6.420 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.615      ;
; -6.419 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.614      ;
; -6.393 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.006     ;
; -6.393 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.006     ;
; -6.390 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.003     ;
; -6.390 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.003     ;
; -6.389 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.002     ;
; -6.389 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.002     ;
; -6.389 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 10.002     ;
; -6.375 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.042     ;
; -6.375 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.042     ;
; -6.374 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.041     ;
; -6.373 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.040     ;
; -6.371 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.038     ;
; -6.371 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.038     ;
; -6.370 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.037     ;
; -6.370 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.037     ;
; -6.369 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.036     ;
; -6.366 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.979      ;
; -6.366 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.979      ;
; -6.363 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.976      ;
; -6.363 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.976      ;
; -6.362 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.975      ;
; -6.362 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.975      ;
; -6.362 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.975      ;
; -6.360 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.027     ;
; -6.360 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.027     ;
; -6.359 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.026     ;
; -6.358 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.025     ;
; -6.356 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.217      ; 7.594      ;
; -6.356 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.023     ;
; -6.356 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.023     ;
; -6.355 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.022     ;
; -6.355 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.022     ;
; -6.354 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.756      ; 10.021     ;
; -6.348 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.543      ;
; -6.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.515      ;
; -6.319 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.826     ; 6.514      ;
; -6.309 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.464      ; 9.684      ;
; -6.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.187     ; 7.142      ;
; -6.301 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.702      ; 9.914      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.967      ; 8.625      ;
; 5.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.968      ; 8.281      ;
; 5.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.969      ; 8.265      ;
; 6.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.967      ; 7.731      ;
; 6.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.969      ; 7.632      ;
; 6.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.969      ; 7.559      ;
; 6.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.968      ; 7.412      ;
; 6.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.968      ; 7.409      ;
; 6.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.968      ; 7.346      ;
; 6.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.969      ; 7.137      ;
; 7.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.969      ; 6.788      ;
; 7.267 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.792     ;
; 7.296 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.763     ;
; 7.645 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.414     ;
; 7.681 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.378     ;
; 7.693 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.366     ;
; 7.698 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.361     ;
; 7.708 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.351     ;
; 7.719 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.340     ;
; 7.738 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.321     ;
; 7.750 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.309     ;
; 7.796 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.263     ;
; 7.821 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.238     ;
; 7.851 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.208     ;
; 7.862 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.197     ;
; 8.032 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.027     ;
; 8.033 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.026     ;
; 8.059 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.000     ;
; 8.059 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 16.000     ;
; 8.078 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.981     ;
; 8.085 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.974     ;
; 8.086 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.973     ;
; 8.095 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.964     ;
; 8.097 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.962     ;
; 8.105 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.954     ;
; 8.112 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.947     ;
; 8.116 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.943     ;
; 8.139 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.920     ;
; 8.141 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.918     ;
; 8.164 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.895     ;
; 8.181 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.878     ;
; 8.198 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.861     ;
; 8.198 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.861     ;
; 8.206 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.853     ;
; 8.208 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.851     ;
; 8.223 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.836     ;
; 8.233 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.826     ;
; 8.238 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.821     ;
; 8.303 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.756     ;
; 8.322 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.737     ;
; 8.330 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.729     ;
; 8.349 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.710     ;
; 8.384 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.675     ;
; 8.411 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.648     ;
; 8.419 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.640     ;
; 8.426 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 11.489     ;
; 8.430 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.629     ;
; 8.446 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.613     ;
; 8.463 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.596     ;
; 8.466 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.593     ;
; 8.474 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.585     ;
; 8.490 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.569     ;
; 8.509 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.550     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.511 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.777     ;
; 8.518 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.541     ;
; 8.533 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.526     ;
; 8.553 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.506     ;
; 8.558 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.501     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.563 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.382      ; 15.725     ;
; 8.583 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.476     ;
; 8.593 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.466     ;
; 8.600 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.459     ;
; 8.610 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.449     ;
; 8.612 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.447     ;
; 8.637 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.422     ;
; 8.644 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 11.271     ;
; 8.661 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.398     ;
; 8.674 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.385     ;
; 8.690 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.369     ;
; 8.713 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.346     ;
; 8.743 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.316     ;
; 8.753 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.306     ;
; 8.771 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.068      ; 15.288     ;
; 8.777 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.387      ; 15.648     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                               ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 990.559 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 9.354      ;
; 991.124 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 8.789      ;
; 991.709 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 8.183      ;
; 991.994 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 7.906      ;
; 992.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 7.569      ;
; 992.629 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 7.271      ;
; 992.779 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 7.121      ;
; 992.823 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 7.065      ;
; 993.077 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 6.823      ;
; 993.116 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 6.784      ;
; 993.128 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 6.772      ;
; 993.271 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 6.617      ;
; 993.378 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.091     ; 6.522      ;
; 993.449 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.111     ; 6.431      ;
; 993.644 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 6.261      ;
; 993.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 6.192      ;
; 993.770 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 6.143      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 993.944 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 5.986      ;
; 994.009 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.900      ;
; 994.011 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 5.877      ;
; 994.045 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 5.843      ;
; 994.095 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.816      ;
; 994.111 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.794      ;
; 994.122 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.783      ;
; 994.166 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.064     ; 5.761      ;
; 994.218 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.691      ;
; 994.223 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.686      ;
; 994.238 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.671      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.277 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.634      ;
; 994.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 5.596      ;
; 994.315 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 5.573      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.580      ;
; 994.394 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done       ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.517      ;
; 994.424 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 5.464      ;
; 994.444 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.465      ;
; 994.525 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.384      ;
; 994.542 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.064     ; 5.385      ;
; 994.560 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.349      ;
; 994.594 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.075     ; 5.322      ;
; 994.610 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.299      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.652 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.259      ;
; 994.749 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.064     ; 5.178      ;
; 994.750 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.075     ; 5.166      ;
; 994.752 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 5.159      ;
; 994.787 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.075     ; 5.129      ;
; 994.813 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.096      ;
; 994.828 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 5.094      ;
; 994.866 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 5.043      ;
; 994.891 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.103     ; 4.997      ;
; 994.941 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 4.981      ;
; 994.956 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.953      ;
; 994.960 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.949      ;
; 994.987 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.923      ;
; 994.990 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 4.915      ;
; 994.990 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.919      ;
; 994.996 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.913      ;
; 994.996 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                      ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.088     ; 4.907      ;
; 995.017 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 4.894      ;
; 995.020 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 4.890      ;
; 995.030 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.080     ; 4.881      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.879      ;
; 995.036 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.873      ;
; 995.055 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.854      ;
; 995.111 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.798      ;
; 995.128 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.082     ; 4.781      ;
; 995.143 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.086     ; 4.762      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
; 995.164 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.766      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.217      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.212      ;
; 0.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.269      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 0.826      ;
; 0.466 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.117      ; 0.795      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.747      ; 1.472      ;
; 0.485 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                          ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.098      ; 0.826      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.098      ; 0.829      ;
; 0.529 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                        ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                     ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 0.795      ;
; 0.545 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.560      ; 1.317      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.482      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.690      ; 1.507      ;
; 0.565 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 1.152      ;
; 0.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 0.966      ;
; 0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 0.975      ;
; 0.601 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.487      ; 1.300      ;
; 0.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.537      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.025      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.919      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.531      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.043      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.046      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.551      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.566      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.066      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.067      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 0.960      ;
; 0.702 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.482      ;
; 0.706 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.066      ; 0.984      ;
; 0.717 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.978      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.033      ; 0.971      ;
; 0.740 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.008      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.111      ; 1.063      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.747      ; 1.741      ;
; 0.755 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.023      ;
; 0.757 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                                                                                                    ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.537      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.098      ; 1.070      ;
; 0.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.098      ; 1.074      ;
; 0.769 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.030      ;
; 0.777 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.038      ;
; 0.778 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.039      ;
; 0.781 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.042      ;
; 0.787 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.055      ;
; 0.791 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.059      ;
; 0.794 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.057      ;
; 0.798 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.059      ;
; 0.799 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.060      ;
; 0.802 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.070      ;
; 0.803 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.064      ;
; 0.803 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.064      ;
; 0.805 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 1.066      ;
; 0.805 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.585      ;
; 0.806 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 1.393      ;
; 0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.747      ; 1.815      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 1.083      ;
; 0.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 1.086      ;
; 0.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 1.086      ;
; 0.828 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.096      ;
; 0.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.690      ; 1.778      ;
; 0.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 1.111      ;
; 0.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.788      ;
; 0.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.162      ; 1.248      ;
; 0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.111      ; 1.198      ;
; 0.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.003      ; 1.095      ;
; 0.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.821      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.679      ; 1.823      ;
; 0.903 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.690      ; 1.847      ;
; 0.918 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.496      ; 1.626      ;
; 0.923 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.191      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.171      ; 1.316      ;
; 0.940 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.720      ;
; 0.955 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                          ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 1.221      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.423 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.441 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
; 0.445 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.758      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                    ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.590 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.267      ;
; 0.613 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.293      ;
; 0.680 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.360      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.329      ;
; 0.689 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 5.361      ;
; 0.699 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.375      ;
; 0.702 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.382      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.014      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.027      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.029      ;
; 0.743 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.044      ;
; 0.762 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                            ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.060      ;
; 0.773 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.450      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.425      ;
; 0.782 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.459      ;
; 0.787 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.439      ;
; 0.793 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.441      ;
; 0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.091      ;
; 0.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.455      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.457      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.460      ;
; 0.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.117      ;
; 0.830 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.510      ;
; 0.831 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.508      ;
; 0.833 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.510      ;
; 0.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.132      ;
; 0.851 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.528      ;
; 0.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.507      ;
; 0.858 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.535      ;
; 0.864 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.540      ;
; 0.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.520      ;
; 0.872 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 5.544      ;
; 0.885 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.562      ;
; 0.893 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.569      ;
; 0.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.189      ;
; 0.902 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.578      ;
; 0.907 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.587      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.558      ;
; 0.910 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.587      ;
; 0.914 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.590      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.210      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.215      ;
; 0.930 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 5.602      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.935 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.467      ; 5.614      ;
; 0.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.230      ;
; 0.940 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.617      ;
; 0.945 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.468      ; 5.625      ;
; 0.947 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.465      ; 5.624      ;
; 0.949 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.243      ;
; 0.950 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.460      ; 5.622      ;
; 0.953 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.629      ;
; 0.953 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.464      ; 5.629      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.100      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.198      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.211      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.775      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.780      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.140      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.225      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.146      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.160      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.221      ;
; 0.614 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.348      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.360      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.938      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.939      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.362      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.377      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.383      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.387      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.405      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.415      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.980      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.429      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.988      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.012      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.013      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.439      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.438      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.007      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.012      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.456      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.035      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.466      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.733 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.500 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.524 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.817      ;
; 0.552 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 0.845      ;
; 0.692 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.984      ;
; 0.700 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.993      ;
; 0.703 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.995      ;
; 0.721 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.014      ;
; 0.730 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.023      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.042      ;
; 0.756 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.049      ;
; 0.765 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.771 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.064      ;
; 0.783 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.075      ;
; 0.783 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.075      ;
; 0.785 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.077      ;
; 0.790 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.083      ;
; 0.793 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.086      ;
; 0.793 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.086      ;
; 0.806 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.099      ;
; 0.807 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.099      ;
; 0.809 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.100      ;
; 0.809 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.100      ;
; 0.810 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.101      ;
; 0.810 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.101      ;
; 0.811 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.102      ;
; 0.811 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.104      ;
; 0.827 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.120      ;
; 0.828 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.121      ;
; 0.834 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.127      ;
; 0.892 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.183      ;
; 0.927 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.093      ; 1.232      ;
; 0.935 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.227      ;
; 0.940 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.231      ;
; 0.953 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.246      ;
; 0.990 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.282      ;
; 1.033 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.091      ; 1.336      ;
; 1.046 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_exec          ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.075      ; 1.333      ;
; 1.047 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.340      ;
; 1.064 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.357      ;
; 1.065 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.357      ;
; 1.080 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.089      ; 1.381      ;
; 1.091 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.382      ;
; 1.099 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.403      ;
; 1.113 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.404      ;
; 1.115 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.408      ;
; 1.117 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.417      ;
; 1.127 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.426      ;
; 1.140 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.432      ;
; 1.144 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.436      ;
; 1.145 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.437      ;
; 1.148 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.441      ;
; 1.149 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.441      ;
; 1.151 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.445      ;
; 1.154 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.446      ;
; 1.160 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.453      ;
; 1.171 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.464      ;
; 1.180 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.473      ;
; 1.188 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.481      ;
; 1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.490      ;
; 1.225 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.093      ; 1.530      ;
; 1.230 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.525      ;
; 1.236 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.527      ;
; 1.239 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.534      ;
; 1.244 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.537      ;
; 1.248 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.541      ;
; 1.250 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.543      ;
; 1.255 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.548      ;
; 1.257 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.550      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -4.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.665     ; 4.299      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.999 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.612     ; 4.298      ;
; -3.951 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.564     ; 4.298      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.915 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.128     ; 4.449      ;
; -3.715 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.333     ; 4.293      ;
; -3.715 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[5]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.333     ; 4.293      ;
; -3.715 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[6]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.333     ; 4.293      ;
; -3.675 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.293     ; 4.293      ;
; -3.675 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.293     ; 4.293      ;
; -3.675 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.293     ; 4.293      ;
; -3.675 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.293     ; 4.293      ;
; -3.666 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 4.292      ;
; -3.666 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 4.292      ;
; -3.666 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 4.292      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.282     ; 4.292      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.282     ; 4.292      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.259     ; 4.294      ;
; -3.642 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.260     ; 4.293      ;
; -3.636 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.254     ; 4.293      ;
; -3.636 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.254     ; 4.293      ;
; -3.626 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 4.293      ;
; -3.626 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 4.293      ;
; -3.626 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 4.293      ;
; -3.622 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor           ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.241     ; 4.292      ;
; -3.587 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.205     ; 4.293      ;
; -3.587 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.205     ; 4.293      ;
; -3.587 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.205     ; 4.293      ;
; -3.587 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.205     ; 4.293      ;
; -3.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.508      ;
; -3.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.508      ;
; -3.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.508      ;
; -3.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.508      ;
; -3.583 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.508      ;
; -3.582 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.507      ;
; -3.582 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.507      ;
; -3.582 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.507      ;
; -3.582 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.507      ;
; -3.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.503      ;
; -3.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.503      ;
; -3.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.503      ;
; -3.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.503      ;
; -3.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.503      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.578 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1                ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.197     ; 4.292      ;
; -3.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.502      ;
; -3.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.502      ;
; -3.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.502      ;
; -3.577 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.014      ; 6.502      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.067      ; 6.507      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.499      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.496      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.498      ;
; 7.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.496      ;
; 7.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.496      ;
; 7.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.497      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.491      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.491      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.494      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.491      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.495      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.494      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.491      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.493      ;
; 7.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.491      ;
; 7.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.491      ;
; 7.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.939      ; 6.492      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.486      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.486      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.937      ; 6.489      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.934      ; 6.486      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.938      ; 6.490      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
; 7.709 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.940      ; 6.232      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 5.926      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.923      ;
; 1.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.534      ; 5.919      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.535      ; 5.920      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 5.923      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.534      ; 5.919      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 5.925      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 5.924      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.165      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.162      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.534      ; 6.158      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.535      ; 6.159      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.538      ; 6.162      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.534      ; 6.158      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.540      ; 6.164      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.539      ; 6.163      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.542      ; 6.178      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 5.924      ;
; 2.397 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.235      ; 5.924      ;
; 2.397 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.235      ; 5.924      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.231      ; 5.925      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.579 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.163      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.592 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.292      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.598 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.286      ; 6.176      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.163      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.028      ; 5.928      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.020      ; 5.929      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.020      ; 5.929      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.020      ; 5.929      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.020      ; 5.929      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.267      ; 6.176      ;
; 2.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.235      ; 6.163      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 82.99 MHz  ; 82.99 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 113.88 MHz ; 113.88 MHz      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ;      ;
; 132.24 MHz ; 132.24 MHz      ; cam_pclk                                              ;      ;
; 136.37 MHz ; 136.37 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -11.038 ; -346.258      ;
; cam_pclk                                              ; -6.562  ; -492.223      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 5.436   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 991.219 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.273 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.351 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 0.402 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.716 ; -367.893      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.664  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.949 ; 0.000         ;
; cam_pclk                                              ; 2.123 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -4.000  ; -277.925      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.670   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 9.357   ; 0.000         ;
; sys_clk                                               ; 9.855   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 499.766 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                   ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
; -11.038 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 9.584      ;
+---------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -6.562 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.182     ; 7.402      ;
; -6.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.098     ; 7.475      ;
; -6.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.098     ; 7.386      ;
; -6.319 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.750      ;
; -6.318 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.749      ;
; -6.318 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.749      ;
; -6.317 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.748      ;
; -6.315 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.746      ;
; -6.314 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.745      ;
; -6.314 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.745      ;
; -6.313 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.744      ;
; -6.312 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.743      ;
; -6.258 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.689      ;
; -6.257 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.688      ;
; -6.257 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.688      ;
; -6.256 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.687      ;
; -6.254 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.685      ;
; -6.253 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.684      ;
; -6.253 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.684      ;
; -6.252 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.683      ;
; -6.251 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.682      ;
; -6.249 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.049     ; 7.222      ;
; -6.240 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.625      ;
; -6.240 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.625      ;
; -6.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.622      ;
; -6.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.622      ;
; -6.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.622      ;
; -6.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.622      ;
; -6.236 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.621      ;
; -6.179 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.564      ;
; -6.179 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.564      ;
; -6.176 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.389      ;
; -6.176 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.561      ;
; -6.176 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.561      ;
; -6.176 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.561      ;
; -6.176 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.561      ;
; -6.175 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.388      ;
; -6.175 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.560      ;
; -6.149 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.234      ; 9.295      ;
; -6.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.017     ; 7.149      ;
; -6.088 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.234      ; 9.234      ;
; -6.073 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.286      ;
; -6.072 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.285      ;
; -6.014 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.227      ;
; -6.013 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.226      ;
; -6.006 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.805     ; 6.223      ;
; -6.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.182     ; 6.845      ;
; -5.983 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.414      ;
; -5.982 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.413      ;
; -5.982 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.413      ;
; -5.981 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.412      ;
; -5.979 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.410      ;
; -5.978 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.409      ;
; -5.978 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.409      ;
; -5.977 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.408      ;
; -5.976 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.407      ;
; -5.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.182     ; 6.803      ;
; -5.961 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.392      ;
; -5.961 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.392      ;
; -5.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.391      ;
; -5.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.391      ;
; -5.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.391      ;
; -5.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.391      ;
; -5.959 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.390      ;
; -5.959 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.390      ;
; -5.957 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.388      ;
; -5.957 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.388      ;
; -5.956 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.387      ;
; -5.956 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.387      ;
; -5.956 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.387      ;
; -5.956 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.387      ;
; -5.955 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.386      ;
; -5.955 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.386      ;
; -5.955 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.386      ;
; -5.954 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.385      ;
; -5.954 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.385      ;
; -5.954 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.385      ;
; -5.954 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.385      ;
; -5.953 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.384      ;
; -5.951 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.382      ;
; -5.950 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.381      ;
; -5.950 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.381      ;
; -5.949 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.380      ;
; -5.948 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                                                ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.519      ; 9.379      ;
; -5.940 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.182     ; 6.780      ;
; -5.917 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.130      ;
; -5.916 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.809     ; 6.129      ;
; -5.908 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.098     ; 6.832      ;
; -5.904 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.289      ;
; -5.904 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.289      ;
; -5.903 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.805     ; 6.120      ;
; -5.901 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.286      ;
; -5.901 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.286      ;
; -5.901 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.286      ;
; -5.901 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.286      ;
; -5.900 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.285      ;
; -5.882 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.267      ;
; -5.882 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.267      ;
; -5.882 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.267      ;
; -5.882 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 2.473      ; 9.267      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.722      ; 8.288      ;
; 5.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.723      ; 7.965      ;
; 5.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.724      ; 7.938      ;
; 6.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.722      ; 7.405      ;
; 6.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.724      ; 7.318      ;
; 6.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.724      ; 7.195      ;
; 6.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.723      ; 7.058      ;
; 6.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.723      ; 7.037      ;
; 6.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.723      ; 7.033      ;
; 6.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.724      ; 6.814      ;
; 7.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.724      ; 6.514      ;
; 7.951 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.853     ;
; 8.012 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.792     ;
; 8.287 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.517     ;
; 8.423 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.381     ;
; 8.478 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.326     ;
; 8.484 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.320     ;
; 8.532 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.272     ;
; 8.534 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.271     ;
; 8.585 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.219     ;
; 8.595 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.210     ;
; 8.666 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.139     ;
; 8.685 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.120     ;
; 8.698 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.107     ;
; 8.719 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 15.086     ;
; 8.742 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 15.062     ;
; 8.834 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 14.970     ;
; 8.870 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.935     ;
; 8.954 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.812      ; 14.850     ;
; 8.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.845     ;
; 8.963 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.842     ;
; 8.973 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.832     ;
; 8.979 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.826     ;
; 8.981 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.824     ;
; 8.992 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.813     ;
; 8.998 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.807     ;
; 9.002 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.803     ;
; 9.009 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.796     ;
; 9.021 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.784     ;
; 9.028 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.777     ;
; 9.048 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 10.878     ;
; 9.061 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.744     ;
; 9.067 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.738     ;
; 9.080 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.725     ;
; 9.099 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.706     ;
; 9.111 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 10.814     ;
; 9.115 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.690     ;
; 9.122 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.683     ;
; 9.123 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.682     ;
; 9.125 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.680     ;
; 9.143 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.662     ;
; 9.144 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.661     ;
; 9.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.568     ;
; 9.256 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.549     ;
; 9.257 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.548     ;
; 9.271 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.534     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 10.639     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.286 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.718     ;
; 9.288 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.517     ;
; 9.294 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.511     ;
; 9.318 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.487     ;
; 9.325 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.480     ;
; 9.329 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.476     ;
; 9.342 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.463     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.347 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.090      ; 14.657     ;
; 9.348 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.457     ;
; 9.359 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.446     ;
; 9.364 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.441     ;
; 9.365 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.440     ;
; 9.398 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.094      ; 14.725     ;
; 9.417 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.388     ;
; 9.423 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 10.502     ;
; 9.433 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.372     ;
; 9.434 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.371     ;
; 9.435 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.370     ;
; 9.459 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 4.094      ; 14.664     ;
; 9.491 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.314     ;
; 9.494 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.311     ;
; 9.504 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.301     ;
; 9.505 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.300     ;
; 9.512 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.293     ;
; 9.536 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 10.388     ;
; 9.552 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.253     ;
; 9.573 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 3.813      ; 14.232     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 991.219 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 8.704      ;
; 991.718 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 8.205      ;
; 992.202 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.089     ; 7.701      ;
; 992.548 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 7.363      ;
; 992.830 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 7.081      ;
; 993.069 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.842      ;
; 993.255 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.656      ;
; 993.470 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 6.430      ;
; 993.489 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.422      ;
; 993.530 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.381      ;
; 993.537 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.374      ;
; 993.772 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.081     ; 6.139      ;
; 993.812 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 6.088      ;
; 993.874 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.099     ; 6.019      ;
; 994.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.875      ;
; 994.233 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 5.667      ;
; 994.288 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 5.635      ;
; 994.375 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.541      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 5.560      ;
; 994.388 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.532      ;
; 994.410 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 5.490      ;
; 994.448 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.473      ;
; 994.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.057     ; 5.461      ;
; 994.479 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.437      ;
; 994.516 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 5.384      ;
; 994.577 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.343      ;
; 994.582 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.338      ;
; 994.602 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 5.314      ;
; 994.611 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.309      ;
; 994.635 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done       ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.285      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.655 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.266      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.755 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 5.166      ;
; 994.761 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.159      ;
; 994.804 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 5.096      ;
; 994.840 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.057     ; 5.095      ;
; 994.850 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 5.050      ;
; 994.862 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.058      ;
; 994.873 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.065     ; 5.054      ;
; 994.910 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 5.010      ;
; 994.938 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.982      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.034 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.887      ;
; 995.058 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.065     ; 4.869      ;
; 995.063 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.065     ; 4.864      ;
; 995.076 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.057     ; 4.859      ;
; 995.093 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.828      ;
; 995.127 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.793      ;
; 995.202 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.729      ;
; 995.223 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                      ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.078     ; 4.691      ;
; 995.262 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.658      ;
; 995.273 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.648      ;
; 995.297 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.623      ;
; 995.307 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.613      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.611      ;
; 995.309 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.612      ;
; 995.317 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.603      ;
; 995.320 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.061     ; 4.611      ;
; 995.322 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.594      ;
; 995.331 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.590      ;
; 995.351 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.071     ; 4.570      ;
; 995.365 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.092     ; 4.535      ;
; 995.372 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.076     ; 4.544      ;
; 995.380 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.069     ; 4.543      ;
; 995.385 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.535      ;
; 995.437 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.483      ;
; 995.439 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.481      ;
; 995.455 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.465      ;
; 995.501 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.057     ; 4.434      ;
; 995.502 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.072     ; 4.418      ;
; 995.517 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 4.422      ;
; 995.517 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 4.422      ;
; 995.517 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 4.422      ;
; 995.517 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 4.422      ;
; 995.517 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.053     ; 4.422      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.111      ;
; 0.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.108      ;
; 0.362 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.160      ;
; 0.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.760      ;
; 0.428 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.674      ; 1.332      ;
; 0.430 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.112      ; 0.739      ;
; 0.437 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.547      ; 1.179      ;
; 0.445 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                          ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.100      ; 0.767      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.100      ; 0.770      ;
; 0.494 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                        ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                     ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.739      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.341      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.634      ; 1.368      ;
; 0.505 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.466      ; 1.166      ;
; 0.525 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 1.045      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.891      ;
; 0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.902      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.399      ;
; 0.588 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.552      ; 1.335      ;
; 0.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.943      ;
; 0.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.390      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.848      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.962      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.965      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.414      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.568      ; 1.419      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.985      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 0.987      ;
; 0.635 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.881      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.886      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.947      ;
; 0.650 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                                                                                                    ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.552      ; 1.397      ;
; 0.651 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.890      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.872      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.674      ; 1.576      ;
; 0.675 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.920      ;
; 0.678 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.923      ;
; 0.680 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.552      ; 1.427      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.100      ; 0.987      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.100      ; 0.993      ;
; 0.715 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.954      ;
; 0.722 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.961      ;
; 0.724 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.963      ;
; 0.727 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.966      ;
; 0.734 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.979      ;
; 0.735 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.983      ;
; 0.738 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.634      ; 1.604      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.674      ; 1.644      ;
; 0.741 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.980      ;
; 0.742 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.987      ;
; 0.743 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.982      ;
; 0.744 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.983      ;
; 0.745 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.984      ;
; 0.748 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.987      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.003      ;
; 0.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.007      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.009      ;
; 0.769 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 1.014      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.610      ;
; 0.780 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.482      ; 1.457      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.159      ; 1.135      ;
; 0.787 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 1.307      ;
; 0.787 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.556      ; 1.538      ;
; 0.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.034      ;
; 0.791 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 1.093      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.634      ; 1.666      ;
; 0.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.648      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.608      ; 1.654      ;
; 0.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.006     ; 1.019      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.161      ; 1.189      ;
; 0.849 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.361      ; 1.405      ;
; 0.863 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 1.108      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.351 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.719      ;
; 0.371 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.669      ;
; 0.395 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.693      ;
; 0.397 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                              ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.684      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                              ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.433 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 4.800      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.177      ; 4.866      ;
; 0.513 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.881      ;
; 0.515 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.167      ; 4.877      ;
; 0.517 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.885      ;
; 0.531 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.899      ;
; 0.557 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.925      ;
; 0.574 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.177      ; 4.946      ;
; 0.584 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 4.951      ;
; 0.589 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.957      ;
; 0.589 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.957      ;
; 0.594 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.177      ; 4.966      ;
; 0.603 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 4.971      ;
; 0.612 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 4.979      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.200      ;
; 0.626 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 4.993      ;
; 0.640 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.008      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.926      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.927      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.928      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.931      ;
; 0.672 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.040      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.263      ; 5.156      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.945      ;
; 0.679 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.047      ;
; 0.681 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.167      ; 5.043      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.951      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.691 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.061      ;
; 0.695 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.167      ; 5.057      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.067      ;
; 0.700 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 5.067      ;
; 0.707 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                        ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.177      ; 5.087      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.292      ;
; 0.723 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.091      ;
; 0.725 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 5.092      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.304      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.729 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.174      ; 5.098      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.305      ;
; 0.731 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.262      ; 5.211      ;
; 0.735 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                         ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.737 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.105      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.347      ; 1.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.321      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.013      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.324      ;
; 0.750 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 5.117      ;
; 0.750 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.172      ; 5.117      ;
; 0.751 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.119      ;
; 0.751 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.119      ;
; 0.753 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.167      ; 5.115      ;
; 0.753 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.167      ; 5.115      ;
; 0.755 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10]                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.173      ; 5.123      ;
; 0.760 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[9]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.444      ; 5.394      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.996      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.095      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.714      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.100      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.035      ;
; 0.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.039      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.117      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.054      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.111      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.224      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.867      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.869      ;
; 0.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.237      ;
; 0.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.239      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.248      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.256      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.260      ;
; 0.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.889      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.276      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.915      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.916      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.285      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.301      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.305      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.307      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.320      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.957      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.330      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.345      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.470 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.739      ;
; 0.484 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.751      ;
; 0.516 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.783      ;
; 0.617 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.882      ;
; 0.647 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.914      ;
; 0.650 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.916      ;
; 0.681 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.948      ;
; 0.690 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.957      ;
; 0.694 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.966      ;
; 0.703 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.970      ;
; 0.710 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.976      ;
; 0.725 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 0.992      ;
; 0.727 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.993      ;
; 0.727 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.993      ;
; 0.729 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.995      ;
; 0.737 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.005      ;
; 0.742 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.008      ;
; 0.748 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.013      ;
; 0.748 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.013      ;
; 0.749 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.014      ;
; 0.750 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.015      ;
; 0.751 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.016      ;
; 0.752 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.018      ;
; 0.755 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.021      ;
; 0.756 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.023      ;
; 0.769 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.036      ;
; 0.770 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.036      ;
; 0.773 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.039      ;
; 0.833 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.099      ;
; 0.855 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.082      ; 1.132      ;
; 0.859 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.125      ;
; 0.859 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.125      ;
; 0.868 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.135      ;
; 0.914 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.180      ;
; 0.919 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.195      ;
; 0.935 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_exec          ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.065      ; 1.195      ;
; 0.945 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.212      ;
; 0.961 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.236      ;
; 0.979 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.246      ;
; 0.984 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.250      ;
; 0.996 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.261      ;
; 1.006 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.078      ; 1.279      ;
; 1.013 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.279      ;
; 1.015 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.290      ;
; 1.028 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.295      ;
; 1.033 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.300      ;
; 1.038 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.305      ;
; 1.046 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.313      ;
; 1.051 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.317      ;
; 1.056 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.322      ;
; 1.061 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.327      ;
; 1.061 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.327      ;
; 1.062 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.328      ;
; 1.064 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.330      ;
; 1.070 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.336      ;
; 1.079 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.345      ;
; 1.085 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.351      ;
; 1.092 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.358      ;
; 1.101 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.083      ; 1.379      ;
; 1.107 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.373      ;
; 1.113 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.380      ;
; 1.115 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.382      ;
; 1.117 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.384      ;
; 1.118 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.385      ;
; 1.121 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.386      ;
; 1.135 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.402      ;
; 1.138 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.409      ;
; 1.145 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.412      ;
; 1.150 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[15]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.081      ; 1.428      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -3.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.649     ; 3.979      ;
; -3.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.649     ; 3.979      ;
; -3.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.649     ; 3.979      ;
; -3.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.649     ; 3.979      ;
; -3.716 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.649     ; 3.979      ;
; -3.710 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.645     ; 3.977      ;
; -3.710 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.645     ; 3.977      ;
; -3.710 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.645     ; 3.977      ;
; -3.710 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.645     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.663 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.598     ; 3.977      ;
; -3.613 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.548     ; 3.977      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.559 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.123     ; 4.115      ;
; -3.376 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.317     ; 3.971      ;
; -3.376 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[5]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.317     ; 3.971      ;
; -3.376 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[6]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.317     ; 3.971      ;
; -3.344 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 3.971      ;
; -3.344 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 3.971      ;
; -3.344 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 3.971      ;
; -3.344 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.285     ; 3.971      ;
; -3.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.044      ;
; -3.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.044      ;
; -3.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.044      ;
; -3.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.044      ;
; -3.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.044      ;
; -3.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.042      ;
; -3.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.042      ;
; -3.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.042      ;
; -3.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.042      ;
; -3.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.792      ; 6.042      ;
; -3.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.044      ;
; -3.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.044      ;
; -3.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.044      ;
; -3.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.044      ;
; -3.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.042      ;
; -3.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.042      ;
; -3.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.042      ;
; -3.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.796      ; 6.042      ;
; -3.334 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.274     ; 3.972      ;
; -3.334 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.274     ; 3.972      ;
; -3.334 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.274     ; 3.972      ;
; -3.333 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.274     ; 3.971      ;
; -3.333 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.274     ; 3.971      ;
; -3.313 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.254     ; 3.971      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.310 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.250     ; 3.972      ;
; -3.308 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.245     ; 3.975      ;
; -3.308 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.245     ; 3.975      ;
; -3.291 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor           ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.232     ; 3.971      ;
; -3.289 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.230     ; 3.971      ;
; -3.289 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.230     ; 3.971      ;
; -3.289 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.230     ; 3.971      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.041      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
; -3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.843      ; 6.039      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.694      ; 6.032      ;
; 7.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.034      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.032      ;
; 7.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.033      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.690      ; 6.026      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.694      ; 6.030      ;
; 7.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 6.032      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.030      ;
; 7.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.696      ; 6.031      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.691      ; 6.025      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.691      ; 6.025      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.690      ; 6.024      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 6.029      ;
; 7.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.691      ; 6.023      ;
; 7.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.691      ; 6.023      ;
; 7.909 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.694      ; 5.787      ;
; 7.909 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.695      ; 5.788      ;
; 7.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 5.789      ;
; 7.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 5.789      ;
; 7.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 5.789      ;
; 7.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.697      ; 5.789      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.402      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.395      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.395      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.395      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.399      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.401      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.400      ;
; 1.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.608      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.601      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.601      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.230      ; 5.601      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.234      ; 5.605      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 5.607      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.606      ;
; 1.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 5.624      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.627      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.627      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.627      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.627      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 5.627      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.136 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.401      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.400      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.402      ;
; 2.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.937      ; 5.401      ;
; 2.189 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.937      ; 5.401      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.607      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.348 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.003      ; 5.626      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.606      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.990      ; 5.626      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.374 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.976      ; 5.625      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.390 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.740      ; 5.405      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.608      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.608      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.608      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.608      ;
; 2.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 5.608      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.866  ; -153.659      ;
; cam_pclk                                              ; -2.653  ; -149.812      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.704   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 995.658 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.053 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.156 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.160 ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 0.187 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.227 ; -116.209      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 8.780  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.520 ; 0.000         ;
; cam_pclk                                              ; 0.867 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -3.000  ; -220.279      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734   ; 0.000         ;
; sys_clk                                               ; 9.423   ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 9.601   ; 0.000         ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 499.763 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                   ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]  ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
; -4.866 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23] ; cam_pclk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 4.490      ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.040     ; 3.620      ;
; -2.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.064     ; 3.538      ;
; -2.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.040     ; 3.544      ;
; -2.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.029     ; 3.431      ;
; -2.407 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.014     ; 3.400      ;
; -2.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.040     ; 3.332      ;
; -2.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.064     ; 3.302      ;
; -2.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.064     ; 3.253      ;
; -2.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.064     ; 3.220      ;
; -2.237 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.399      ;
; -2.236 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.398      ;
; -2.236 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.398      ;
; -2.234 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.396      ;
; -2.232 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.394      ;
; -2.232 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.394      ;
; -2.231 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.393      ;
; -2.231 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.393      ;
; -2.230 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.392      ;
; -2.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.064     ; 3.144      ;
; -2.200 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.151      ;
; -2.199 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.361      ;
; -2.198 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.360      ;
; -2.198 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.360      ;
; -2.196 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.358      ;
; -2.194 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.356      ;
; -2.194 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.356      ;
; -2.193 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.355      ;
; -2.193 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.355      ;
; -2.192 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.265      ; 4.354      ;
; -2.187 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.078      ; 3.272      ;
; -2.177 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.148      ;
; -2.176 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.147      ;
; -2.176 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.147      ;
; -2.174 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.145      ;
; -2.172 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.143      ;
; -2.172 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.143      ;
; -2.171 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.142      ;
; -2.171 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.142      ;
; -2.170 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.141      ;
; -2.168 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.312      ;
; -2.168 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.312      ;
; -2.165 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.309      ;
; -2.165 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.309      ;
; -2.164 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.836      ;
; -2.164 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.308      ;
; -2.164 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.308      ;
; -2.164 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.308      ;
; -2.163 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.835      ;
; -2.154 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.125      ;
; -2.154 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.125      ;
; -2.153 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.124      ;
; -2.152 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.123      ;
; -2.152 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.123      ;
; -2.151 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.122      ;
; -2.151 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.122      ;
; -2.143 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.246      ;
; -2.143 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.246      ;
; -2.142 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.245      ;
; -2.141 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.040     ; 3.108      ;
; -2.141 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.244      ;
; -2.141 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.244      ;
; -2.140 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.243      ;
; -2.140 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.243      ;
; -2.140 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.111      ;
; -2.138 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.036     ; 3.109      ;
; -2.137 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.158      ; 4.192      ;
; -2.136 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.808      ;
; -2.135 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.807      ;
; -2.130 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.274      ;
; -2.130 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.274      ;
; -2.129 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.232      ;
; -2.127 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.096      ; 3.230      ;
; -2.127 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.271      ;
; -2.127 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.271      ;
; -2.126 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.270      ;
; -2.126 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.270      ;
; -2.126 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.247      ; 4.270      ;
; -2.123 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.074      ;
; -2.119 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.145     ; 2.981      ;
; -2.119 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.070      ;
; -2.110 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.061      ;
; -2.110 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.061      ;
; -2.108 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.059      ;
; -2.107 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.058      ;
; -2.107 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.058      ;
; -2.107 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.058      ;
; -2.107 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.779      ;
; -2.106 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.011     ; 3.102      ;
; -2.106 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.057      ;
; -2.106 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.057      ;
; -2.106 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.057      ;
; -2.106 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.335     ; 2.778      ;
; -2.103 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.054      ;
; -2.103 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.054      ;
; -2.103 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.054      ;
; -2.102 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]                                                                                         ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.056     ; 3.053      ;
; -2.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk                                              ; cam_pclk    ; 1.000        ; -0.023     ; 3.085      ;
; -2.099 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk    ; 1.000        ; 1.158      ; 4.154      ;
; -2.095 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.078      ; 3.180      ;
; -2.094 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                                                                                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]                                                                                          ; cam_pclk                                              ; cam_pclk    ; 1.000        ; 0.078      ; 3.179      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.704  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.944      ;
; 7.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.662      ; 3.837      ;
; 7.950  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.698      ;
; 8.097  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.551      ;
; 8.103  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.545      ;
; 8.149  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.662      ; 3.500      ;
; 8.284  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.364      ;
; 8.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.662      ; 3.354      ;
; 8.299  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.662      ; 3.350      ;
; 8.324  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.661      ; 3.324      ;
; 8.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.662      ; 3.048      ;
; 14.426 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.263      ;
; 14.499 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.190      ;
; 14.602 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.087      ;
; 14.612 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.077      ;
; 14.638 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.051      ;
; 14.657 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.032      ;
; 14.667 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 7.022      ;
; 14.714 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.975      ;
; 14.727 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.962      ;
; 14.740 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.949      ;
; 14.756 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.933      ;
; 14.763 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.926      ;
; 14.775 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.914      ;
; 14.775 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.914      ;
; 14.843 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.846      ;
; 14.848 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.841      ;
; 14.853 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.836      ;
; 14.854 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.835      ;
; 14.854 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.835      ;
; 14.858 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.831      ;
; 14.873 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.816      ;
; 14.879 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.810      ;
; 14.898 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.791      ;
; 14.900 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.789      ;
; 14.915 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.774      ;
; 14.924 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.765      ;
; 14.926 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.763      ;
; 14.934 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.755      ;
; 14.938 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.751      ;
; 14.939 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.750      ;
; 14.941 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.748      ;
; 14.943 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.746      ;
; 14.951 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.738      ;
; 14.955 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.734      ;
; 14.960 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.729      ;
; 14.968 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.721      ;
; 14.975 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.714      ;
; 14.998 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.691      ;
; 15.001 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.688      ;
; 15.005 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.684      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.008 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.793      ;
; 15.020 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.669      ;
; 15.036 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[3]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.653      ;
; 15.045 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.644      ;
; 15.055 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.634      ;
; 15.059 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.630      ;
; 15.064 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.625      ;
; 15.067 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.854      ; 6.786      ;
; 15.068 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.621      ;
; 15.074 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.615      ;
; 15.078 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.611      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[1]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[2]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[3]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[4]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[5]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[6]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[7]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.081 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[8]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.720      ;
; 15.085 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.604      ;
; 15.089 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.600      ;
; 15.095 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.594      ;
; 15.097 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.592      ;
; 15.099 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.590      ;
; 15.099 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.590      ;
; 15.106 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[13]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.583      ;
; 15.113 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.031     ; 4.833      ;
; 15.123 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.566      ;
; 15.137 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.552      ;
; 15.137 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.552      ;
; 15.140 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.854      ; 6.713      ;
; 15.141 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.031     ; 4.805      ;
; 15.145 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.544      ;
; 15.157 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.532      ;
; 15.175 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.514      ;
; 15.176 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.513      ;
; 15.177 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[7]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.512      ;
; 15.181 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.508      ;
; 15.183 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.712      ; 6.506      ;
; 15.184 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[4]                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|q_b[0]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.856      ; 6.617      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 995.658 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 4.285      ;
; 995.835 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 4.108      ;
; 996.181 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.050     ; 3.746      ;
; 996.348 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.588      ;
; 996.490 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.446      ;
; 996.622 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.314      ;
; 996.691 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.245      ;
; 996.773 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 3.158      ;
; 996.817 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.119      ;
; 996.832 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.104      ;
; 996.897 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 3.039      ;
; 996.960 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.041     ; 2.976      ;
; 996.963 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.968      ;
; 997.006 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.055     ; 2.916      ;
; 997.130 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.813      ;
; 997.153 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.778      ;
; 997.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.743      ;
; 997.210 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.730      ;
; 997.235 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.707      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.254 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.022     ; 2.701      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.264 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.677      ;
; 997.286 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.027     ; 2.664      ;
; 997.297 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.643      ;
; 997.298 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[6]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.633      ;
; 997.301 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.630      ;
; 997.306 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.634      ;
; 997.307 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.634      ;
; 997.373 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.569      ;
; 997.379 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.561      ;
; 997.387 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.555      ;
; 997.402 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done       ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.539      ;
; 997.421 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.510      ;
; 997.427 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.029     ; 2.521      ;
; 997.439 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.027     ; 2.511      ;
; 997.460 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.482      ;
; 997.470 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.470      ;
; 997.470 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.461      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.474 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.467      ;
; 997.524 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.029     ; 2.424      ;
; 997.530 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.029     ; 2.418      ;
; 997.532 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.408      ;
; 997.543 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.397      ;
; 997.550 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.390      ;
; 997.570 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.027     ; 2.380      ;
; 997.577 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.363      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.582 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.359      ;
; 997.584 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.357      ;
; 997.589 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.031     ; 2.357      ;
; 997.590 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.350      ;
; 997.606 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.334      ;
; 997.620 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.320      ;
; 997.646 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.031     ; 2.300      ;
; 997.654 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.286      ;
; 997.662 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.046     ; 2.269      ;
; 997.669 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.271      ;
; 997.683 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.258      ;
; 997.695 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.245      ;
; 997.711 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.230      ;
; 997.740 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                      ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.201      ;
; 997.742 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.198      ;
; 997.745 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.196      ;
; 997.746 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.036     ; 2.195      ;
; 997.752 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.188      ;
; 997.759 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.034     ; 2.184      ;
; 997.759 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.181      ;
; 997.788 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.154      ;
; 997.792 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr           ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_out                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.043     ; 2.142      ;
; 997.811 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.129      ;
; 997.811 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.027     ; 2.139      ;
; 997.825 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_exec          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.029     ; 2.123      ;
; 997.828 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.035     ; 2.114      ;
; 997.836 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.037     ; 2.104      ;
; 997.855 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 1000.000     ; -0.031     ; 2.091      ;
+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.490      ;
; 0.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.286      ; 0.493      ;
; 0.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.286      ; 0.516      ;
; 0.144 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.354      ; 0.602      ;
; 0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.598      ;
; 0.185 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.046      ; 0.315      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.337      ;
; 0.201 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.042      ; 0.329      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                        ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                          ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.645      ;
; 0.220 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.231      ; 0.535      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.633      ;
; 0.230 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.138      ; 0.472      ;
; 0.236 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.210      ; 0.530      ;
; 0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.286      ; 0.640      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.396      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.286      ; 0.649      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.403      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.403      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.286      ; 0.650      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.374      ;
; 0.268 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.030      ; 0.382      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.414      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.379      ;
; 0.277 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.234      ; 0.595      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.354      ; 0.735      ;
; 0.279 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.385      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.047      ; 0.411      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.394      ;
; 0.287 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.395      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.431      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.431      ;
; 0.290 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.398      ;
; 0.293 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                                                                                                    ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.234      ; 0.611      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.738      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.042      ; 0.433      ;
; 0.307 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.138      ; 0.549      ;
; 0.309 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.415      ;
; 0.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.042      ; 0.436      ;
; 0.313 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.420      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.354      ; 0.775      ;
; 0.319 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                      ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.234      ; 0.641      ;
; 0.325 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.433      ;
; 0.325 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.433      ;
; 0.325 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                       ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.438      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.709      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.215      ; 1.711      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.441      ;
; 0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.771      ;
; 0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.745      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.443      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 0.772      ;
; 0.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.047      ; 0.468      ;
; 0.345 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.453      ;
; 0.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.453      ;
; 0.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.059      ; 0.489      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.012      ; 0.443      ;
; 0.354 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.172      ; 0.610      ;
; 0.358 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                          ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.466      ;
; 0.364 ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                                                                                                   ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.472      ;
; 0.365 ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.473      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.156 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.307      ;
; 0.163 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.068     ; 0.314      ;
; 0.186 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|div_4_cnt                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                  ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_12_5m                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                    ; lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|clk_25m                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.245 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.215      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.545      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.406      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.409      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.879      ; 2.262      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.305 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                            ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.590      ;
; 0.307 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.884      ; 2.275      ;
; 0.308 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.889      ; 2.281      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.593      ;
; 0.312 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.282      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.597      ;
; 0.317 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.599      ;
; 0.318 ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                             ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.600      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.604      ;
; 0.323 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.293      ;
; 0.327 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.297      ;
; 0.328 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.298      ;
; 0.328 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.298      ;
; 0.330 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[1]                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.889      ; 2.303      ;
; 0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.617      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.460      ;
; 0.346 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[6]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.316      ;
; 0.349 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.889      ; 2.322      ;
; 0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.633      ;
; 0.353 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.889      ; 2.326      ;
; 0.355 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.884      ; 2.323      ;
; 0.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.476      ;
; 0.356 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.326      ;
; 0.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.477      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.642      ;
; 0.362 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.332      ;
; 0.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.486      ;
; 0.366 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[12]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.879      ; 2.329      ;
; 0.366 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[2]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.886      ; 2.336      ;
; 0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[8]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.879      ; 2.340      ;
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.498      ;
; 0.381 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[14]                                                                                                                     ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.879      ; 2.344      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.503      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.507      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.509      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
; 0.392 ; lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[9]                                                                                                                      ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.887      ; 2.363      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.442      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.457      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.459      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.468      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.501      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.558      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.565      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.564      ;
; 0.247 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.571      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.572      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.573      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.581      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.386      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.386      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.584      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.590      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.593      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.397      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.397      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.593      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.598      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.602      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[9]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.619      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.618      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[3]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[2]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.315      ;
; 0.216 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.336      ;
; 0.219 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.339      ;
; 0.264 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[13]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[5]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.383      ;
; 0.267 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.390      ;
; 0.286 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.407      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.423      ;
; 0.305 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.313 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[0]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[1]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[2]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[5]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[4]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.446      ;
; 0.330 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.450      ;
; 0.330 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|st_done                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.452      ;
; 0.335 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[1]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.454      ;
; 0.341 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[4]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.042      ; 0.469      ;
; 0.343 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.463      ;
; 0.347 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[0]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.466      ;
; 0.368 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.489      ;
; 0.386 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.506      ;
; 0.391 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|sda_dir                         ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.511      ;
; 0.416 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|i2c_done                        ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.536      ;
; 0.417 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[3]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.040      ; 0.541      ;
; 0.430 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[10]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.549      ;
; 0.432 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_exec          ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.029      ; 0.545      ;
; 0.435 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_sladdr             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_addr8              ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.558      ;
; 0.437 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_idle               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|scl                             ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.557      ;
; 0.438 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[6]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.557      ;
; 0.440 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[11]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.560      ;
; 0.447 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.569      ;
; 0.450 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[12]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.044      ; 0.578      ;
; 0.456 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[2] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[5]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[6]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.587      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[1]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[3]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[0]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[2]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cnt[4]                          ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[7]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|data_wr_t[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.600      ;
; 0.485 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.605      ;
; 0.488 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.608      ;
; 0.496 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[15]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|addr_t[7]                       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.040      ; 0.620      ;
; 0.497 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[14]      ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.042      ; 0.623      ;
; 0.499 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.622      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_data_wr            ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|cur_state.st_stop               ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.033      ; 0.627      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[9]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.636      ;
; 0.511 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[7] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[9] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.632      ;
; 0.513 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[5] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[8] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[1] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[4] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[3] ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[6] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]   ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|i2c_data[8]       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.041      ; 0.641      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.227 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 1.880      ;
; -1.227 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 1.880      ;
; -1.227 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 1.880      ;
; -1.227 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 1.880      ;
; -1.227 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.244     ; 1.880      ;
; -1.218 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.236     ; 1.879      ;
; -1.218 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.236     ; 1.879      ;
; -1.218 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.236     ; 1.879      ;
; -1.218 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.236     ; 1.879      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.197 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.216     ; 1.878      ;
; -1.180 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.199     ; 1.878      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[7]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[10]~_Duplicate_1    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[8]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel[9]~_Duplicate_1     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[6]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[5]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[4]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.129 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel[3]                  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; 0.018      ; 1.929      ;
; -1.064 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[8]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.088     ; 1.873      ;
; -1.064 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[5]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.088     ; 1.873      ;
; -1.064 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[6]                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.088     ; 1.873      ;
; -1.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.077     ; 1.873      ;
; -1.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.077     ; 1.873      ;
; -1.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.077     ; 1.873      ;
; -1.053 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.077     ; 1.873      ;
; -1.052 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.073     ; 1.876      ;
; -1.052 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.073     ; 1.876      ;
; -1.044 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.067     ; 1.874      ;
; -1.044 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.067     ; 1.874      ;
; -1.044 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.067     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[0]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[1]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[2]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[3]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[4]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[5]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[6]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[7]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[8]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[9]                    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.041 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_cnt[10]                   ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.874      ;
; -1.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.872      ;
; -1.039 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.064     ; 1.872      ;
; -1.036 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.060     ; 1.873      ;
; -1.035 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.876      ;
; -1.035 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.876      ;
; -1.035 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.876      ;
; -1.035 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.876      ;
; -1.032 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag       ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.873      ;
; -1.032 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.873      ;
; -1.032 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.056     ; 1.873      ;
; -1.024 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor           ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.872      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                 ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.023 ; ov7725_dri:u_ov7725_dri|i2c_ov7725_rgb565_cfg:u_i2c_cfg|init_done                               ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1                ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk    ; 1.000        ; -0.045     ; 1.875      ;
; -1.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.860      ;
; -1.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.860      ;
; -1.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.860      ;
; -1.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.860      ;
; -1.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.860      ;
; -1.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.853      ;
; -1.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.853      ;
; -1.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.853      ;
; -1.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.853      ;
; -1.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.948      ; 2.853      ;
; -1.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.858      ;
; -1.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.858      ;
; -1.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.858      ;
; -1.005 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.858      ;
; -0.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.851      ;
; -0.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.851      ;
; -0.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.851      ;
; -0.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.956      ; 2.851      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[0]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[1]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[2]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[3]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[4]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
; -0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_cnt[5]                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 2.858      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.850      ;
; 8.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.644      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.852      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.844      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.844      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.848      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.844      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.851      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.849      ;
; 8.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.644      ; 2.850      ;
; 8.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.843      ;
; 8.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.644      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.845      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.837      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.837      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.642      ; 2.841      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.638      ; 2.837      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.645      ; 2.844      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.842      ;
; 8.788 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.644      ; 2.843      ;
; 8.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.643      ; 2.696      ;
; 8.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.644      ; 2.697      ;
; 8.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.698      ;
; 8.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.698      ;
; 8.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.698      ;
; 8.935 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.646      ; 2.698      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.545      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.537      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.541      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.537      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.544      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.542      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.919      ; 2.543      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.919      ; 2.543      ;
; 0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.538      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.645      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.637      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[10]      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.641      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.637      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|data_req       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_xpos[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.644      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|pixel_ypos[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.918      ; 2.642      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|data_val     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.919      ; 2.643      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_de         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.919      ; 2.643      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_cnt[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.638      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_cnt[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.647      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.543      ;
; 0.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.543      ;
; 0.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.543      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.544      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[12]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[13]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[8]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[7]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[1]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[2]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.543      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.643      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.512      ; 2.645      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.643      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d0                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_href_d1                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cam_vsync_d1                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.405      ; 2.547      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[3]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[4]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[6]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[10]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.503      ; 2.645      ;
; 0.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|data_valid_tailor           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.401      ; 2.544      ;
; 0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.643      ;
; 0.985 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.643      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.644      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.645      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.645      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.393      ; 2.545      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.393      ; 2.545      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.393      ; 2.545      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|wr_data_tailor[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.494      ; 2.646      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.394      ; 2.548      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.394      ; 2.548      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.394      ; 2.548      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.394      ; 2.548      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a[14]                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.489      ; 2.643      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+--------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -12.162  ; 0.053 ; -4.053   ; 0.520   ; -4.000              ;
;  cam_pclk                                              ; -6.872   ; 0.053 ; -4.053   ; 0.867   ; -4.000              ;
;  ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 990.559  ; 0.187 ; N/A      ; N/A     ; 499.763             ;
;  sys_clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -12.162  ; 0.160 ; N/A      ; N/A     ; 4.670               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 5.343    ; 0.156 ; 7.442    ; 0.520   ; 9.357               ;
; Design-wide TNS                                        ; -909.735 ; 0.0   ; -404.984 ; 0.0     ; -278.055            ;
;  cam_pclk                                              ; -527.496 ; 0.000 ; -404.984 ; 0.000   ; -278.055            ;
;  ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -382.239 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[11]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[12]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[13]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[14]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[15]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_pclk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_href                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_vsync               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sgm_ctrl   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 9515     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk                                              ; 34199    ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 1134     ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 47873    ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5638     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 439518   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 9515     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; cam_pclk                                              ; 34199    ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; 1134     ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 47873    ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5638     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 439518   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk                                              ; 111      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 333      ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 141      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; cam_pclk                                              ; 111      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 333      ; 0        ; 0        ; 0        ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 47       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 141      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 716   ; 716  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 295   ; 295  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                ; Clock                                                 ; Type      ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; cam_pclk                                              ; cam_pclk                                              ; Base      ; Constrained ;
; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk     ; Generated ; Constrained ;
; sys_clk                                               ; sys_clk                                               ; Base      ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cam_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_scl        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_sda        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_pclk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; cam_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_vsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_scl        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cam_sda        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_pclk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu May 09 19:47:13 2024
Info: Command: quartus_sta ov7725_lcd -c ov7725_lcd
Info: qsta_default_script.tcl version: #2
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5mj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_ilj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'ov7725_lcd.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.162            -382.239 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.872            -527.496 cam_pclk 
    Info (332119):     5.343               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   990.559               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 cam_pclk 
    Info (332119):     0.423               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.433               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -4.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.053            -404.984 cam_pclk 
    Info (332119):     7.442               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.152               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.340               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -278.055 cam_pclk 
    Info (332119):     4.702               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.505               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 sys_clk 
    Info (332119):   499.780               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.038            -346.258 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.562            -492.223 cam_pclk 
    Info (332119):     5.436               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   991.219               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.273               0.000 cam_pclk 
    Info (332119):     0.351               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.383               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -3.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.716            -367.893 cam_pclk 
    Info (332119):     7.664               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.949               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.123               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -277.925 cam_pclk 
    Info (332119):     4.670               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.357               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 sys_clk 
    Info (332119):   499.766               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam_pclk (Rise) to cam_pclk (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.866            -153.659 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.653            -149.812 cam_pclk 
    Info (332119):     7.704               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   995.658               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 cam_pclk 
    Info (332119):     0.156               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.160               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -1.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.227            -116.209 cam_pclk 
    Info (332119):     8.780               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.520               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.867               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -220.279 cam_pclk 
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.601               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.763               0.000 ov7725_dri:u_ov7725_dri|i2c_dri:u_i2c_dri|dri_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Thu May 09 19:47:15 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


