Fitter Status : Successful - Mon Jun 19 22:05:59 2017
Quartus II Version : 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition
Revision Name : VHDLproject
Top-level Entity Name : VHDLproject
Family : Stratix III
Device : EP3SL70F484C4
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 39 / 54,000 ( < 1 % )
    Memory ALUTs : 0 / 27,000 ( 0 % )
    Dedicated logic registers : 0 / 54,000 ( 0 % )
Total registers : 0
Total pins : 15 / 296 ( 5 % )
Total virtual pins : 0
Total block memory bits : 0 / 2,267,136 ( 0 % )
DSP block 18-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
