// Seed: 1401713850
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    output wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  wor  id_6
);
  assign id_2 = 1;
  module_2();
  tri0 id_8;
  assign id_2 = id_5 ? id_5 : id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri1 id_3
);
  wire id_5;
  and (id_2, id_1, id_5);
  module_0(
      id_0, id_0, id_2, id_3, id_0, id_1, id_0
  );
endmodule
module module_2;
  always @(('h0 ? id_1 : 1) or posedge 1) id_1 = (id_1);
endmodule
