[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 171
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsignedParam/dut.sv
n<> u<170> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<170> s<169> l<1:1>
  n<> u<169> t<Source_text> p<170> c<8> l<1:1> el<13:10>
    n<> u<8> t<Description> p<169> c<7> s<168> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
    n<> u<168> t<Description> p<169> c<167> l<4:1> el<13:10>
      n<> u<167> t<Module_declaration> p<168> c<12> l<4:1> el<13:10>
        n<> u<12> t<Module_nonansi_header> p<167> c<9> s<40> l<4:1> el<4:14>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<4:1> el<4:7>
          n<top> u<10> t<STRING_CONST> p<12> s<11> l<4:8> el<4:11>
          n<> u<11> t<List_of_ports> p<12> l<4:11> el<4:13>
        n<> u<40> t<Module_item> p<167> c<39> s<74> l<5:3> el<5:46>
          n<> u<39> t<Non_port_module_item> p<40> c<38> l<5:3> el<5:46>
            n<> u<38> t<Module_or_generate_item> p<39> c<37> l<5:3> el<5:46>
              n<> u<37> t<Module_common_item> p<38> c<36> l<5:3> el<5:46>
                n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<5:3> el<5:46>
                  n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<5:3> el<5:46>
                    n<> u<34> t<Local_parameter_declaration> p<35> c<24> l<5:3> el<5:45>
                      n<> u<24> t<Data_type_or_implicit> p<34> c<13> s<33> l<5:14> el<5:27>
                        n<> u<13> t<Signing_Signed> p<24> s<23> l<5:14> el<5:20>
                        n<> u<23> t<Packed_dimension> p<24> c<22> l<5:21> el<5:27>
                          n<> u<22> t<Constant_range> p<23> c<17> l<5:22> el<5:26>
                            n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<5:22> el<5:24>
                              n<> u<16> t<Constant_primary> p<17> c<15> l<5:22> el<5:24>
                                n<> u<15> t<Primary_literal> p<16> c<14> l<5:22> el<5:24>
                                  n<63> u<14> t<INT_CONST> p<15> l<5:22> el<5:24>
                            n<> u<21> t<Constant_expression> p<22> c<20> l<5:25> el<5:26>
                              n<> u<20> t<Constant_primary> p<21> c<19> l<5:25> el<5:26>
                                n<> u<19> t<Primary_literal> p<20> c<18> l<5:25> el<5:26>
                                  n<0> u<18> t<INT_CONST> p<19> l<5:25> el<5:26>
                      n<> u<33> t<List_of_param_assignments> p<34> c<32> l<5:28> el<5:45>
                        n<> u<32> t<Param_assignment> p<33> c<25> l<5:28> el<5:45>
                          n<n> u<25> t<STRING_CONST> p<32> s<31> l<5:28> el<5:29>
                          n<> u<31> t<Constant_param_expression> p<32> c<30> l<5:32> el<5:45>
                            n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<5:32> el<5:45>
                              n<> u<29> t<Constant_expression> p<30> c<28> l<5:32> el<5:45>
                                n<> u<28> t<Constant_primary> p<29> c<27> l<5:32> el<5:45>
                                  n<> u<27> t<Primary_literal> p<28> c<26> l<5:32> el<5:45>
                                    n<32'h8000_0000> u<26> t<INT_CONST> p<27> l<5:32> el<5:45>
        n<> u<74> t<Module_item> p<167> c<73> s<102> l<6:3> el<6:42>
          n<> u<73> t<Non_port_module_item> p<74> c<72> l<6:3> el<6:42>
            n<> u<72> t<Module_or_generate_item> p<73> c<71> l<6:3> el<6:42>
              n<> u<71> t<Module_common_item> p<72> c<70> l<6:3> el<6:42>
                n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<6:3> el<6:42>
                  n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<6:3> el<6:42>
                    n<> u<68> t<Local_parameter_declaration> p<69> c<52> l<6:3> el<6:41>
                      n<> u<52> t<Data_type_or_implicit> p<68> c<41> s<67> l<6:14> el<6:27>
                        n<> u<41> t<Signing_Signed> p<52> s<51> l<6:14> el<6:20>
                        n<> u<51> t<Packed_dimension> p<52> c<50> l<6:21> el<6:27>
                          n<> u<50> t<Constant_range> p<51> c<45> l<6:22> el<6:26>
                            n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<6:22> el<6:24>
                              n<> u<44> t<Constant_primary> p<45> c<43> l<6:22> el<6:24>
                                n<> u<43> t<Primary_literal> p<44> c<42> l<6:22> el<6:24>
                                  n<63> u<42> t<INT_CONST> p<43> l<6:22> el<6:24>
                            n<> u<49> t<Constant_expression> p<50> c<48> l<6:25> el<6:26>
                              n<> u<48> t<Constant_primary> p<49> c<47> l<6:25> el<6:26>
                                n<> u<47> t<Primary_literal> p<48> c<46> l<6:25> el<6:26>
                                  n<0> u<46> t<INT_CONST> p<47> l<6:25> el<6:26>
                      n<> u<67> t<List_of_param_assignments> p<68> c<66> l<6:28> el<6:41>
                        n<> u<66> t<Param_assignment> p<67> c<53> l<6:28> el<6:41>
                          n<n2> u<53> t<STRING_CONST> p<66> s<65> l<6:28> el<6:30>
                          n<> u<65> t<Constant_param_expression> p<66> c<64> l<6:33> el<6:41>
                            n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<6:33> el<6:41>
                              n<> u<63> t<Constant_expression> p<64> c<57> l<6:33> el<6:41>
                                n<> u<57> t<Constant_expression> p<63> c<56> s<62> l<6:33> el<6:34>
                                  n<> u<56> t<Constant_primary> p<57> c<55> l<6:33> el<6:34>
                                    n<> u<55> t<Primary_literal> p<56> c<54> l<6:33> el<6:34>
                                      n<n> u<54> t<STRING_CONST> p<55> l<6:33> el<6:34>
                                n<> u<62> t<BinOp_Plus> p<63> s<61> l<6:35> el<6:36>
                                n<> u<61> t<Constant_expression> p<63> c<60> l<6:37> el<6:41>
                                  n<> u<60> t<Constant_primary> p<61> c<59> l<6:37> el<6:41>
                                    n<> u<59> t<Primary_literal> p<60> c<58> l<6:37> el<6:41>
                                      n<> u<58> t<Number_1Tickb1> p<59> l<6:37> el<6:41>
        n<> u<102> t<Module_item> p<167> c<101> s<136> l<7:3> el<7:57>
          n<> u<101> t<Non_port_module_item> p<102> c<100> l<7:3> el<7:57>
            n<> u<100> t<Module_or_generate_item> p<101> c<99> l<7:3> el<7:57>
              n<> u<99> t<Module_common_item> p<100> c<98> l<7:3> el<7:57>
                n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<7:3> el<7:57>
                  n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<7:3> el<7:57>
                    n<> u<96> t<Local_parameter_declaration> p<97> c<86> l<7:3> el<7:56>
                      n<> u<86> t<Data_type_or_implicit> p<96> c<75> s<95> l<7:14> el<7:27>
                        n<> u<75> t<Signing_Signed> p<86> s<85> l<7:14> el<7:20>
                        n<> u<85> t<Packed_dimension> p<86> c<84> l<7:21> el<7:27>
                          n<> u<84> t<Constant_range> p<85> c<79> l<7:22> el<7:26>
                            n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<7:22> el<7:24>
                              n<> u<78> t<Constant_primary> p<79> c<77> l<7:22> el<7:24>
                                n<> u<77> t<Primary_literal> p<78> c<76> l<7:22> el<7:24>
                                  n<63> u<76> t<INT_CONST> p<77> l<7:22> el<7:24>
                            n<> u<83> t<Constant_expression> p<84> c<82> l<7:25> el<7:26>
                              n<> u<82> t<Constant_primary> p<83> c<81> l<7:25> el<7:26>
                                n<> u<81> t<Primary_literal> p<82> c<80> l<7:25> el<7:26>
                                  n<0> u<80> t<INT_CONST> p<81> l<7:25> el<7:26>
                      n<> u<95> t<List_of_param_assignments> p<96> c<94> l<7:28> el<7:56>
                        n<> u<94> t<Param_assignment> p<95> c<87> l<7:28> el<7:56>
                          n<n3> u<87> t<STRING_CONST> p<94> s<93> l<7:28> el<7:30>
                          n<> u<93> t<Constant_param_expression> p<94> c<92> l<7:33> el<7:56>
                            n<> u<92> t<Constant_mintypmax_expression> p<93> c<91> l<7:33> el<7:56>
                              n<> u<91> t<Constant_expression> p<92> c<90> l<7:33> el<7:56>
                                n<> u<90> t<Constant_primary> p<91> c<89> l<7:33> el<7:56>
                                  n<> u<89> t<Primary_literal> p<90> c<88> l<7:33> el<7:56>
                                    n<64'h8FFF_FFFF_FFFF_0000> u<88> t<INT_CONST> p<89> l<7:33> el<7:56>
        n<> u<136> t<Module_item> p<167> c<135> s<165> l<8:3> el<8:62>
          n<> u<135> t<Non_port_module_item> p<136> c<134> l<8:3> el<8:62>
            n<> u<134> t<Module_or_generate_item> p<135> c<133> l<8:3> el<8:62>
              n<> u<133> t<Module_common_item> p<134> c<132> l<8:3> el<8:62>
                n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<8:3> el<8:62>
                  n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<8:3> el<8:62>
                    n<> u<130> t<Local_parameter_declaration> p<131> c<114> l<8:3> el<8:61>
                      n<> u<114> t<Data_type_or_implicit> p<130> c<103> s<129> l<8:14> el<8:27>
                        n<> u<103> t<Signing_Signed> p<114> s<113> l<8:14> el<8:20>
                        n<> u<113> t<Packed_dimension> p<114> c<112> l<8:21> el<8:27>
                          n<> u<112> t<Constant_range> p<113> c<107> l<8:22> el<8:26>
                            n<> u<107> t<Constant_expression> p<112> c<106> s<111> l<8:22> el<8:24>
                              n<> u<106> t<Constant_primary> p<107> c<105> l<8:22> el<8:24>
                                n<> u<105> t<Primary_literal> p<106> c<104> l<8:22> el<8:24>
                                  n<63> u<104> t<INT_CONST> p<105> l<8:22> el<8:24>
                            n<> u<111> t<Constant_expression> p<112> c<110> l<8:25> el<8:26>
                              n<> u<110> t<Constant_primary> p<111> c<109> l<8:25> el<8:26>
                                n<> u<109> t<Primary_literal> p<110> c<108> l<8:25> el<8:26>
                                  n<0> u<108> t<INT_CONST> p<109> l<8:25> el<8:26>
                      n<> u<129> t<List_of_param_assignments> p<130> c<128> l<8:28> el<8:61>
                        n<> u<128> t<Param_assignment> p<129> c<115> l<8:28> el<8:61>
                          n<n4> u<115> t<STRING_CONST> p<128> s<127> l<8:28> el<8:30>
                          n<> u<127> t<Constant_param_expression> p<128> c<126> l<8:33> el<8:61>
                            n<> u<126> t<Constant_mintypmax_expression> p<127> c<125> l<8:33> el<8:61>
                              n<> u<125> t<Constant_expression> p<126> c<119> l<8:33> el<8:61>
                                n<> u<119> t<Constant_expression> p<125> c<118> s<124> l<8:33> el<8:35>
                                  n<> u<118> t<Constant_primary> p<119> c<117> l<8:33> el<8:35>
                                    n<> u<117> t<Primary_literal> p<118> c<116> l<8:33> el<8:35>
                                      n<n3> u<116> t<STRING_CONST> p<117> l<8:33> el<8:35>
                                n<> u<124> t<BinOp_Plus> p<125> s<123> l<8:36> el<8:37>
                                n<> u<123> t<Constant_expression> p<125> c<122> l<8:38> el<8:61>
                                  n<> u<122> t<Constant_primary> p<123> c<121> l<8:38> el<8:61>
                                    n<> u<121> t<Primary_literal> p<122> c<120> l<8:38> el<8:61>
                                      n<64'h0000_0000_0000_FFFF> u<120> t<INT_CONST> p<121> l<8:38> el<8:61>
        n<> u<165> t<Module_item> p<167> c<164> s<166> l<10:3> el<12:6>
          n<> u<164> t<Non_port_module_item> p<165> c<163> l<10:3> el<12:6>
            n<> u<163> t<Module_or_generate_item> p<164> c<162> l<10:3> el<12:6>
              n<> u<162> t<Module_common_item> p<163> c<161> l<10:3> el<12:6>
                n<> u<161> t<Conditional_generate_construct> p<162> c<160> l<10:3> el<12:6>
                  n<> u<160> t<If_generate_construct> p<161> c<159> l<10:3> el<12:6>
                    n<> u<159> t<IF> p<160> s<146> l<10:3> el<10:5>
                    n<> u<146> t<Constant_expression> p<160> c<140> s<158> l<10:7> el<10:33>
                      n<> u<140> t<Constant_expression> p<146> c<139> s<145> l<10:7> el<10:9>
                        n<> u<139> t<Constant_primary> p<140> c<138> l<10:7> el<10:9>
                          n<> u<138> t<Primary_literal> p<139> c<137> l<10:7> el<10:9>
                            n<n4> u<137> t<STRING_CONST> p<138> l<10:7> el<10:9>
                      n<> u<145> t<BinOp_Equiv> p<146> s<144> l<10:10> el<10:12>
                      n<> u<144> t<Constant_expression> p<146> c<143> l<10:13> el<10:33>
                        n<> u<143> t<Constant_primary> p<144> c<142> l<10:13> el<10:33>
                          n<> u<142> t<Primary_literal> p<143> c<141> l<10:13> el<10:33>
                            n<10376293541461622783> u<141> t<INT_CONST> p<142> l<10:13> el<10:33>
                    n<> u<158> t<Generate_item> p<160> c<157> l<10:35> el<12:6>
                      n<> u<157> t<Generate_begin_end_block> p<158> c<155> l<10:35> el<12:6>
                        n<> u<155> t<Generate_item> p<157> c<154> s<156> l<11:4> el<11:16>
                          n<> u<154> t<Module_or_generate_item> p<155> c<153> l<11:4> el<11:16>
                            n<> u<153> t<Module_instantiation> p<154> c<147> l<11:4> el<11:16>
                              n<GOOD> u<147> t<STRING_CONST> p<153> s<152> l<11:4> el<11:8>
                              n<> u<152> t<Hierarchical_instance> p<153> c<149> l<11:9> el<11:15>
                                n<> u<149> t<Name_of_instance> p<152> c<148> s<151> l<11:9> el<11:13>
                                  n<good> u<148> t<STRING_CONST> p<149> l<11:9> el<11:13>
                                n<> u<151> t<List_of_port_connections> p<152> c<150> l<11:14> el<11:14>
                                  n<> u<150> t<Ordered_port_connection> p<151> l<11:14> el<11:14>
                        n<> u<156> t<END> p<157> l<12:3> el<12:6>
        n<> u<166> t<ENDMODULE> p<167> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/UnsignedParam/dut.sv:4:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                              13
Design                                                 1
GenIf                                                  1
Module                                                 2
ModuleTypespec                                         1
Operation                                              3
ParamAssign                                            4
Parameter                                              4
Range                                                  4
RefModule                                              1
RefObj                                                 3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsignedParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.n), line:5:28, endln:5:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:80000000
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParameter:
  \_Parameter: (work@top.n2), line:6:28, endln:6:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiLocalParam:1
    |vpiName:n2
    |vpiFullName:work@top.n2
  |vpiParameter:
  \_Parameter: (work@top.n3), line:7:28, endln:7:56
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |HEX:8FFFFFFFFFFF0000
    |vpiLocalParam:1
    |vpiName:n3
    |vpiFullName:work@top.n3
  |vpiParameter:
  \_Parameter: (work@top.n4), line:8:28, endln:8:61
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiLocalParam:1
    |vpiName:n4
    |vpiFullName:work@top.n4
  |vpiParamAssign:
  \_ParamAssign: , line:5:28, endln:5:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:5:32, endln:5:45
      |vpiParent:
      \_ParamAssign: , line:5:28, endln:5:45
      |vpiDecompile:32'h80000000
      |vpiSize:32
      |HEX:80000000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.n), line:5:28, endln:5:45
  |vpiParamAssign:
  \_ParamAssign: , line:6:28, endln:6:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_Operation: , line:6:33, endln:6:41
      |vpiParent:
      \_ParamAssign: , line:6:28, endln:6:41
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@top.n), line:6:33, endln:6:34
        |vpiParent:
        \_Operation: , line:6:33, endln:6:41
        |vpiName:n
        |vpiFullName:work@top.n
        |vpiActual:
        \_Parameter: (work@top.n), line:5:28, endln:5:45
      |vpiOperand:
      \_Constant: , line:6:37, endln:6:41
        |vpiParent:
        \_Operation: , line:6:33, endln:6:41
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.n2), line:6:28, endln:6:41
  |vpiParamAssign:
  \_ParamAssign: , line:7:28, endln:7:56
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:7:33, endln:7:56
      |vpiParent:
      \_ParamAssign: , line:7:28, endln:7:56
      |vpiDecompile:64'h8FFFFFFFFFFF0000
      |vpiSize:64
      |HEX:8FFFFFFFFFFF0000
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.n3), line:7:28, endln:7:56
  |vpiParamAssign:
  \_ParamAssign: , line:8:28, endln:8:61
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiRhs:
    \_Operation: , line:8:33, endln:8:61
      |vpiParent:
      \_ParamAssign: , line:8:28, endln:8:61
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@top.n3), line:8:33, endln:8:35
        |vpiParent:
        \_Operation: , line:8:33, endln:8:61
        |vpiName:n3
        |vpiFullName:work@top.n3
        |vpiActual:
        \_Parameter: (work@top.n3), line:7:28, endln:7:56
      |vpiOperand:
      \_Constant: , line:8:38, endln:8:61
        |vpiParent:
        \_Operation: , line:8:33, endln:8:61
        |vpiDecompile:64'h000000000000FFFF
        |vpiSize:64
        |HEX:000000000000FFFF
        |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@top.n4), line:8:28, endln:8:61
  |vpiInternalScope:
  \_Begin: (work@top), line:10:35, endln:12:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:11:4, endln:11:8
      |vpiParent:
      \_Begin: (work@top), line:10:35, endln:12:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:11:4, endln:11:8
    |vpiStmt:
    \_RefModule: work@GOOD (good), line:11:4, endln:11:8
      |vpiParent:
      \_Begin: (work@top), line:10:35, endln:12:6
      |vpiName:good
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:1:1, endln:2:10
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenIf: , line:10:3, endln:12:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsignedParam/dut.sv, line:4:1, endln:13:10
    |vpiCondition:
    \_Operation: , line:10:7, endln:10:33
      |vpiParent:
      \_GenIf: , line:10:3, endln:12:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@top.n4), line:10:7, endln:10:9
        |vpiParent:
        \_Operation: , line:10:7, endln:10:33
        |vpiName:n4
        |vpiFullName:work@top.n4
        |vpiActual:
        \_Parameter: (work@top.n4), line:8:28, endln:8:61
      |vpiOperand:
      \_Constant: , line:10:13, endln:10:33
        |vpiParent:
        \_Operation: , line:10:7, endln:10:33
        |vpiDecompile:10376293541461622783
        |vpiSize:64
        |UINT:10376293541461622783
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:10:35, endln:12:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
