$date
	Wed May  9 15:41:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_tb $end
$var wire 1 ! YB $end
$var wire 1 " YA $end
$var wire 1 # TB $end
$var wire 1 $ TA $end
$var wire 1 % RB $end
$var wire 1 & RA $end
$var wire 1 ' GB $end
$var wire 1 ( GA $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$scope module utu $end
$var wire 1 ) clock $end
$var wire 1 + feedback1 $end
$var wire 1 , feedback2 $end
$var wire 1 * reset $end
$var reg 5 - op1 [4:0] $end
$var reg 5 . op2 [4:0] $end
$var reg 1 $ outputA $end
$var reg 1 # outputB $end
$upscope $end
$scope module uut $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var wire 1 / TB $end
$var wire 1 0 TA $end
$var reg 1 ( GA $end
$var reg 1 ' GB $end
$var reg 1 & RA $end
$var reg 1 % RB $end
$var reg 1 " YA $end
$var reg 1 ! YB $end
$var reg 2 1 curr_state [1:0] $end
$var reg 2 2 nxt_state [1:0] $end
$scope module lfsr $end
$var wire 1 ) clock $end
$var wire 1 3 feedback1 $end
$var wire 1 4 feedback2 $end
$var wire 1 * reset $end
$var reg 5 5 op1 [4:0] $end
$var reg 5 6 op2 [4:0] $end
$var reg 1 0 outputA $end
$var reg 1 / outputB $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101 6
b1010 5
04
03
b1 2
b0 1
00
0/
b10101 .
b1010 -
0,
0+
1*
0)
1(
0'
0&
1%
0$
0#
0"
0!
$end
#50
0(
1"
b10 2
b1 1
14
1,
1/
10
b1010 6
b10100 5
1#
1$
b1010 .
b10100 -
1)
0*
#100
0)
#150
b11 2
1'
0"
0%
1&
b10 1
0,
04
0#
0$
b10101 .
b1000 -
0/
00
b10101 6
b1000 5
1)
#200
0)
#250
0'
1!
b0 2
b11 1
14
1,
1/
b1010 6
b10000 5
1#
b1010 .
b10000 -
1)
#300
0)
#350
b1 2
1(
0!
1%
0&
b0 1
1+
0,
13
04
0#
b10101 .
b0 -
0/
b10101 6
b0 5
1)
#400
0)
#450
b10 2
0(
1"
b1 1
03
0+
1/
b1010 6
b1 5
1#
b1010 .
b1 -
1)
#500
0)
#550
b11 2
1'
0"
0%
1&
b10 1
1+
13
0#
b10100 .
b10 -
0/
b10100 6
b10 5
1)
#600
0)
#650
0'
1!
b0 2
b11 1
1/
10
b1000 6
b101 5
1#
1$
b1000 .
b101 -
1)
#700
0)
#750
b1 2
1(
0!
1%
0&
b0 1
0+
03
0#
0$
b10000 .
b1011 -
0/
00
b10000 6
b1011 5
1)
#800
0)
#850
0(
1"
b10 2
b1 1
13
14
1+
1,
10
b0 6
b10110 5
1$
b0 .
b10110 -
1)
#900
0)
#950
b11 2
1'
0"
0%
1&
b10 1
0+
0,
03
04
b1 .
b1101 -
b1 6
b1101 5
1)
#1000
0)
#1050
b0 2
0'
1!
b11 1
13
14
1+
1,
00
b10 6
b11010 5
0$
b10 .
b11010 -
1)
#1100
0)
#1150
1(
0!
1%
0&
b0 1
0,
04
1$
b101 .
b10101 -
10
b101 6
b10101 5
1)
#1200
0)
#1250
b1 2
1/
00
b1010 6
b1011 5
1#
0$
b1010 .
b1011 -
1)
#1300
0)
#1350
0(
1"
b10 2
b1 1
0#
1$
b10100 .
b10111 -
0/
10
b10100 6
b10111 5
1)
#1400
0)
#1450
1'
0"
0%
1&
b10 1
03
0+
1/
b1000 6
b1111 5
1#
b1000 .
b1111 -
1)
#1500
0)
#1550
b11 2
1,
14
0#
b10000 .
b11110 -
0/
b10000 6
b11110 5
1)
#1600
0)
#1650
b0 2
0'
1!
b11 1
b1 6
b11100 5
b1 .
b11100 -
1)
#1700
0)
#1750
b1 2
1(
0!
1%
0&
b0 1
1+
13
0$
b11 .
b11000 -
00
b11 6
b11000 5
1)
#1800
0)
#1850
b10 2
0(
1"
b1 1
03
04
0+
0,
b111 6
b10001 5
b111 .
b10001 -
1)
#1900
0)
#1950
1'
0"
0%
1&
b10 1
1#
b1110 .
b10 -
1/
b1110 6
b10 5
1)
#2000
0)
#2050
13
1+
10
b11100 6
b100 5
1$
b11100 .
b100 -
1)
#2100
0)
#2150
0+
03
0$
b11000 .
b1001 -
00
b11000 6
b1001 5
1)
#2200
0)
#2250
b11 2
13
14
1+
1,
0/
b10000 6
b10010 5
0#
b10000 .
b10010 -
1)
#2300
0)
#2350
b0 2
0'
1!
b11 1
0,
04
1$
b1 .
b101 -
10
b1 6
b101 5
1)
#2400
0)
