# PF: ARM_VIRT
# PFDESCR: QEMU ARM Virtual Platform
# PFSELECT: CAN_ARM_CPU_CORTEX_A15 CAN_ARM_CPU_CORTEX_A57 HAS_ARM_PSCI
# PFSELECT: ARM_PSCI FORCE_ARM_PSCI_HVC ARM_GIC HAVE_ARM_GICV2 HAVE_ARM_GICV3
# PFDEPENDS: ARM

# SMMUv3 implementation in Fiasco currently only supports the AArch64 page table
# format, which is not defined on Aarch32, so limit the IOMMU option to 64-bit.
config HAS_IOMMU_OPTION_64
  bool
  select HAS_IOMMU_OPTION
  default y if BIT64

config ARM_IOMMU_NUM
  int
  default 1 if IOMMU

config IOMMU_ARM_SMMU_V3
  bool
  select ARM_IOMMU_COHERENT
  default y if IOMMU
