# Xilinx PCIe Project .gitignore
# Generated for pcie4_uscale_plus_0_ex project with Python interface

# ==============================================================================
# Vivado Generated Files
# ==============================================================================

# Vivado project files (keep .xpr but ignore internals)
*.jou
*.log
*.str
*.pb
*.wdb
*.wcfg

# Vivado cache and temporary files
.Xil/
*.cache/
*.gen/
*.hw/
*.ip_user_files/
*.sim/
*.runs/

# Specific Vivado directories for this project
pcie4_uscale_plus_0_ex.cache/
pcie4_uscale_plus_0_ex.gen/
pcie4_uscale_plus_0_ex.hw/
pcie4_uscale_plus_0_ex.ip_user_files/
pcie4_uscale_plus_0_ex.sim/
pcie4_uscale_plus_0_ex.runs/

# Vivado synthesis and implementation outputs
*.dcp
*.bit
*.ltx
*.rpt
*.xml
*_synth_*.xdcout
*_impl_*.xdcout

# ==============================================================================
# Simulation Files
# ==============================================================================

# Waveform files
*.vcd
*.wlf
*.vpd
*.shm/
*.trn
*.dsn

# Simulator specific files
# XSim
xsim.dir/
xelab.*
xvlog.*
xvhdl.*
webtalk.*
xsim
*.xsim

# ModelSim/Questa
work/
transcript
vsim.wlf
modelsim.ini
*.mpf
*.mti

# VCS
simv*
*.daidir/
*.vdb
csrc/
*.key
*.vp
ucli.key

# Cadence
INCA_libs/
cds.lib
hdl.var
nclaunch*
ncverilog*
.simvision/

# ==============================================================================
# Python Files
# ==============================================================================

# Python bytecode
__pycache__/
*.py[cod]
*$py.class
*.pyc
*.pyo

# Python virtual environments
venv/
env/
ENV/
.venv/
.env/

# Python eggs
*.egg-info/
dist/
build/

# ==============================================================================
# Communication Pipes and Temporary Files
# ==============================================================================

# Named pipes for Python-Simulation communication
/tmp/pcie_sim_*

# Temporary files
*.tmp
*.temp
*.bak
*.swp
*.swo
*~

# ==============================================================================
# OS and Editor Files
# ==============================================================================

# Linux/Unix
.directory
*.core

# macOS
.DS_Store
.AppleDouble
.LSOverride
Icon?
._*
.Spotlight-V100
.Trashes

# Windows
Thumbs.db
ehthumbs.db
Desktop.ini
$RECYCLE.BIN/
*.cab
*.msi
*.msm
*.msp
*.lnk

# VS Code
.vscode/
*.code-workspace

# Vim
*.swp
*.swo
*~

# Emacs
*~
\#*\#
/.emacs.desktop
/.emacs.desktop.lock
*.elc
auto-save-list
tramp
.\#*

# ==============================================================================
# Archive and Backup Files
# ==============================================================================

*.zip
*.tar
*.tar.gz
*.tgz
*.rar
*.7z
*.backup

# ==============================================================================
# Project Specific Ignores
# ==============================================================================

# TCL scripts generated by tools
run_xsim.tcl
compile_*.tcl
elaborate_*.tcl
simulate_*.tcl

# Lock files
*.lock

# Checkpoint files
*.checkpoint

# Implementation reports
*_timing_summary.rpt
*_utilization_*.rpt
*_power_*.rpt
*_clock_*.rpt
*_route_status.rpt

# ==============================================================================
# Keep Important Files (Negated Patterns)
# ==============================================================================

# Keep source files
!*.v
!*.sv
!*.vhd
!*.vhdl
!*.vh
!*.svh

# Keep Python interface files
!*.py
!*.sh

# Keep constraint files
!*.xdc
!*.ucf
!*.sdc

# Keep documentation
!*.md
!*.txt
!*.rst
!README*
!LICENSE*

# Keep project file
!*.xpr

# Keep important configuration
!Makefile
!makefile

# ==============================================================================
# Development and Debug
# ==============================================================================

# Debug files
debug/
Debug/
*.debug

# Coverage files
*.cov
coverage/

# Profiling files
*.prof
*.profile

# ==============================================================================
# Third Party Tools
# ==============================================================================

# Synopsys
*.syn
*.mr
*.pvl

# Cadence
*.cdslck
*.cdslck.*

# Mentor Graphics
*.mgc*

# Lattice
*.ldf
*.prj

# Altera/Intel
*.qpf
*.qsf
*.qws
*.qarlog
*.qar

# ==============================================================================
# Notes
# ==============================================================================

# This .gitignore is configured for:
# - Xilinx Vivado PCIe projects
# - Python simulation interface
# - Multiple simulator support (XSim, ModelSim, VCS, etc.)
# 
# Source files that should be tracked:
# - *.v, *.sv (Verilog/SystemVerilog)
# - *.py (Python interface)
# - *.xdc (Constraints)
# - *.xpr (Project file)
# - *.sh (Scripts)
# - *.md (Documentation)
