module deco_datos(
	input logic clock,
	input [3:0] bcd,
	output logic [6:0] segments
	);

	always @(posedge clock)
	 begin
	  case (bcd)
		// gfedcba
		4'b0001 : begin segments = 7'b1111001; end 
		4'b0010 : begin segments = 7'b0100100; end 
		4'b0011 : begin segments = 7'b0110000; end 
		4'b0100 : begin segments = 7'b0011001; end 
		4'b0101 : begin segments = 7'b0010010; end 
		4'b0110 : begin segments = 7'b0000010; end 
		4'b0111 : begin segments = 7'b1111000; end 
		4'b1000 : begin segments = 7'b0000000; end 
		4'b1001 : begin segments = 7'b0011000; end 
		default : begin segments = 7'b1111001; end 
	  endcase
	 end
 
endmodule