5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd generate5.1.vcd -o generate5.1.cdd -v generate5.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate5.1.v 1 26 1
1 a 1 5 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 off 2 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
3 1 main.$u1 "main.$u1" generate5.1.v 0 24 1
