// Seed: 1902887342
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  assign id_3 = 1'b0;
  if (1) wire id_4;
  else begin : LABEL_0
    begin : LABEL_0
      always begin : LABEL_0
        id_3 = id_5 && (-1);
      end
    end
  end
  module_2 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_4 = id_4;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri1 id_4
);
  uwire id_6 = -1, id_7;
  assign id_6 = 1;
endmodule
