Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  7 01:29:09 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file STOPWATCH_wrapper_timing_summary_routed.rpt -pb STOPWATCH_wrapper_timing_summary_routed.pb -rpx STOPWATCH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : STOPWATCH_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_Inc_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_Start_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: STOPWATCH_i/stopwatchFSM_0/inst/r_ENABLE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.063        0.000                      0                  137        0.131        0.000                      0                  137        3.020        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        19.063        0.000                      0                  104        0.131        0.000                      0                  104        3.020        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             20.732        0.000                      0                   33        0.393        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       19.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.982%)  route 2.983ns (77.018%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/Q
                         net (fo=2, routed)           0.683     6.573    STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.430     7.128    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.252 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.869     9.121    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.245 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.245    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[3]
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.178ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.109ns (55.516%)  route 1.690ns (44.483%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.857     6.688    STOPWATCH_i/HZ_Counter_0/inst/r_Count[9]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.344 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.458    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.800    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.039 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.833     8.872    STOPWATCH_i/HZ_Counter_0/inst/data0[31]
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.302     9.174 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.174    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[31]
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X38Y56         FDCE (Setup_fdce_C_D)        0.077    28.352    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.352    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 19.178    

Slack (MET) :             19.182ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.977ns (52.099%)  route 1.818ns (47.901%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.857     6.688    STOPWATCH_i/HZ_Counter_0/inst/r_Count[9]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.344 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.458    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.906 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.961     8.867    STOPWATCH_i/HZ_Counter_0/inst/data0[22]
    SLICE_X38Y55         LUT5 (Prop_lut5_I4_O)        0.303     9.170 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.170    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[22]
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y55         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.077    28.352    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         28.352    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                 19.182    

Slack (MET) :             19.194ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.828ns (21.656%)  route 2.995ns (78.344%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.816     6.648    STOPWATCH_i/HZ_Counter_0/inst/r_Count[6]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.772 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8/O
                         net (fo=1, routed)           0.428     7.199    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_8_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.323 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4/O
                         net (fo=33, routed)          1.751     9.075    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_4_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I2_O)        0.124     9.199 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.199    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[27]
    SLICE_X42Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X42Y56         FDCE (Setup_fdce_C_D)        0.079    28.393    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 19.194    

Slack (MET) :             19.197ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 2.205ns (59.061%)  route 1.528ns (40.939%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.741     5.375    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.831 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.857     6.688    STOPWATCH_i/HZ_Counter_0/inst/r_Count[9]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.344 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.344    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.458    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]_i_2_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.572 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.572    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]_i_2_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.686 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.686    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[24]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.800 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.800    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]_i_2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.134 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.672     8.806    STOPWATCH_i/HZ_Counter_0/inst/data0[30]
    SLICE_X39Y56         LUT5 (Prop_lut5_I4_O)        0.303     9.109 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.109    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[30]
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.031    28.306    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.306    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 19.197    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.890ns (23.928%)  route 2.830ns (76.072%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/Q
                         net (fo=2, routed)           0.683     6.573    STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.430     7.128    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.252 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.716     8.968    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.124     9.092 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.092    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[8]
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.032    28.309    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         28.309    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.221ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.890ns (23.960%)  route 2.825ns (76.040%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/Q
                         net (fo=2, routed)           0.683     6.573    STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.430     7.128    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.252 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.711     8.963    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.087    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[7]
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 19.221    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.890ns (24.024%)  route 2.815ns (75.976%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/Q
                         net (fo=2, routed)           0.683     6.573    STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.430     7.128    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.252 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.701     8.953    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.077 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.077    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[2]
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.031    28.308    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         28.308    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.234ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.890ns (24.056%)  route 2.810ns (75.944%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.738     5.372    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/Q
                         net (fo=2, routed)           0.683     6.573    STOPWATCH_i/HZ_Counter_0/inst/r_Count[31]
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.697 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7/O
                         net (fo=1, routed)           0.430     7.128    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_7_n_0
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.252 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3/O
                         net (fo=33, routed)          1.696     8.948    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_3_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.072 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.072    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[1]
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.564    27.922    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y50         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.391    28.312    
                         clock uncertainty           -0.035    28.277    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.029    28.306    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         28.306    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 19.234    

Slack (MET) :             19.323ns  (required time - arrival time)
  Source:                 STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.955%)  route 2.779ns (77.045%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.740     5.374    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y53         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/Q
                         net (fo=2, routed)           0.831     6.661    STOPWATCH_i/HZ_Counter_0/inst/r_Count[13]
    SLICE_X38Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.785 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_9/O
                         net (fo=1, routed)           0.547     7.332    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_9_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.456 r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_5/O
                         net (fo=33, routed)          1.402     8.857    STOPWATCH_i/HZ_Counter_0/inst/o_Out_i_5_n_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I3_O)        0.124     8.981 r  STOPWATCH_i/HZ_Counter_0/inst/r_Count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.981    STOPWATCH_i/HZ_Counter_0/inst/r_Count_0[28]
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.391    28.310    
                         clock uncertainty           -0.035    28.275    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029    28.304    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         28.304    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                 19.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.671    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.075     1.540    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.671    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X36Y51         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.075     1.540    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073     1.679    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[1]
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.078     1.543    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.064     1.670    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.715 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.715    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.504     1.478    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.092     1.570    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.099     1.704    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[1]
    SLICE_X37Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.749    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec0__0
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.092     1.569    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129     1.735    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.075     1.553    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (77.929%)  route 0.064ns (22.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.064     1.657    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.098     1.755 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.755    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     1.557    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.662    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X37Y52         LUT5 (Prop_lut5_I2_O)        0.099     1.761 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.761    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.091     1.556    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.656%)  route 0.175ns (55.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y51         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.175     1.781    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.076     1.557    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.670%)  route 0.157ns (45.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.586     1.464    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X36Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.157     1.762    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/seq_cnt[5]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.048     1.810 r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/p_3_out[0]
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.856     1.981    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X37Y53         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.107     1.584    STOPWATCH_i/rst_clk_100MHz_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X42Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y52    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         23.000      22.000     SLICE_X41Y50    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X38Y52    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         19.000      18.020     SLICE_X38Y52    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X42Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y52    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X39Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X41Y50    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X38Y55    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[22]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         19.000      18.500     SLICE_X39Y56    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    STOPWATCH_i/rst_clk_100MHz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X42Y51    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y52    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y50    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y53    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[20]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         4.000       3.500      SLICE_X41Y54    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[21]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.732ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.628%)  route 1.396ns (75.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.396     7.225    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    27.957    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         27.957    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 20.732    

Slack (MET) :             20.732ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.628%)  route 1.396ns (75.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.396     7.225    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    27.957    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         27.957    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 20.732    

Slack (MET) :             20.732ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.628%)  route 1.396ns (75.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.396     7.225    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.563    27.921    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]/C
                         clock pessimism              0.391    28.311    
                         clock uncertainty           -0.035    28.276    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    27.957    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         27.957    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 20.732    

Slack (MET) :             20.797ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.263%)  route 1.280ns (73.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.280     7.110    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 20.797    

Slack (MET) :             20.797ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.263%)  route 1.280ns (73.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.280     7.110    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 20.797    

Slack (MET) :             20.797ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.456ns (26.263%)  route 1.280ns (73.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.280     7.110    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y54         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y54         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 20.797    

Slack (MET) :             20.814ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.514%)  route 1.264ns (73.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.264     7.093    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 20.814    

Slack (MET) :             20.814ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.514%)  route 1.264ns (73.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.264     7.093    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 20.814    

Slack (MET) :             20.814ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.514%)  route 1.264ns (73.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.264     7.093    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    27.907    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         27.907    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 20.814    

Slack (MET) :             20.900ns  (required time - arrival time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.514%)  route 1.264ns (73.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.739     5.373    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.264     7.093    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y56         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.562    27.920    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y56         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X38Y56         FDCE (Recov_fdce_C_CLR)     -0.319    27.993    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         27.993    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                 20.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.598%)  route 0.198ns (58.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.198     1.804    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.598%)  route 0.198ns (58.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.198     1.804    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.598%)  route 0.198ns (58.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.198     1.804    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.182     1.788    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X39Y52         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.857     1.982    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X39Y52         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.145%)  route 0.239ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.239     1.845    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg/C
                         clock pessimism             -0.481     1.503    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    STOPWATCH_i/HZ_Counter_0/inst/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.145%)  route 0.239ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.239     1.845    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X42Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X42Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X42Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.261     1.867    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.261     1.867    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.261     1.867    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.587     1.465    STOPWATCH_i/rst_clk_100MHz_100M/U0/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  STOPWATCH_i/rst_clk_100MHz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.261     1.867    STOPWATCH_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y51         FDCE                                         f  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.859     1.984    STOPWATCH_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y51         FDCE                                         r  STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    STOPWATCH_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.456    





