;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 0
	SUB @424, 701
	SUB @424, 701
	SUB @424, 701
	DJN -1, @-20
	DJN -1, @-20
	SUB @424, 701
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -14
	SLT 0, 900
	DJN -1, @-20
	SLT 20, @12
	SUB @0, 5
	SUB @0, 5
	SUB 0, 900
	SUB 7, 2
	SUB #0, -14
	SUB #0, -14
	JMZ @300, 90
	SUB 42, @70
	JMP 0, 20
	ADD 0, 20
	JMZ @300, 90
	SPL -0, -533
	SPL -0, -533
	JMP 0, 20
	SUB #0, -14
	SUB -207, <-120
	SUB @-127, 100
	SUB #-0, -533
	JMN 0, 900
	JMZ @300, 90
	JMZ @300, 90
	ADD #270, <1
	CMP -207, <-120
	ADD 3, 321
	SUB #72, @200
	SPL 5, <332
	SPL 0, <332
	SPL 0, <332
	DJN -1, @-20
	MOV -6, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
