INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.srcs/sources_1/new/UART_Tx_Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx_Tb
