/* Generated by Yosys 0.16+65 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
module add32_r_rst(a, b, clk, rst, o);
  wire [31:0] _0_;
  (* packed_ranges = 1'h1 *)
  (* unpacked_ranges = 1'h1 *)
  input [31:0] a;
  wire [31:0] a;
  (* packed_ranges = 1'h1 *)
  (* unpacked_ranges = 1'h1 *)
  input [31:0] b;
  wire [31:0] b;
  input clk;
  wire clk;
  (* packed_ranges = 1'h1 *)
  (* unpacked_ranges = 1'h1 *)
  output [31:0] o;
  reg [31:0] o;
  input rst;
  wire rst;
  assign _0_ = a + b;
  always @(posedge clk)
    if (rst) o <= 32'd0;
    else o <= _0_;
endmodule
