Classic Timing Analyzer report for multiplier
Fri Apr 15 11:00:16 2011
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.634 ns   ; y[1] ; s[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 16.634 ns       ; y[1] ; s[5] ;
; N/A   ; None              ; 16.619 ns       ; y[0] ; s[5] ;
; N/A   ; None              ; 16.366 ns       ; x[1] ; s[5] ;
; N/A   ; None              ; 16.167 ns       ; x[0] ; s[5] ;
; N/A   ; None              ; 16.050 ns       ; y[1] ; s[4] ;
; N/A   ; None              ; 16.035 ns       ; y[0] ; s[4] ;
; N/A   ; None              ; 15.937 ns       ; y[1] ; s[7] ;
; N/A   ; None              ; 15.930 ns       ; y[1] ; s[6] ;
; N/A   ; None              ; 15.922 ns       ; y[0] ; s[7] ;
; N/A   ; None              ; 15.915 ns       ; y[0] ; s[6] ;
; N/A   ; None              ; 15.782 ns       ; x[1] ; s[4] ;
; N/A   ; None              ; 15.767 ns       ; x[2] ; s[5] ;
; N/A   ; None              ; 15.669 ns       ; x[1] ; s[7] ;
; N/A   ; None              ; 15.662 ns       ; x[1] ; s[6] ;
; N/A   ; None              ; 15.583 ns       ; x[0] ; s[4] ;
; N/A   ; None              ; 15.470 ns       ; x[0] ; s[7] ;
; N/A   ; None              ; 15.463 ns       ; x[0] ; s[6] ;
; N/A   ; None              ; 15.183 ns       ; x[2] ; s[4] ;
; N/A   ; None              ; 15.139 ns       ; x[3] ; s[5] ;
; N/A   ; None              ; 15.070 ns       ; x[2] ; s[7] ;
; N/A   ; None              ; 15.063 ns       ; x[2] ; s[6] ;
; N/A   ; None              ; 14.907 ns       ; y[2] ; s[5] ;
; N/A   ; None              ; 14.555 ns       ; x[3] ; s[4] ;
; N/A   ; None              ; 14.544 ns       ; y[0] ; s[2] ;
; N/A   ; None              ; 14.442 ns       ; x[3] ; s[7] ;
; N/A   ; None              ; 14.435 ns       ; x[3] ; s[6] ;
; N/A   ; None              ; 14.323 ns       ; y[2] ; s[4] ;
; N/A   ; None              ; 14.210 ns       ; y[2] ; s[7] ;
; N/A   ; None              ; 14.203 ns       ; y[2] ; s[6] ;
; N/A   ; None              ; 14.174 ns       ; y[1] ; s[2] ;
; N/A   ; None              ; 14.092 ns       ; x[0] ; s[2] ;
; N/A   ; None              ; 14.037 ns       ; y[1] ; s[3] ;
; N/A   ; None              ; 14.022 ns       ; y[0] ; s[3] ;
; N/A   ; None              ; 13.909 ns       ; x[1] ; s[2] ;
; N/A   ; None              ; 13.769 ns       ; x[1] ; s[3] ;
; N/A   ; None              ; 13.634 ns       ; y[3] ; s[5] ;
; N/A   ; None              ; 13.570 ns       ; x[0] ; s[3] ;
; N/A   ; None              ; 13.426 ns       ; x[2] ; s[2] ;
; N/A   ; None              ; 13.171 ns       ; x[2] ; s[3] ;
; N/A   ; None              ; 13.051 ns       ; y[3] ; s[4] ;
; N/A   ; None              ; 12.937 ns       ; y[3] ; s[7] ;
; N/A   ; None              ; 12.930 ns       ; y[3] ; s[6] ;
; N/A   ; None              ; 12.579 ns       ; y[0] ; s[1] ;
; N/A   ; None              ; 12.541 ns       ; x[3] ; s[3] ;
; N/A   ; None              ; 12.460 ns       ; y[2] ; s[2] ;
; N/A   ; None              ; 12.311 ns       ; y[2] ; s[3] ;
; N/A   ; None              ; 12.178 ns       ; y[1] ; s[1] ;
; N/A   ; None              ; 12.130 ns       ; x[0] ; s[1] ;
; N/A   ; None              ; 11.914 ns       ; x[1] ; s[1] ;
; N/A   ; None              ; 11.534 ns       ; y[0] ; s[0] ;
; N/A   ; None              ; 10.763 ns       ; x[0] ; s[0] ;
; N/A   ; None              ; 9.937 ns        ; y[3] ; s[3] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 15 11:00:16 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only
Info: Longest tpd from source pin "y[1]" to destination pin "s[5]" is 16.634 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_H8; Fanout = 8; PIN Node = 'y[1]'
    Info: 2: + IC(6.187 ns) + CELL(0.178 ns) = 7.208 ns; Loc. = LCCOMB_X4_Y9_N12; Fanout = 2; COMB Node = 'vector[2][2]~1'
    Info: 3: + IC(0.318 ns) + CELL(0.544 ns) = 8.070 ns; Loc. = LCCOMB_X4_Y9_N20; Fanout = 4; COMB Node = 'ripple_n:\multip_adders:1:case_n:ripple_k|full_adder:\adders:2:fulladders|C_OUT~0'
    Info: 4: + IC(0.881 ns) + CELL(0.544 ns) = 9.495 ns; Loc. = LCCOMB_X5_Y8_N2; Fanout = 1; COMB Node = 'ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~0'
    Info: 5: + IC(0.306 ns) + CELL(0.178 ns) = 9.979 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 2; COMB Node = 'ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~1'
    Info: 6: + IC(0.321 ns) + CELL(0.521 ns) = 10.821 ns; Loc. = LCCOMB_X5_Y8_N8; Fanout = 2; COMB Node = 'ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:4:fulladders|C_OUT~0'
    Info: 7: + IC(0.309 ns) + CELL(0.322 ns) = 11.452 ns; Loc. = LCCOMB_X5_Y8_N4; Fanout = 1; COMB Node = 'ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:5:fulladders|OUTPUT'
    Info: 8: + IC(2.362 ns) + CELL(2.820 ns) = 16.634 ns; Loc. = PIN_G6; Fanout = 0; PIN Node = 's[5]'
    Info: Total cell delay = 5.950 ns ( 35.77 % )
    Info: Total interconnect delay = 10.684 ns ( 64.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Fri Apr 15 11:00:16 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


