// Seed: 2170729224
module module_0 (
    input  tri id_0,
    output wor id_1
);
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd0,
    parameter id_4 = 32'd34,
    parameter id_9 = 32'd64
) (
    input wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output wand _id_3,
    output uwire _id_4,
    input wire id_5,
    input supply0 id_6,
    input wire id_7,
    output wand id_8,
    input supply0 _id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri id_12,
    output wor id_13
    , id_15 = -1
);
  logic [id_4 : id_3  .  id_9] id_16;
  assign id_4 = id_16;
  wire id_17;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
