--
--	Conversion of Design02.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Feb 18 20:04:52 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_525 : bit;
SIGNAL one : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:nc2\ : bit;
SIGNAL \PWM_1:PWMUDB:nc3\ : bit;
SIGNAL \PWM_1:PWMUDB:nc1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc4\ : bit;
SIGNAL \PWM_1:PWMUDB:nc5\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:nc6\ : bit;
SIGNAL \PWM_1:PWMUDB:nc7\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_349 : bit;
SIGNAL Net_350 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_14 : bit;
SIGNAL Net_8 : bit;
SIGNAL Net_5 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL tmpOE__MotorPWM_1_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_1_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_1_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_1_net_0 : bit;
SIGNAL Net_812 : bit;
SIGNAL tmpOE__Encoder_1_A_net_0 : bit;
SIGNAL Net_606 : bit;
SIGNAL tmpIO_0__Encoder_1_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_1_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_1_A_net_0 : bit;
SIGNAL tmpOE__Encoder_1_B_net_0 : bit;
SIGNAL Net_605 : bit;
SIGNAL tmpIO_0__Encoder_1_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_1_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_1_B_net_0 : bit;
SIGNAL tmpOE__Enable_1_net_0 : bit;
SIGNAL tmpFB_0__Enable_1_net_0 : bit;
SIGNAL tmpIO_0__Enable_1_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_1_net_0 : bit;
SIGNAL tmpOE__Enable_2_net_0 : bit;
SIGNAL tmpFB_0__Enable_2_net_0 : bit;
SIGNAL tmpIO_0__Enable_2_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_2_net_0 : bit;
SIGNAL tmpOE__MotorPWM_2_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_2_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_2_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_2_net_0 : bit;
SIGNAL \EdgeDetect_6:last\ : bit;
SIGNAL Net_623 : bit;
SIGNAL Net_637 : bit;
SIGNAL Net_631 : bit;
SIGNAL \Counter_3:Net_43\ : bit;
SIGNAL Net_629 : bit;
SIGNAL \Counter_3:Net_49\ : bit;
SIGNAL \Counter_3:Net_82\ : bit;
SIGNAL \Counter_3:Net_89\ : bit;
SIGNAL \Counter_3:Net_95\ : bit;
SIGNAL \Counter_3:Net_91\ : bit;
SIGNAL \Counter_3:Net_102\ : bit;
SIGNAL \Counter_3:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_3:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_3:CounterUDB:control_7\ : bit;
SIGNAL \Counter_3:CounterUDB:control_6\ : bit;
SIGNAL \Counter_3:CounterUDB:control_5\ : bit;
SIGNAL \Counter_3:CounterUDB:control_4\ : bit;
SIGNAL \Counter_3:CounterUDB:control_3\ : bit;
SIGNAL \Counter_3:CounterUDB:control_2\ : bit;
SIGNAL \Counter_3:CounterUDB:control_1\ : bit;
SIGNAL \Counter_3:CounterUDB:control_0\ : bit;
SIGNAL \Counter_3:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_3:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_3:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_3:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_3:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_3:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_3:CounterUDB:reload\ : bit;
SIGNAL Net_628 : bit;
SIGNAL \Counter_3:CounterUDB:overflow\ : bit;
SIGNAL \Counter_3:CounterUDB:underflow\ : bit;
SIGNAL \Counter_3:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_3:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_3:CounterUDB:status_0\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_3:CounterUDB:status_1\ : bit;
SIGNAL \Counter_3:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_3:CounterUDB:status_2\ : bit;
SIGNAL \Counter_3:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_3:CounterUDB:status_3\ : bit;
SIGNAL \Counter_3:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_3:CounterUDB:status_4\ : bit;
SIGNAL \Counter_3:CounterUDB:status_5\ : bit;
SIGNAL \Counter_3:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_3:CounterUDB:status_6\ : bit;
SIGNAL \Counter_3:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_3:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_3:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_3:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_3:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_3:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_3:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_630 : bit;
SIGNAL \Counter_3:CounterUDB:upcnt_stored\ : bit;
SIGNAL Net_627 : bit;
SIGNAL \Counter_3:CounterUDB:count_up\ : bit;
SIGNAL \Counter_3:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_634 : bit;
SIGNAL \Counter_3:CounterUDB:count_down\ : bit;
SIGNAL \Counter_3:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_3:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_3:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_3:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_3:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_3:CounterUDB:nc16\ : bit;
SIGNAL \Counter_3:CounterUDB:nc17\ : bit;
SIGNAL \Counter_3:CounterUDB:nc1\ : bit;
SIGNAL \Counter_3:CounterUDB:nc10\ : bit;
SIGNAL \Counter_3:CounterUDB:nc2\ : bit;
SIGNAL \Counter_3:CounterUDB:nc3\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:nc30\ : bit;
SIGNAL \Counter_3:CounterUDB:nc31\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_3:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_3:CounterUDB:nc43\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_3:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:km_run\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_3:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_3:PWMUDB:control_7\ : bit;
SIGNAL \PWM_3:PWMUDB:control_6\ : bit;
SIGNAL \PWM_3:PWMUDB:control_5\ : bit;
SIGNAL \PWM_3:PWMUDB:control_4\ : bit;
SIGNAL \PWM_3:PWMUDB:control_3\ : bit;
SIGNAL \PWM_3:PWMUDB:control_2\ : bit;
SIGNAL \PWM_3:PWMUDB:control_1\ : bit;
SIGNAL \PWM_3:PWMUDB:control_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_3:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_3:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_3:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_545 : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_3:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_3:PWMUDB:status_6\ : bit;
SIGNAL \PWM_3:PWMUDB:status_5\ : bit;
SIGNAL \PWM_3:PWMUDB:status_4\ : bit;
SIGNAL \PWM_3:PWMUDB:status_3\ : bit;
SIGNAL \PWM_3:PWMUDB:status_2\ : bit;
SIGNAL \PWM_3:PWMUDB:status_1\ : bit;
SIGNAL \PWM_3:PWMUDB:status_0\ : bit;
SIGNAL \PWM_3:Net_55\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_3:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_3:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_3:PWMUDB:nc2\ : bit;
SIGNAL \PWM_3:PWMUDB:nc3\ : bit;
SIGNAL \PWM_3:PWMUDB:nc1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc4\ : bit;
SIGNAL \PWM_3:PWMUDB:nc5\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:nc6\ : bit;
SIGNAL \PWM_3:PWMUDB:nc7\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_3:PWMUDB:compare1\ : bit;
SIGNAL \PWM_3:PWMUDB:compare2\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_3:Net_101\ : bit;
SIGNAL \PWM_3:Net_96\ : bit;
SIGNAL Net_548 : bit;
SIGNAL Net_549 : bit;
SIGNAL \PWM_3:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_3:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_556 : bit;
SIGNAL Net_550 : bit;
SIGNAL Net_547 : bit;
SIGNAL \PWM_3:Net_113\ : bit;
SIGNAL \PWM_3:Net_107\ : bit;
SIGNAL \PWM_3:Net_114\ : bit;
SIGNAL tmpOE__ePin_net_0 : bit;
SIGNAL tmpFB_0__ePin_net_0 : bit;
SIGNAL tmpIO_0__ePin_net_0 : bit;
TERMINAL tmpSIOVREF__ePin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ePin_net_0 : bit;
SIGNAL tmpOE__Enable_5_net_0 : bit;
SIGNAL tmpFB_0__Enable_5_net_0 : bit;
SIGNAL tmpIO_0__Enable_5_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_5_net_0 : bit;
SIGNAL Net_474 : bit;
SIGNAL \Timer_2:Net_260\ : bit;
SIGNAL \Timer_2:Net_266\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \Timer_2:Net_51\ : bit;
SIGNAL \Timer_2:Net_261\ : bit;
SIGNAL \Timer_2:Net_57\ : bit;
SIGNAL Net_484 : bit;
SIGNAL Net_140 : bit;
SIGNAL \Timer_2:Net_102\ : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:control_7\ : bit;
SIGNAL \UART_1:BUART:control_6\ : bit;
SIGNAL \UART_1:BUART:control_5\ : bit;
SIGNAL \UART_1:BUART:control_4\ : bit;
SIGNAL \UART_1:BUART:control_3\ : bit;
SIGNAL \UART_1:BUART:control_2\ : bit;
SIGNAL \UART_1:BUART:control_1\ : bit;
SIGNAL \UART_1:BUART:control_0\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_247 : bit;
SIGNAL Net_248 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_163 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_245 : bit;
SIGNAL Net_244 : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_3\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_2\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__Encoder_5_A_net_0 : bit;
SIGNAL Net_653 : bit;
SIGNAL tmpIO_0__Encoder_5_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_5_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_5_A_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_193 : bit;
SIGNAL Net_200 : bit;
SIGNAL \Timer_3:Net_260\ : bit;
SIGNAL \Timer_3:Net_266\ : bit;
SIGNAL Net_194 : bit;
SIGNAL \Timer_3:Net_51\ : bit;
SIGNAL \Timer_3:Net_261\ : bit;
SIGNAL \Timer_3:Net_57\ : bit;
SIGNAL Net_527 : bit;
SIGNAL \Timer_3:Net_102\ : bit;
SIGNAL \UART_2:Net_9\ : bit;
SIGNAL Net_462 : bit;
SIGNAL \UART_2:Net_61\ : bit;
SIGNAL \UART_2:BUART:clock_op\ : bit;
SIGNAL \UART_2:BUART:reset_reg\ : bit;
SIGNAL Net_459 : bit;
SIGNAL \UART_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_2:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_2:BUART:reset_sr\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_740 : bit;
SIGNAL \UART_2:BUART:txn\ : bit;
SIGNAL Net_461 : bit;
SIGNAL \UART_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:hd_shift_out\ : bit;
SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_2:BUART:rx_count_2\ : bit;
SIGNAL \UART_2:BUART:rx_count_1\ : bit;
SIGNAL \UART_2:BUART:rx_count_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_2:BUART:rx_count_6\ : bit;
SIGNAL \UART_2:BUART:rx_count_5\ : bit;
SIGNAL \UART_2:BUART:rx_count_4\ : bit;
SIGNAL \UART_2:BUART:rx_count_3\ : bit;
SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_2:BUART:pollingrange\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\ : bit;
SIGNAL Net_460 : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_10_1\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_10_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN11_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN11_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:rx_status_0\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_1\ : bit;
SIGNAL \UART_2:BUART:rx_status_2\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_3\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_2:BUART:rx_status_4\ : bit;
SIGNAL \UART_2:BUART:rx_status_5\ : bit;
SIGNAL \UART_2:BUART:rx_status_6\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_456 : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
SIGNAL \UART_2:BUART:rx_last\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN12_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN12_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN12_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN12_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xeq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xneq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xlt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xlte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xgt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:g1:a0:xgte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_14:lt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_14:lt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_14:eq\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_14:eq\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_14:gt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_14:gt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_14:gte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_14:gte\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_14:lte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_14:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_2_net_0 : bit;
SIGNAL tmpIO_0__Rx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_2_net_0 : bit;
SIGNAL Net_769 : bit;
SIGNAL \EdgeDetect_1:last\ : bit;
SIGNAL Net_582 : bit;
SIGNAL tmpOE__MotorPWM_5_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_5_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_5_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_5_net_0 : bit;
SIGNAL Net_624 : bit;
SIGNAL Net_625 : bit;
SIGNAL tmpOE__Encoder_3_B_net_0 : bit;
SIGNAL tmpIO_0__Encoder_3_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_3_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_3_B_net_0 : bit;
SIGNAL \EdgeDetect_5:last\ : bit;
SIGNAL tmpOE__Encoder_3_A_net_0 : bit;
SIGNAL tmpIO_0__Encoder_3_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_3_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_3_A_net_0 : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_500 : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:nc2\ : bit;
SIGNAL \PWM_2:PWMUDB:nc3\ : bit;
SIGNAL \PWM_2:PWMUDB:nc1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc4\ : bit;
SIGNAL \PWM_2:PWMUDB:nc5\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:nc6\ : bit;
SIGNAL \PWM_2:PWMUDB:nc7\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_503 : bit;
SIGNAL Net_504 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN13_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN13_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_15_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_511 : bit;
SIGNAL Net_505 : bit;
SIGNAL Net_502 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL tmpOE__Enable_3_net_0 : bit;
SIGNAL tmpFB_0__Enable_3_net_0 : bit;
SIGNAL tmpIO_0__Enable_3_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_3_net_0 : bit;
SIGNAL tmpOE__MotorPWM_3_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_3_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_3_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_3_net_0 : bit;
SIGNAL tmpOE__Enable_4_net_0 : bit;
SIGNAL tmpFB_0__Enable_4_net_0 : bit;
SIGNAL tmpIO_0__Enable_4_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_4_net_0 : bit;
SIGNAL tmpOE__MotorPWM_4_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_4_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_4_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_4_net_0 : bit;
SIGNAL tmpOE__foot12_net_0 : bit;
SIGNAL tmpFB_0__foot12_net_0 : bit;
SIGNAL tmpIO_0__foot12_net_0 : bit;
TERMINAL tmpSIOVREF__foot12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__foot12_net_0 : bit;
SIGNAL tmpOE__foot34_net_0 : bit;
SIGNAL tmpFB_0__foot34_net_0 : bit;
SIGNAL tmpIO_0__foot34_net_0 : bit;
TERMINAL tmpSIOVREF__foot34_net_0 : bit;
SIGNAL tmpINTERRUPT_0__foot34_net_0 : bit;
SIGNAL tmpOE__Enable_6_net_0 : bit;
SIGNAL tmpFB_0__Enable_6_net_0 : bit;
SIGNAL tmpIO_0__Enable_6_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_6_net_0 : bit;
SIGNAL tmpOE__MotorPWM_6_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_6_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_6_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_6_net_0 : bit;
SIGNAL tmpOE__foot78_net_0 : bit;
SIGNAL tmpFB_0__foot78_net_0 : bit;
SIGNAL tmpIO_0__foot78_net_0 : bit;
TERMINAL tmpSIOVREF__foot78_net_0 : bit;
SIGNAL tmpINTERRUPT_0__foot78_net_0 : bit;
SIGNAL Net_776 : bit;
SIGNAL \PWM_5:Net_107\ : bit;
SIGNAL \PWM_5:Net_113\ : bit;
SIGNAL \PWM_5:Net_63\ : bit;
SIGNAL \PWM_5:Net_57\ : bit;
SIGNAL \PWM_5:Net_54\ : bit;
SIGNAL Net_780 : bit;
SIGNAL Net_774 : bit;
SIGNAL Net_771 : bit;
SIGNAL \PWM_5:Net_114\ : bit;
SIGNAL tmpOE__MotorPWM_7_net_0 : bit;
SIGNAL Net_766 : bit;
SIGNAL tmpFB_0__MotorPWM_7_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_7_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_7_net_0 : bit;
SIGNAL Net_762 : bit;
SIGNAL Net_755 : bit;
SIGNAL \PWM_4:Net_107\ : bit;
SIGNAL \PWM_4:Net_113\ : bit;
SIGNAL \PWM_4:Net_63\ : bit;
SIGNAL \PWM_4:Net_57\ : bit;
SIGNAL \PWM_4:Net_54\ : bit;
SIGNAL Net_760 : bit;
SIGNAL Net_757 : bit;
SIGNAL \PWM_4:Net_114\ : bit;
SIGNAL tmpOE__foot56_net_0 : bit;
SIGNAL tmpFB_0__foot56_net_0 : bit;
SIGNAL tmpIO_0__foot56_net_0 : bit;
TERMINAL tmpSIOVREF__foot56_net_0 : bit;
SIGNAL tmpINTERRUPT_0__foot56_net_0 : bit;
SIGNAL Net_594 : bit;
SIGNAL Net_591 : bit;
SIGNAL \Counter_1:Net_43\ : bit;
SIGNAL Net_588 : bit;
SIGNAL \Counter_1:Net_49\ : bit;
SIGNAL \Counter_1:Net_82\ : bit;
SIGNAL \Counter_1:Net_89\ : bit;
SIGNAL \Counter_1:Net_95\ : bit;
SIGNAL \Counter_1:Net_91\ : bit;
SIGNAL \Counter_1:Net_102\ : bit;
SIGNAL \Counter_1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_1:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:reload\ : bit;
SIGNAL Net_607 : bit;
SIGNAL \Counter_1:CounterUDB:overflow\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow\ : bit;
SIGNAL \Counter_1:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_1\ : bit;
SIGNAL \Counter_1:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_1:CounterUDB:status_2\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_3\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_4\ : bit;
SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_1:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_589 : bit;
SIGNAL \Counter_1:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_1:CounterUDB:count_up\ : bit;
SIGNAL \Counter_1:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_604 : bit;
SIGNAL \Counter_1:CounterUDB:count_down\ : bit;
SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_1:CounterUDB:nc16\ : bit;
SIGNAL \Counter_1:CounterUDB:nc17\ : bit;
SIGNAL \Counter_1:CounterUDB:nc1\ : bit;
SIGNAL \Counter_1:CounterUDB:nc10\ : bit;
SIGNAL \Counter_1:CounterUDB:nc2\ : bit;
SIGNAL \Counter_1:CounterUDB:nc3\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:nc30\ : bit;
SIGNAL \Counter_1:CounterUDB:nc31\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_1:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:nc43\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_2:last\ : bit;
SIGNAL Net_368 : bit;
SIGNAL tmpOE__Encoder_2_A_net_0 : bit;
SIGNAL Net_608 : bit;
SIGNAL tmpIO_0__Encoder_2_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_2_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_2_A_net_0 : bit;
SIGNAL tmpOE__Encoder_2_B_net_0 : bit;
SIGNAL Net_609 : bit;
SIGNAL tmpIO_0__Encoder_2_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_2_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_2_B_net_0 : bit;
SIGNAL \EdgeDetect_3:last\ : bit;
SIGNAL Net_610 : bit;
SIGNAL Net_612 : bit;
SIGNAL Net_616 : bit;
SIGNAL \Counter_2:Net_43\ : bit;
SIGNAL Net_614 : bit;
SIGNAL \Counter_2:Net_49\ : bit;
SIGNAL \Counter_2:Net_82\ : bit;
SIGNAL \Counter_2:Net_89\ : bit;
SIGNAL \Counter_2:Net_95\ : bit;
SIGNAL \Counter_2:Net_91\ : bit;
SIGNAL \Counter_2:Net_102\ : bit;
SIGNAL \Counter_2:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_2:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_2:CounterUDB:control_7\ : bit;
SIGNAL \Counter_2:CounterUDB:control_6\ : bit;
SIGNAL \Counter_2:CounterUDB:control_5\ : bit;
SIGNAL \Counter_2:CounterUDB:control_4\ : bit;
SIGNAL \Counter_2:CounterUDB:control_3\ : bit;
SIGNAL \Counter_2:CounterUDB:control_2\ : bit;
SIGNAL \Counter_2:CounterUDB:control_1\ : bit;
SIGNAL \Counter_2:CounterUDB:control_0\ : bit;
SIGNAL \Counter_2:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_2:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_2:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_2:CounterUDB:reload\ : bit;
SIGNAL Net_613 : bit;
SIGNAL \Counter_2:CounterUDB:overflow\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow\ : bit;
SIGNAL \Counter_2:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:status_0\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_1\ : bit;
SIGNAL \Counter_2:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_2:CounterUDB:status_2\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_3\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_2:CounterUDB:status_4\ : bit;
SIGNAL \Counter_2:CounterUDB:status_5\ : bit;
SIGNAL \Counter_2:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_2:CounterUDB:status_6\ : bit;
SIGNAL \Counter_2:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_2:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_615 : bit;
SIGNAL \Counter_2:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_2:CounterUDB:count_up\ : bit;
SIGNAL \Counter_2:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_619 : bit;
SIGNAL \Counter_2:CounterUDB:count_down\ : bit;
SIGNAL \Counter_2:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_2:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_2:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_2:CounterUDB:nc16\ : bit;
SIGNAL \Counter_2:CounterUDB:nc17\ : bit;
SIGNAL \Counter_2:CounterUDB:nc1\ : bit;
SIGNAL \Counter_2:CounterUDB:nc10\ : bit;
SIGNAL \Counter_2:CounterUDB:nc2\ : bit;
SIGNAL \Counter_2:CounterUDB:nc3\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:nc30\ : bit;
SIGNAL \Counter_2:CounterUDB:nc31\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_2:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_2:CounterUDB:nc43\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_2:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_4:last\ : bit;
SIGNAL Net_622 : bit;
SIGNAL tmpOE__Encoder_4_A_net_0 : bit;
SIGNAL Net_638 : bit;
SIGNAL tmpIO_0__Encoder_4_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_4_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_4_A_net_0 : bit;
SIGNAL tmpOE__Encoder_4_B_net_0 : bit;
SIGNAL Net_639 : bit;
SIGNAL tmpIO_0__Encoder_4_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_4_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_4_B_net_0 : bit;
SIGNAL \EdgeDetect_7:last\ : bit;
SIGNAL Net_640 : bit;
SIGNAL Net_642 : bit;
SIGNAL Net_646 : bit;
SIGNAL \Counter_4:Net_43\ : bit;
SIGNAL Net_644 : bit;
SIGNAL \Counter_4:Net_49\ : bit;
SIGNAL \Counter_4:Net_82\ : bit;
SIGNAL \Counter_4:Net_89\ : bit;
SIGNAL \Counter_4:Net_95\ : bit;
SIGNAL \Counter_4:Net_91\ : bit;
SIGNAL \Counter_4:Net_102\ : bit;
SIGNAL \Counter_4:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_4:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_4:CounterUDB:control_7\ : bit;
SIGNAL \Counter_4:CounterUDB:control_6\ : bit;
SIGNAL \Counter_4:CounterUDB:control_5\ : bit;
SIGNAL \Counter_4:CounterUDB:control_4\ : bit;
SIGNAL \Counter_4:CounterUDB:control_3\ : bit;
SIGNAL \Counter_4:CounterUDB:control_2\ : bit;
SIGNAL \Counter_4:CounterUDB:control_1\ : bit;
SIGNAL \Counter_4:CounterUDB:control_0\ : bit;
SIGNAL \Counter_4:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_4:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_4:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_4:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_4:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_4:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_4:CounterUDB:reload\ : bit;
SIGNAL Net_643 : bit;
SIGNAL \Counter_4:CounterUDB:overflow\ : bit;
SIGNAL \Counter_4:CounterUDB:underflow\ : bit;
SIGNAL \Counter_4:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_4:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_4:CounterUDB:status_0\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_4:CounterUDB:status_1\ : bit;
SIGNAL \Counter_4:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_4:CounterUDB:status_2\ : bit;
SIGNAL \Counter_4:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_4:CounterUDB:status_3\ : bit;
SIGNAL \Counter_4:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_4:CounterUDB:status_4\ : bit;
SIGNAL \Counter_4:CounterUDB:status_5\ : bit;
SIGNAL \Counter_4:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_4:CounterUDB:status_6\ : bit;
SIGNAL \Counter_4:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_4:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_4:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_4:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_4:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_4:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_4:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_645 : bit;
SIGNAL \Counter_4:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_4:CounterUDB:count_up\ : bit;
SIGNAL \Counter_4:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_649 : bit;
SIGNAL \Counter_4:CounterUDB:count_down\ : bit;
SIGNAL \Counter_4:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_4:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_4:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_4:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_4:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_4:CounterUDB:nc16\ : bit;
SIGNAL \Counter_4:CounterUDB:nc17\ : bit;
SIGNAL \Counter_4:CounterUDB:nc1\ : bit;
SIGNAL \Counter_4:CounterUDB:nc10\ : bit;
SIGNAL \Counter_4:CounterUDB:nc2\ : bit;
SIGNAL \Counter_4:CounterUDB:nc3\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:nc30\ : bit;
SIGNAL \Counter_4:CounterUDB:nc31\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_4:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_4:CounterUDB:nc43\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_4:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_8:last\ : bit;
SIGNAL Net_652 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL Net_658 : bit;
SIGNAL Net_664 : bit;
SIGNAL Net_822 : bit;
SIGNAL Net_654 : bit;
SIGNAL \EdgeDetect_10:last\ : bit;
SIGNAL Net_817 : bit;
SIGNAL \Counter_5:Net_43\ : bit;
SIGNAL Net_815 : bit;
SIGNAL \Counter_5:Net_49\ : bit;
SIGNAL \Counter_5:Net_82\ : bit;
SIGNAL \Counter_5:Net_89\ : bit;
SIGNAL \Counter_5:Net_95\ : bit;
SIGNAL \Counter_5:Net_91\ : bit;
SIGNAL \Counter_5:Net_102\ : bit;
SIGNAL \Counter_5:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_5:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_5:CounterUDB:control_7\ : bit;
SIGNAL \Counter_5:CounterUDB:control_6\ : bit;
SIGNAL \Counter_5:CounterUDB:control_5\ : bit;
SIGNAL \Counter_5:CounterUDB:control_4\ : bit;
SIGNAL \Counter_5:CounterUDB:control_3\ : bit;
SIGNAL \Counter_5:CounterUDB:control_2\ : bit;
SIGNAL \Counter_5:CounterUDB:control_1\ : bit;
SIGNAL \Counter_5:CounterUDB:control_0\ : bit;
SIGNAL \Counter_5:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_5:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_5:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_5:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_5:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_5:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_5:CounterUDB:reload\ : bit;
SIGNAL \Counter_5:CounterUDB:overflow\ : bit;
SIGNAL \Counter_5:CounterUDB:underflow\ : bit;
SIGNAL \Counter_5:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_5:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_5:CounterUDB:status_0\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_5:CounterUDB:status_1\ : bit;
SIGNAL \Counter_5:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_5:CounterUDB:status_2\ : bit;
SIGNAL \Counter_5:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_5:CounterUDB:status_3\ : bit;
SIGNAL \Counter_5:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_5:CounterUDB:status_4\ : bit;
SIGNAL \Counter_5:CounterUDB:status_5\ : bit;
SIGNAL \Counter_5:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_5:CounterUDB:status_6\ : bit;
SIGNAL \Counter_5:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_5:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_5:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_5:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_5:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_5:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_5:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_816 : bit;
SIGNAL \Counter_5:CounterUDB:upcnt_stored\ : bit;
SIGNAL Net_657 : bit;
SIGNAL \Counter_5:CounterUDB:count_up\ : bit;
SIGNAL \Counter_5:CounterUDB:dwncnt_stored\ : bit;
SIGNAL \Counter_5:CounterUDB:count_down\ : bit;
SIGNAL \Counter_5:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_5:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_5:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_5:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_5:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_5:CounterUDB:nc16\ : bit;
SIGNAL \Counter_5:CounterUDB:nc17\ : bit;
SIGNAL \Counter_5:CounterUDB:nc1\ : bit;
SIGNAL \Counter_5:CounterUDB:nc10\ : bit;
SIGNAL \Counter_5:CounterUDB:nc2\ : bit;
SIGNAL \Counter_5:CounterUDB:nc3\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:nc30\ : bit;
SIGNAL \Counter_5:CounterUDB:nc31\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_5:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_5:CounterUDB:nc43\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_5:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_814 : bit;
SIGNAL \EdgeDetect_9:last\ : bit;
SIGNAL tmpOE__Encoder_5_B_net_0 : bit;
SIGNAL tmpIO_0__Encoder_5_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_5_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_5_B_net_0 : bit;
SIGNAL tmpOE__Encoder_6_A_net_0 : bit;
SIGNAL Net_668 : bit;
SIGNAL tmpIO_0__Encoder_6_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_6_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_6_A_net_0 : bit;
SIGNAL tmpOE__Encoder_6_B_net_0 : bit;
SIGNAL Net_669 : bit;
SIGNAL tmpIO_0__Encoder_6_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_6_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_6_B_net_0 : bit;
SIGNAL \EdgeDetect_11:last\ : bit;
SIGNAL Net_670 : bit;
SIGNAL Net_672 : bit;
SIGNAL Net_676 : bit;
SIGNAL \Counter_6:Net_43\ : bit;
SIGNAL Net_674 : bit;
SIGNAL \Counter_6:Net_49\ : bit;
SIGNAL \Counter_6:Net_82\ : bit;
SIGNAL \Counter_6:Net_89\ : bit;
SIGNAL \Counter_6:Net_95\ : bit;
SIGNAL \Counter_6:Net_91\ : bit;
SIGNAL \Counter_6:Net_102\ : bit;
SIGNAL \Counter_6:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_6:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_6:CounterUDB:control_7\ : bit;
SIGNAL \Counter_6:CounterUDB:control_6\ : bit;
SIGNAL \Counter_6:CounterUDB:control_5\ : bit;
SIGNAL \Counter_6:CounterUDB:control_4\ : bit;
SIGNAL \Counter_6:CounterUDB:control_3\ : bit;
SIGNAL \Counter_6:CounterUDB:control_2\ : bit;
SIGNAL \Counter_6:CounterUDB:control_1\ : bit;
SIGNAL \Counter_6:CounterUDB:control_0\ : bit;
SIGNAL \Counter_6:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_6:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_6:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_6:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_6:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_6:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_6:CounterUDB:reload\ : bit;
SIGNAL Net_673 : bit;
SIGNAL \Counter_6:CounterUDB:overflow\ : bit;
SIGNAL \Counter_6:CounterUDB:underflow\ : bit;
SIGNAL \Counter_6:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_6:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_6:CounterUDB:status_0\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_6:CounterUDB:status_1\ : bit;
SIGNAL \Counter_6:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_6:CounterUDB:status_2\ : bit;
SIGNAL \Counter_6:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_6:CounterUDB:status_3\ : bit;
SIGNAL \Counter_6:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_6:CounterUDB:status_4\ : bit;
SIGNAL \Counter_6:CounterUDB:status_5\ : bit;
SIGNAL \Counter_6:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_6:CounterUDB:status_6\ : bit;
SIGNAL \Counter_6:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_6:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_6:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_6:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_6:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_6:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_6:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_675 : bit;
SIGNAL \Counter_6:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_6:CounterUDB:count_up\ : bit;
SIGNAL \Counter_6:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_679 : bit;
SIGNAL \Counter_6:CounterUDB:count_down\ : bit;
SIGNAL \Counter_6:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_6:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_6:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_6:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_6:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_6:CounterUDB:nc16\ : bit;
SIGNAL \Counter_6:CounterUDB:nc17\ : bit;
SIGNAL \Counter_6:CounterUDB:nc1\ : bit;
SIGNAL \Counter_6:CounterUDB:nc10\ : bit;
SIGNAL \Counter_6:CounterUDB:nc2\ : bit;
SIGNAL \Counter_6:CounterUDB:nc3\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:nc30\ : bit;
SIGNAL \Counter_6:CounterUDB:nc31\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_6:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_6:CounterUDB:nc43\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_6:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_12:last\ : bit;
SIGNAL Net_682 : bit;
SIGNAL tmpOE__Encoder_7_A_net_0 : bit;
SIGNAL Net_683 : bit;
SIGNAL tmpIO_0__Encoder_7_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_7_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_7_A_net_0 : bit;
SIGNAL tmpOE__Encoder_7_B_net_0 : bit;
SIGNAL Net_684 : bit;
SIGNAL tmpIO_0__Encoder_7_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_7_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_7_B_net_0 : bit;
SIGNAL \EdgeDetect_13:last\ : bit;
SIGNAL Net_685 : bit;
SIGNAL Net_687 : bit;
SIGNAL Net_691 : bit;
SIGNAL \Counter_7:Net_43\ : bit;
SIGNAL Net_689 : bit;
SIGNAL \Counter_7:Net_49\ : bit;
SIGNAL \Counter_7:Net_82\ : bit;
SIGNAL \Counter_7:Net_89\ : bit;
SIGNAL \Counter_7:Net_95\ : bit;
SIGNAL \Counter_7:Net_91\ : bit;
SIGNAL \Counter_7:Net_102\ : bit;
SIGNAL \Counter_7:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_7:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_7:CounterUDB:control_7\ : bit;
SIGNAL \Counter_7:CounterUDB:control_6\ : bit;
SIGNAL \Counter_7:CounterUDB:control_5\ : bit;
SIGNAL \Counter_7:CounterUDB:control_4\ : bit;
SIGNAL \Counter_7:CounterUDB:control_3\ : bit;
SIGNAL \Counter_7:CounterUDB:control_2\ : bit;
SIGNAL \Counter_7:CounterUDB:control_1\ : bit;
SIGNAL \Counter_7:CounterUDB:control_0\ : bit;
SIGNAL \Counter_7:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_7:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_7:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_7:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_7:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_7:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_7:CounterUDB:reload\ : bit;
SIGNAL Net_688 : bit;
SIGNAL \Counter_7:CounterUDB:overflow\ : bit;
SIGNAL \Counter_7:CounterUDB:underflow\ : bit;
SIGNAL \Counter_7:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_7:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_7:CounterUDB:status_0\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_7:CounterUDB:status_1\ : bit;
SIGNAL \Counter_7:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_7:CounterUDB:status_2\ : bit;
SIGNAL \Counter_7:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_7:CounterUDB:status_3\ : bit;
SIGNAL \Counter_7:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_7:CounterUDB:status_4\ : bit;
SIGNAL \Counter_7:CounterUDB:status_5\ : bit;
SIGNAL \Counter_7:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_7:CounterUDB:status_6\ : bit;
SIGNAL \Counter_7:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_7:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_7:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_7:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_7:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_7:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_7:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_690 : bit;
SIGNAL \Counter_7:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_7:CounterUDB:count_up\ : bit;
SIGNAL \Counter_7:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_694 : bit;
SIGNAL \Counter_7:CounterUDB:count_down\ : bit;
SIGNAL \Counter_7:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_7:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_7:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_7:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_7:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_7:CounterUDB:nc16\ : bit;
SIGNAL \Counter_7:CounterUDB:nc17\ : bit;
SIGNAL \Counter_7:CounterUDB:nc1\ : bit;
SIGNAL \Counter_7:CounterUDB:nc10\ : bit;
SIGNAL \Counter_7:CounterUDB:nc2\ : bit;
SIGNAL \Counter_7:CounterUDB:nc3\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:nc30\ : bit;
SIGNAL \Counter_7:CounterUDB:nc31\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_7:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_7:CounterUDB:nc43\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_7:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_14:last\ : bit;
SIGNAL Net_697 : bit;
SIGNAL tmpOE__Encoder_8_A_net_0 : bit;
SIGNAL Net_698 : bit;
SIGNAL tmpIO_0__Encoder_8_A_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_8_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_8_A_net_0 : bit;
SIGNAL tmpOE__Encoder_8_B_net_0 : bit;
SIGNAL Net_699 : bit;
SIGNAL tmpIO_0__Encoder_8_B_net_0 : bit;
TERMINAL tmpSIOVREF__Encoder_8_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Encoder_8_B_net_0 : bit;
SIGNAL \EdgeDetect_15:last\ : bit;
SIGNAL Net_700 : bit;
SIGNAL Net_702 : bit;
SIGNAL Net_706 : bit;
SIGNAL \Counter_8:Net_43\ : bit;
SIGNAL Net_704 : bit;
SIGNAL \Counter_8:Net_49\ : bit;
SIGNAL \Counter_8:Net_82\ : bit;
SIGNAL \Counter_8:Net_89\ : bit;
SIGNAL \Counter_8:Net_95\ : bit;
SIGNAL \Counter_8:Net_91\ : bit;
SIGNAL \Counter_8:Net_102\ : bit;
SIGNAL \Counter_8:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_8:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_8:CounterUDB:control_7\ : bit;
SIGNAL \Counter_8:CounterUDB:control_6\ : bit;
SIGNAL \Counter_8:CounterUDB:control_5\ : bit;
SIGNAL \Counter_8:CounterUDB:control_4\ : bit;
SIGNAL \Counter_8:CounterUDB:control_3\ : bit;
SIGNAL \Counter_8:CounterUDB:control_2\ : bit;
SIGNAL \Counter_8:CounterUDB:control_1\ : bit;
SIGNAL \Counter_8:CounterUDB:control_0\ : bit;
SIGNAL \Counter_8:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_8:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_8:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_8:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_8:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_8:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_8:CounterUDB:reload\ : bit;
SIGNAL Net_703 : bit;
SIGNAL \Counter_8:CounterUDB:overflow\ : bit;
SIGNAL \Counter_8:CounterUDB:underflow\ : bit;
SIGNAL \Counter_8:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_8:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_8:CounterUDB:status_0\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_8:CounterUDB:status_1\ : bit;
SIGNAL \Counter_8:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_8:CounterUDB:status_2\ : bit;
SIGNAL \Counter_8:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_8:CounterUDB:status_3\ : bit;
SIGNAL \Counter_8:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_8:CounterUDB:status_4\ : bit;
SIGNAL \Counter_8:CounterUDB:status_5\ : bit;
SIGNAL \Counter_8:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_8:CounterUDB:status_6\ : bit;
SIGNAL \Counter_8:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_8:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_8:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_8:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_8:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_8:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_8:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_705 : bit;
SIGNAL \Counter_8:CounterUDB:upcnt_stored\ : bit;
SIGNAL \Counter_8:CounterUDB:count_up\ : bit;
SIGNAL \Counter_8:CounterUDB:dwncnt_stored\ : bit;
SIGNAL Net_709 : bit;
SIGNAL \Counter_8:CounterUDB:count_down\ : bit;
SIGNAL \Counter_8:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_8:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_8:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_8:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_8:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_8:CounterUDB:nc16\ : bit;
SIGNAL \Counter_8:CounterUDB:nc17\ : bit;
SIGNAL \Counter_8:CounterUDB:nc1\ : bit;
SIGNAL \Counter_8:CounterUDB:nc10\ : bit;
SIGNAL \Counter_8:CounterUDB:nc2\ : bit;
SIGNAL \Counter_8:CounterUDB:nc3\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:nc30\ : bit;
SIGNAL \Counter_8:CounterUDB:nc31\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Counter_8:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_8:CounterUDB:nc43\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_8:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \EdgeDetect_16:last\ : bit;
SIGNAL Net_712 : bit;
SIGNAL tmpOE__MotorPWM_8_net_0 : bit;
SIGNAL tmpFB_0__MotorPWM_8_net_0 : bit;
SIGNAL tmpIO_0__MotorPWM_8_net_0 : bit;
TERMINAL tmpSIOVREF__MotorPWM_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MotorPWM_8_net_0 : bit;
SIGNAL tmpOE__Enable_7_net_0 : bit;
SIGNAL tmpFB_0__Enable_7_net_0 : bit;
SIGNAL tmpIO_0__Enable_7_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_7_net_0 : bit;
SIGNAL tmpOE__Enable_8_net_0 : bit;
SIGNAL tmpFB_0__Enable_8_net_0 : bit;
SIGNAL tmpIO_0__Enable_8_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_8_net_0 : bit;
SIGNAL tmpOE__startPin_net_0 : bit;
SIGNAL tmpFB_0__startPin_net_0 : bit;
SIGNAL tmpIO_0__startPin_net_0 : bit;
TERMINAL tmpSIOVREF__startPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__startPin_net_0 : bit;
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL tmpOE__LED4_net_0 : bit;
SIGNAL tmpFB_0__LED4_net_0 : bit;
SIGNAL tmpIO_0__LED4_net_0 : bit;
TERMINAL tmpSIOVREF__LED4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED4_net_0 : bit;
SIGNAL tmpOE__LED5_net_0 : bit;
SIGNAL tmpFB_0__LED5_net_0 : bit;
SIGNAL tmpIO_0__LED5_net_0 : bit;
TERMINAL tmpSIOVREF__LED5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED5_net_0 : bit;
SIGNAL tmpOE__pinA_net_0 : bit;
SIGNAL tmpFB_0__pinA_net_0 : bit;
SIGNAL tmpIO_0__pinA_net_0 : bit;
TERMINAL tmpSIOVREF__pinA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pinA_net_0 : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \EdgeDetect_6:last\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_3:CounterUDB:count_down\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_3:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL Net_245D : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_2:BUART:rx_last\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \EdgeDetect_1:last\\D\ : bit;
SIGNAL \EdgeDetect_5:last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_2:last\\D\ : bit;
SIGNAL \EdgeDetect_3:last\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_2:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_4:last\\D\ : bit;
SIGNAL \EdgeDetect_7:last\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_4:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_8:last\\D\ : bit;
SIGNAL \EdgeDetect_10:last\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_5:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_9:last\\D\ : bit;
SIGNAL \EdgeDetect_11:last\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_6:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_12:last\\D\ : bit;
SIGNAL \EdgeDetect_13:last\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_7:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_14:last\\D\ : bit;
SIGNAL \EdgeDetect_15:last\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:upcnt_stored\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:count_up\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:dwncnt_stored\\D\ : bit;
SIGNAL \Counter_8:CounterUDB:count_down\\D\ : bit;
SIGNAL \EdgeDetect_16:last\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:cmp1_status\ <= ((not \PWM_1:PWMUDB:prevCompare1\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:cmp2_status\ <= ((not \PWM_1:PWMUDB:prevCompare2\ and \PWM_1:PWMUDB:cmp2_less\));

\PWM_1:PWMUDB:status_5\ <= (not \PWM_1:PWMUDB:final_kill_reg\);

\PWM_1:PWMUDB:tc_reg_i\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm1_i\ <= ((\PWM_1:PWMUDB:control_7\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:pwm2_i\ <= ((\PWM_1:PWMUDB:control_7\ and \PWM_1:PWMUDB:cmp2_less\));

\Counter_3:CounterUDB:reload\ <= (\Counter_3:CounterUDB:underflow\
	OR \Counter_3:CounterUDB:overflow\);

\Counter_3:CounterUDB:status_0\ <= ((not \Counter_3:CounterUDB:prevCompare\ and \Counter_3:CounterUDB:cmp_out_i\));

\Counter_3:CounterUDB:status_2\ <= ((not \Counter_3:CounterUDB:overflow_reg_i\ and \Counter_3:CounterUDB:overflow\));

\Counter_3:CounterUDB:status_3\ <= ((not \Counter_3:CounterUDB:underflow_reg_i\ and \Counter_3:CounterUDB:underflow\));

\Counter_3:CounterUDB:count_up\\D\ <= ((not \Counter_3:CounterUDB:upcnt_stored\ and not \EdgeDetect_5:last\ and Net_623 and Net_624));

\Counter_3:CounterUDB:count_down\\D\ <= ((not Net_623 and not \Counter_3:CounterUDB:dwncnt_stored\ and \EdgeDetect_6:last\ and Net_624));

\Counter_3:CounterUDB:count_enable\ <= ((not \Counter_3:CounterUDB:count_down\ and \Counter_3:CounterUDB:control_7\ and \Counter_3:CounterUDB:count_up\)
	OR (not \Counter_3:CounterUDB:count_up\ and \Counter_3:CounterUDB:control_7\ and \Counter_3:CounterUDB:count_down\));

\Counter_3:CounterUDB:dp_dir\ <= ((not \EdgeDetect_5:last\ and Net_623 and Net_624)
	OR (not Net_624 and \Counter_3:CounterUDB:upcnt_stored\)
	OR (not \Counter_3:CounterUDB:dwncnt_stored\ and \Counter_3:CounterUDB:upcnt_stored\)
	OR (not \EdgeDetect_6:last\ and \Counter_3:CounterUDB:upcnt_stored\)
	OR (Net_623 and \Counter_3:CounterUDB:upcnt_stored\));

\PWM_3:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_3:PWMUDB:tc_i\);

\PWM_3:PWMUDB:dith_count_1\\D\ <= ((not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\)
	OR (not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_1\));

\PWM_3:PWMUDB:dith_count_0\\D\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:tc_i\)
	OR (not \PWM_3:PWMUDB:tc_i\ and \PWM_3:PWMUDB:dith_count_0\));

\PWM_3:PWMUDB:cmp1_status\ <= ((not \PWM_3:PWMUDB:prevCompare1\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:cmp2_status\ <= ((not \PWM_3:PWMUDB:prevCompare2\ and \PWM_3:PWMUDB:cmp2_less\));

\PWM_3:PWMUDB:status_5\ <= (not \PWM_3:PWMUDB:final_kill_reg\);

\PWM_3:PWMUDB:tc_reg_i\\D\ <= ((\PWM_3:PWMUDB:runmode_enable\ and \PWM_3:PWMUDB:tc_i\));

\PWM_3:PWMUDB:pwm1_i\ <= ((\PWM_3:PWMUDB:control_7\ and \PWM_3:PWMUDB:cmp1_less\));

\PWM_3:PWMUDB:pwm2_i\ <= ((\PWM_3:PWMUDB:control_7\ and \PWM_3:PWMUDB:cmp2_less\));

\UART_1:BUART:reset_sr\ <= ((not \UART_1:BUART:HalfDuplexSend_last\ and \UART_1:BUART:control_0\)
	OR (not \UART_1:BUART:control_0\ and \UART_1:BUART:HalfDuplexSend_last\)
	OR \UART_1:BUART:reset_reg\);

Net_158 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_bitclk_enable\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\ and \UART_1:BUART:control_0\)
	OR (not \UART_1:BUART:control_0\ and \UART_1:BUART:rx_bitclk\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_1 and Net_163 and MODIN3_0)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_0 and MODIN3_1)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_163 and MODIN3_1));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_0 and Net_163)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_163 and MODIN3_0));

\UART_1:BUART:rx_postpoll\ <= ((Net_163 and MODIN3_0)
	OR MODIN3_1);

\UART_1:BUART:rx_status_0\ <= ((not \UART_1:BUART:rx_state_3\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:hd_tx_fifo_empty\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk\));

\UART_1:BUART:rx_status_1\ <= ((\UART_1:BUART:control_0\ and \UART_1:BUART:hd_tx_fifo_empty\));

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((not \UART_1:BUART:control_0\ and \UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\)
	OR (not \UART_1:BUART:hd_tx_fifo_notfull\ and \UART_1:BUART:control_0\));

Net_245D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not MODIN3_1 and not MODIN3_0 and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not Net_163 and not MODIN3_1 and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_163 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:control_1\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and not MODIN6_3 and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and not MODIN6_4 and not MODIN6_3 and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:control_1\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:hd_tx_fifo_empty\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_0\ and MODIN6_5 and MODIN6_4)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_0\ and MODIN6_6)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN3_1 and not MODIN3_0 and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not Net_163 and not MODIN3_1 and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_163));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:hd_shift_out\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_bitclk\ and MODIN6_5 and MODIN6_3)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:hd_shift_out\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_bitclk\ and MODIN6_5 and MODIN6_4)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:hd_shift_out\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_bitclk\ and MODIN6_6)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\ and MODIN6_3)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\ and MODIN6_4)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\ and MODIN6_6)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_1\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk\ and MODIN6_5)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:hd_shift_out\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_0\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:control_0\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:rx_state_2\));

\UART_2:BUART:rx_counter_load\ <= ((not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

\UART_2:BUART:rx_state_stop1_reg\\D\ <= (not \UART_2:BUART:rx_state_2\
	OR not \UART_2:BUART:rx_state_3\
	OR \UART_2:BUART:rx_state_0\
	OR \UART_2:BUART:rx_state_1\);

\UART_2:BUART:pollcount_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_1\ and Net_460 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_460 and \UART_2:BUART:pollcount_1\));

\UART_2:BUART:pollcount_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and Net_460)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_460 and \UART_2:BUART:pollcount_0\));

\UART_2:BUART:rx_postpoll\ <= ((Net_460 and \UART_2:BUART:pollcount_0\)
	OR \UART_2:BUART:pollcount_1\);

\UART_2:BUART:rx_status_4\ <= ((\UART_2:BUART:rx_load_fifo\ and \UART_2:BUART:rx_fifofull\));

\UART_2:BUART:rx_status_5\ <= ((\UART_2:BUART:rx_fifonotempty\ and \UART_2:BUART:rx_state_stop1_reg\));

\UART_2:BUART:rx_stop_bit_error\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not Net_460 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_load_fifo\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\));

\UART_2:BUART:rx_state_3\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\));

\UART_2:BUART:rx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not Net_460 and \UART_2:BUART:rx_last\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\));

\UART_2:BUART:rx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not Net_460 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_5\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_6\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_last\\D\ <= ((not \UART_2:BUART:reset_reg\ and Net_460));

\UART_2:BUART:rx_address_detected\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_address_detected\));

Net_627 <= ((not \EdgeDetect_5:last\ and Net_623 and Net_624));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:cmp1_status\ <= ((not \PWM_2:PWMUDB:prevCompare1\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:cmp2_status\ <= ((not \PWM_2:PWMUDB:prevCompare2\ and \PWM_2:PWMUDB:cmp2_less\));

\PWM_2:PWMUDB:status_5\ <= (not \PWM_2:PWMUDB:final_kill_reg\);

\PWM_2:PWMUDB:tc_reg_i\\D\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm1_i\ <= ((\PWM_2:PWMUDB:control_7\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:pwm2_i\ <= ((\PWM_2:PWMUDB:control_7\ and \PWM_2:PWMUDB:cmp2_less\));

Net_594 <= ((not \EdgeDetect_1:last\ and Net_606 and Net_605));

\Counter_1:CounterUDB:reload\ <= (\Counter_1:CounterUDB:underflow\
	OR \Counter_1:CounterUDB:overflow\);

\Counter_1:CounterUDB:status_0\ <= ((not \Counter_1:CounterUDB:prevCompare\ and \Counter_1:CounterUDB:cmp_out_i\));

\Counter_1:CounterUDB:status_2\ <= ((not \Counter_1:CounterUDB:overflow_reg_i\ and \Counter_1:CounterUDB:overflow\));

\Counter_1:CounterUDB:status_3\ <= ((not \Counter_1:CounterUDB:underflow_reg_i\ and \Counter_1:CounterUDB:underflow\));

\Counter_1:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_1:last\ and not \Counter_1:CounterUDB:upcnt_stored\ and Net_606 and Net_605));

\Counter_1:CounterUDB:count_down\\D\ <= ((not Net_606 and not \Counter_1:CounterUDB:dwncnt_stored\ and Net_605 and \EdgeDetect_2:last\));

\Counter_1:CounterUDB:count_enable\ <= ((not \Counter_1:CounterUDB:count_down\ and \Counter_1:CounterUDB:control_7\ and \Counter_1:CounterUDB:count_up\)
	OR (not \Counter_1:CounterUDB:count_up\ and \Counter_1:CounterUDB:control_7\ and \Counter_1:CounterUDB:count_down\));

\Counter_1:CounterUDB:dp_dir\ <= ((not \EdgeDetect_1:last\ and Net_606 and Net_605)
	OR (not \EdgeDetect_2:last\ and \Counter_1:CounterUDB:upcnt_stored\)
	OR (not \Counter_1:CounterUDB:dwncnt_stored\ and \Counter_1:CounterUDB:upcnt_stored\)
	OR (not Net_605 and \Counter_1:CounterUDB:upcnt_stored\)
	OR (Net_606 and \Counter_1:CounterUDB:upcnt_stored\));

Net_604 <= ((not Net_606 and Net_605 and \EdgeDetect_2:last\));

Net_612 <= ((not \EdgeDetect_3:last\ and Net_608 and Net_609));

\Counter_2:CounterUDB:reload\ <= (\Counter_2:CounterUDB:underflow\
	OR \Counter_2:CounterUDB:overflow\);

\Counter_2:CounterUDB:status_0\ <= ((not \Counter_2:CounterUDB:prevCompare\ and \Counter_2:CounterUDB:cmp_out_i\));

\Counter_2:CounterUDB:status_2\ <= ((not \Counter_2:CounterUDB:overflow_reg_i\ and \Counter_2:CounterUDB:overflow\));

\Counter_2:CounterUDB:status_3\ <= ((not \Counter_2:CounterUDB:underflow_reg_i\ and \Counter_2:CounterUDB:underflow\));

\Counter_2:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_3:last\ and not \Counter_2:CounterUDB:upcnt_stored\ and Net_608 and Net_609));

\Counter_2:CounterUDB:count_down\\D\ <= ((not Net_608 and not \Counter_2:CounterUDB:dwncnt_stored\ and Net_609 and \EdgeDetect_4:last\));

\Counter_2:CounterUDB:count_enable\ <= ((not \Counter_2:CounterUDB:count_down\ and \Counter_2:CounterUDB:control_7\ and \Counter_2:CounterUDB:count_up\)
	OR (not \Counter_2:CounterUDB:count_up\ and \Counter_2:CounterUDB:control_7\ and \Counter_2:CounterUDB:count_down\));

\Counter_2:CounterUDB:dp_dir\ <= ((not \EdgeDetect_3:last\ and Net_608 and Net_609)
	OR (not \EdgeDetect_4:last\ and \Counter_2:CounterUDB:upcnt_stored\)
	OR (not \Counter_2:CounterUDB:dwncnt_stored\ and \Counter_2:CounterUDB:upcnt_stored\)
	OR (not Net_609 and \Counter_2:CounterUDB:upcnt_stored\)
	OR (Net_608 and \Counter_2:CounterUDB:upcnt_stored\));

Net_619 <= ((not Net_608 and Net_609 and \EdgeDetect_4:last\));

Net_634 <= ((not Net_623 and \EdgeDetect_6:last\ and Net_624));

Net_642 <= ((not \EdgeDetect_7:last\ and Net_638 and Net_639));

\Counter_4:CounterUDB:reload\ <= (\Counter_4:CounterUDB:underflow\
	OR \Counter_4:CounterUDB:overflow\);

\Counter_4:CounterUDB:status_0\ <= ((not \Counter_4:CounterUDB:prevCompare\ and \Counter_4:CounterUDB:cmp_out_i\));

\Counter_4:CounterUDB:status_2\ <= ((not \Counter_4:CounterUDB:overflow_reg_i\ and \Counter_4:CounterUDB:overflow\));

\Counter_4:CounterUDB:status_3\ <= ((not \Counter_4:CounterUDB:underflow_reg_i\ and \Counter_4:CounterUDB:underflow\));

\Counter_4:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_7:last\ and not \Counter_4:CounterUDB:upcnt_stored\ and Net_638 and Net_639));

\Counter_4:CounterUDB:count_down\\D\ <= ((not Net_638 and not \Counter_4:CounterUDB:dwncnt_stored\ and Net_639 and \EdgeDetect_8:last\));

\Counter_4:CounterUDB:count_enable\ <= ((not \Counter_4:CounterUDB:count_down\ and \Counter_4:CounterUDB:control_7\ and \Counter_4:CounterUDB:count_up\)
	OR (not \Counter_4:CounterUDB:count_up\ and \Counter_4:CounterUDB:control_7\ and \Counter_4:CounterUDB:count_down\));

\Counter_4:CounterUDB:dp_dir\ <= ((not \EdgeDetect_7:last\ and Net_638 and Net_639)
	OR (not \EdgeDetect_8:last\ and \Counter_4:CounterUDB:upcnt_stored\)
	OR (not \Counter_4:CounterUDB:dwncnt_stored\ and \Counter_4:CounterUDB:upcnt_stored\)
	OR (not Net_639 and \Counter_4:CounterUDB:upcnt_stored\)
	OR (Net_638 and \Counter_4:CounterUDB:upcnt_stored\));

Net_649 <= ((not Net_638 and Net_639 and \EdgeDetect_8:last\));

Net_664 <= ((not Net_653 and Net_654 and \EdgeDetect_10:last\));

\Counter_5:CounterUDB:reload\ <= (\Counter_5:CounterUDB:underflow\
	OR \Counter_5:CounterUDB:overflow\);

\Counter_5:CounterUDB:status_0\ <= ((not \Counter_5:CounterUDB:prevCompare\ and \Counter_5:CounterUDB:cmp_out_i\));

\Counter_5:CounterUDB:status_2\ <= ((not \Counter_5:CounterUDB:overflow_reg_i\ and \Counter_5:CounterUDB:overflow\));

\Counter_5:CounterUDB:status_3\ <= ((not \Counter_5:CounterUDB:underflow_reg_i\ and \Counter_5:CounterUDB:underflow\));

\Counter_5:CounterUDB:count_up\\D\ <= ((not \Counter_5:CounterUDB:upcnt_stored\ and not \EdgeDetect_9:last\ and Net_653 and Net_654));

\Counter_5:CounterUDB:count_down\\D\ <= ((not Net_653 and not \Counter_5:CounterUDB:dwncnt_stored\ and Net_654 and \EdgeDetect_10:last\));

\Counter_5:CounterUDB:count_enable\ <= ((not \Counter_5:CounterUDB:count_down\ and \Counter_5:CounterUDB:control_7\ and \Counter_5:CounterUDB:count_up\)
	OR (not \Counter_5:CounterUDB:count_up\ and \Counter_5:CounterUDB:control_7\ and \Counter_5:CounterUDB:count_down\));

\Counter_5:CounterUDB:dp_dir\ <= ((not \EdgeDetect_9:last\ and Net_653 and Net_654)
	OR (not \Counter_5:CounterUDB:dwncnt_stored\ and \Counter_5:CounterUDB:upcnt_stored\)
	OR (not \EdgeDetect_10:last\ and \Counter_5:CounterUDB:upcnt_stored\)
	OR (not Net_654 and \Counter_5:CounterUDB:upcnt_stored\)
	OR (Net_653 and \Counter_5:CounterUDB:upcnt_stored\));

Net_657 <= ((not \EdgeDetect_9:last\ and Net_653 and Net_654));

Net_672 <= ((not \EdgeDetect_11:last\ and Net_668 and Net_669));

\Counter_6:CounterUDB:reload\ <= (\Counter_6:CounterUDB:underflow\
	OR \Counter_6:CounterUDB:overflow\);

\Counter_6:CounterUDB:status_0\ <= ((not \Counter_6:CounterUDB:prevCompare\ and \Counter_6:CounterUDB:cmp_out_i\));

\Counter_6:CounterUDB:status_2\ <= ((not \Counter_6:CounterUDB:overflow_reg_i\ and \Counter_6:CounterUDB:overflow\));

\Counter_6:CounterUDB:status_3\ <= ((not \Counter_6:CounterUDB:underflow_reg_i\ and \Counter_6:CounterUDB:underflow\));

\Counter_6:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_11:last\ and not \Counter_6:CounterUDB:upcnt_stored\ and Net_668 and Net_669));

\Counter_6:CounterUDB:count_down\\D\ <= ((not Net_668 and not \Counter_6:CounterUDB:dwncnt_stored\ and Net_669 and \EdgeDetect_12:last\));

\Counter_6:CounterUDB:count_enable\ <= ((not \Counter_6:CounterUDB:count_down\ and \Counter_6:CounterUDB:control_7\ and \Counter_6:CounterUDB:count_up\)
	OR (not \Counter_6:CounterUDB:count_up\ and \Counter_6:CounterUDB:control_7\ and \Counter_6:CounterUDB:count_down\));

\Counter_6:CounterUDB:dp_dir\ <= ((not \EdgeDetect_11:last\ and Net_668 and Net_669)
	OR (not \EdgeDetect_12:last\ and \Counter_6:CounterUDB:upcnt_stored\)
	OR (not \Counter_6:CounterUDB:dwncnt_stored\ and \Counter_6:CounterUDB:upcnt_stored\)
	OR (not Net_669 and \Counter_6:CounterUDB:upcnt_stored\)
	OR (Net_668 and \Counter_6:CounterUDB:upcnt_stored\));

Net_679 <= ((not Net_668 and Net_669 and \EdgeDetect_12:last\));

Net_687 <= ((not \EdgeDetect_13:last\ and Net_683 and Net_684));

\Counter_7:CounterUDB:reload\ <= (\Counter_7:CounterUDB:underflow\
	OR \Counter_7:CounterUDB:overflow\);

\Counter_7:CounterUDB:status_0\ <= ((not \Counter_7:CounterUDB:prevCompare\ and \Counter_7:CounterUDB:cmp_out_i\));

\Counter_7:CounterUDB:status_2\ <= ((not \Counter_7:CounterUDB:overflow_reg_i\ and \Counter_7:CounterUDB:overflow\));

\Counter_7:CounterUDB:status_3\ <= ((not \Counter_7:CounterUDB:underflow_reg_i\ and \Counter_7:CounterUDB:underflow\));

\Counter_7:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_13:last\ and not \Counter_7:CounterUDB:upcnt_stored\ and Net_683 and Net_684));

\Counter_7:CounterUDB:count_down\\D\ <= ((not Net_683 and not \Counter_7:CounterUDB:dwncnt_stored\ and Net_684 and \EdgeDetect_14:last\));

\Counter_7:CounterUDB:count_enable\ <= ((not \Counter_7:CounterUDB:count_down\ and \Counter_7:CounterUDB:control_7\ and \Counter_7:CounterUDB:count_up\)
	OR (not \Counter_7:CounterUDB:count_up\ and \Counter_7:CounterUDB:control_7\ and \Counter_7:CounterUDB:count_down\));

\Counter_7:CounterUDB:dp_dir\ <= ((not \EdgeDetect_13:last\ and Net_683 and Net_684)
	OR (not \EdgeDetect_14:last\ and \Counter_7:CounterUDB:upcnt_stored\)
	OR (not \Counter_7:CounterUDB:dwncnt_stored\ and \Counter_7:CounterUDB:upcnt_stored\)
	OR (not Net_684 and \Counter_7:CounterUDB:upcnt_stored\)
	OR (Net_683 and \Counter_7:CounterUDB:upcnt_stored\));

Net_694 <= ((not Net_683 and Net_684 and \EdgeDetect_14:last\));

Net_702 <= ((not \EdgeDetect_15:last\ and Net_698 and Net_699));

\Counter_8:CounterUDB:reload\ <= (\Counter_8:CounterUDB:underflow\
	OR \Counter_8:CounterUDB:overflow\);

\Counter_8:CounterUDB:status_0\ <= ((not \Counter_8:CounterUDB:prevCompare\ and \Counter_8:CounterUDB:cmp_out_i\));

\Counter_8:CounterUDB:status_2\ <= ((not \Counter_8:CounterUDB:overflow_reg_i\ and \Counter_8:CounterUDB:overflow\));

\Counter_8:CounterUDB:status_3\ <= ((not \Counter_8:CounterUDB:underflow_reg_i\ and \Counter_8:CounterUDB:underflow\));

\Counter_8:CounterUDB:count_up\\D\ <= ((not \EdgeDetect_15:last\ and not \Counter_8:CounterUDB:upcnt_stored\ and Net_698 and Net_699));

\Counter_8:CounterUDB:count_down\\D\ <= ((not Net_698 and not \Counter_8:CounterUDB:dwncnt_stored\ and Net_699 and \EdgeDetect_16:last\));

\Counter_8:CounterUDB:count_enable\ <= ((not \Counter_8:CounterUDB:count_down\ and \Counter_8:CounterUDB:control_7\ and \Counter_8:CounterUDB:count_up\)
	OR (not \Counter_8:CounterUDB:count_up\ and \Counter_8:CounterUDB:control_7\ and \Counter_8:CounterUDB:count_down\));

\Counter_8:CounterUDB:dp_dir\ <= ((not \EdgeDetect_15:last\ and Net_698 and Net_699)
	OR (not \EdgeDetect_16:last\ and \Counter_8:CounterUDB:upcnt_stored\)
	OR (not \Counter_8:CounterUDB:dwncnt_stored\ and \Counter_8:CounterUDB:upcnt_stored\)
	OR (not Net_699 and \Counter_8:CounterUDB:upcnt_stored\)
	OR (Net_698 and \Counter_8:CounterUDB:upcnt_stored\));

Net_709 <= ((not Net_698 and Net_699 and \EdgeDetect_16:last\));

\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_1:PWMUDB:Clk_Ctl_i\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_1:PWMUDB:status_5\, zero, \PWM_1:PWMUDB:status_3\,
			\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:status_1\, \PWM_1:PWMUDB:status_0\),
		interrupt=>\PWM_1:Net_55\);
\PWM_1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:nc2\,
		cl0=>\PWM_1:PWMUDB:nc3\,
		z0=>\PWM_1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:nc4\,
		cl1=>\PWM_1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
MotorPWM_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbc8dada-7ca5-46cf-844c-8dafd485cd79",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_349,
		fb=>(tmpFB_0__MotorPWM_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_1_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"db97a017-596c-4926-b319-ea05102d5aeb",
		source_clock_id=>"",
		divisor=>0,
		period=>"19230769.2307692",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_812,
		dig_domain_out=>open);
Encoder_1_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_606,
		analog=>(open),
		io=>(tmpIO_0__Encoder_1_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_1_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_1_A_net_0);
Encoder_1_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64ddc2b9-4d44-4b1a-b398-4456327e72c5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_605,
		analog=>(open),
		io=>(tmpIO_0__Encoder_1_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_1_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_1_B_net_0);
Enable_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbd862c0-88dc-4a0a-99c3-7f75b4ad4a78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_1_net_0),
		siovref=>(tmpSIOVREF__Enable_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_1_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ecf9bd53-b395-431c-afb7-9676720504f2",
		source_clock_id=>"",
		divisor=>0,
		period=>"38461538.4615385",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_525,
		dig_domain_out=>open);
Enable_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b9235af3-837c-449f-bada-1bc9d014b68a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_2_net_0),
		siovref=>(tmpSIOVREF__Enable_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_2_net_0);
MotorPWM_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d62d4a3-e21b-42e5-9421-c8f41311fa95",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_350,
		fb=>(tmpFB_0__MotorPWM_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_2_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_2_net_0);
\Counter_3:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_3:CounterUDB:ClockOutFromEnBlock\);
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_3:CounterUDB:Clk_Ctl_i\);
\Counter_3:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_3:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_3:CounterUDB:control_7\, \Counter_3:CounterUDB:control_6\, \Counter_3:CounterUDB:control_5\, \Counter_3:CounterUDB:control_4\,
			\Counter_3:CounterUDB:control_3\, \Counter_3:CounterUDB:control_2\, \Counter_3:CounterUDB:control_1\, \Counter_3:CounterUDB:control_0\));
\Counter_3:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_3:CounterUDB:status_6\, \Counter_3:CounterUDB:status_5\, zero, \Counter_3:CounterUDB:status_3\,
			\Counter_3:CounterUDB:status_2\, \Counter_3:CounterUDB:underflow\, \Counter_3:CounterUDB:status_0\),
		interrupt=>\Counter_3:Net_43\);
\Counter_3:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_3:CounterUDB:dp_dir\, \Counter_3:CounterUDB:count_enable\, \Counter_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_3:CounterUDB:nc16\,
		cl0=>\Counter_3:CounterUDB:nc17\,
		z0=>\Counter_3:CounterUDB:nc1\,
		ff0=>\Counter_3:CounterUDB:nc10\,
		ce1=>\Counter_3:CounterUDB:nc2\,
		cl1=>\Counter_3:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_3:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_3:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_3:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_3:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_3:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_3:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_3:CounterUDB:sC16:counterdp:cap_1\, \Counter_3:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_3:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_3:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_3:CounterUDB:dp_dir\, \Counter_3:CounterUDB:count_enable\, \Counter_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_3:CounterUDB:per_equal\,
		cl0=>\Counter_3:CounterUDB:nc43\,
		z0=>\Counter_3:CounterUDB:underflow\,
		ff0=>\Counter_3:CounterUDB:overflow\,
		ce1=>\Counter_3:CounterUDB:cmp_equal\,
		cl1=>\Counter_3:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_3:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_3:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_3:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_3:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_3:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_3:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_3:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_3:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_3:CounterUDB:sC16:counterdp:cap_1\, \Counter_3:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_3:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_3:PWMUDB:ClockOutFromEnBlock\);
\PWM_3:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_3:PWMUDB:Clk_Ctl_i\);
\PWM_3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_3:PWMUDB:control_7\, \PWM_3:PWMUDB:control_6\, \PWM_3:PWMUDB:control_5\, \PWM_3:PWMUDB:control_4\,
			\PWM_3:PWMUDB:control_3\, \PWM_3:PWMUDB:control_2\, \PWM_3:PWMUDB:control_1\, \PWM_3:PWMUDB:control_0\));
\PWM_3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_3:PWMUDB:status_5\, zero, \PWM_3:PWMUDB:status_3\,
			\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:status_1\, \PWM_3:PWMUDB:status_0\),
		interrupt=>\PWM_3:Net_55\);
\PWM_3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:nc2\,
		cl0=>\PWM_3:PWMUDB:nc3\,
		z0=>\PWM_3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:nc4\,
		cl1=>\PWM_3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_3:PWMUDB:tc_i\, \PWM_3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_3:PWMUDB:cmp1_eq\,
		cl0=>\PWM_3:PWMUDB:cmp1_less\,
		z0=>\PWM_3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_3:PWMUDB:cmp2_eq\,
		cl1=>\PWM_3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_3:PWMUDB:sP16:pwmdp:cap_1\, \PWM_3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_3:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
ePin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12ed70cd-b578-450a-b3af-c964782b9405",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ePin_net_0),
		analog=>(open),
		io=>(tmpIO_0__ePin_net_0),
		siovref=>(tmpSIOVREF__ePin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ePin_net_0);
Enable_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6adadbc3-b440-4335-910f-54578debfa0c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_5_net_0),
		siovref=>(tmpSIOVREF__Enable_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_5_net_0);
\Timer_2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_474,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_140,
		compare=>\Timer_2:Net_261\,
		interrupt=>\Timer_2:Net_57\);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_140);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"39966aef-b2fb-4022-afbc-82081000eb9c",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_474,
		dig_domain_out=>open);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"135633680.555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sCR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART_1:BUART:clock_op\,
		control=>(\UART_1:BUART:control_7\, \UART_1:BUART:control_6\, \UART_1:BUART:control_5\, \UART_1:BUART:control_4\,
			\UART_1:BUART:control_3\, \UART_1:BUART:control_2\, \UART_1:BUART:control_1\, \UART_1:BUART:control_0\));
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN6_6, MODIN6_5, MODIN6_4, MODIN6_3,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_sr\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, \UART_1:BUART:rx_status_1\, \UART_1:BUART:rx_status_0\),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Encoder_5_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"899c675a-674a-4e46-97d7-3753686f7944",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_653,
		analog=>(open),
		io=>(tmpIO_0__Encoder_5_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_5_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_5_A_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_158,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_193);
\Timer_3:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_200,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_193,
		compare=>\Timer_3:Net_261\,
		interrupt=>\Timer_3:Net_57\);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b103971a-87dc-490c-96b5-589d3d328af9",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_200,
		dig_domain_out=>open);
\UART_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0d5b3961-838b-4c14-a64b-31b3d2cca5aa/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"135633680.555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_2:Net_9\,
		dig_domain_out=>open);
\UART_2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_462);
\UART_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_2:Net_9\,
		enable=>one,
		clock_out=>\UART_2:BUART:clock_op\);
\UART_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:rx_state_1\, \UART_2:BUART:rx_state_0\, \UART_2:BUART:rx_bitclk_enable\),
		route_si=>\UART_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_2:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1100010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_2:BUART:clock_op\,
		reset=>\UART_2:BUART:reset_reg\,
		load=>\UART_2:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_2:BUART:rx_count_6\, \UART_2:BUART:rx_count_5\, \UART_2:BUART:rx_count_4\, \UART_2:BUART:rx_count_3\,
			\UART_2:BUART:rx_count_2\, \UART_2:BUART:rx_count_1\, \UART_2:BUART:rx_count_0\),
		tc=>\UART_2:BUART:rx_count7_tc\);
\UART_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, \UART_2:BUART:rx_status_5\, \UART_2:BUART:rx_status_4\, \UART_2:BUART:rx_status_3\,
			\UART_2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_462);
Rx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbbe5259-a41a-40df-94c1-18ac9a510eff",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_460,
		analog=>(open),
		io=>(tmpIO_0__Rx_2_net_0),
		siovref=>(tmpSIOVREF__Rx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_2_net_0);
MotorPWM_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c7dee59-95f9-4607-8268-bbd757689c3b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_548,
		fb=>(tmpFB_0__MotorPWM_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_5_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_5_net_0);
Encoder_3_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d036f0fe-e500-4de4-b412-57d2c4ebfb34",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_624,
		analog=>(open),
		io=>(tmpIO_0__Encoder_3_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_3_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_3_B_net_0);
Encoder_3_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"689230a6-71d4-43a0-8ef5-d5ba63c81bef",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_623,
		analog=>(open),
		io=>(tmpIO_0__Encoder_3_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_3_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_3_A_net_0);
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_525,
		enable=>one,
		clock_out=>\PWM_2:PWMUDB:Clk_Ctl_i\);
\PWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_2:PWMUDB:control_7\, \PWM_2:PWMUDB:control_6\, \PWM_2:PWMUDB:control_5\, \PWM_2:PWMUDB:control_4\,
			\PWM_2:PWMUDB:control_3\, \PWM_2:PWMUDB:control_2\, \PWM_2:PWMUDB:control_1\, \PWM_2:PWMUDB:control_0\));
\PWM_2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_2:PWMUDB:status_5\, zero, \PWM_2:PWMUDB:status_3\,
			\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:status_1\, \PWM_2:PWMUDB:status_0\),
		interrupt=>\PWM_2:Net_55\);
\PWM_2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:nc2\,
		cl0=>\PWM_2:PWMUDB:nc3\,
		z0=>\PWM_2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:nc4\,
		cl1=>\PWM_2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\);
Enable_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"75a60a7e-4f18-4d96-a4a9-9b74e21baf5a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_3_net_0),
		siovref=>(tmpSIOVREF__Enable_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_3_net_0);
MotorPWM_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84150a95-c2a9-4aaa-82be-1db1f5fe6952",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_503,
		fb=>(tmpFB_0__MotorPWM_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_3_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_3_net_0);
Enable_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"de7fb962-d132-45a7-a2ea-35b409130e38",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_4_net_0),
		siovref=>(tmpSIOVREF__Enable_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_4_net_0);
MotorPWM_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b18a1f8c-c113-4f6c-b968-10da9218f557",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_504,
		fb=>(tmpFB_0__MotorPWM_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_4_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_4_net_0);
foot12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0035fc62-241a-40d1-bc30-1ed3f18ff2b9",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__foot12_net_0),
		analog=>(open),
		io=>(tmpIO_0__foot12_net_0),
		siovref=>(tmpSIOVREF__foot12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__foot12_net_0);
foot34:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84e359fc-f3ce-4a68-b36e-6af10b3ec06e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__foot34_net_0),
		analog=>(open),
		io=>(tmpIO_0__foot34_net_0),
		siovref=>(tmpSIOVREF__foot34_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__foot34_net_0);
Enable_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64084035-fd28-4e32-ba9b-32097b3c5078",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_6_net_0),
		siovref=>(tmpSIOVREF__Enable_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_6_net_0);
MotorPWM_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e03c82a-9dff-435f-b38b-a66044fdf69e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_549,
		fb=>(tmpFB_0__MotorPWM_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_6_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_6_net_0);
foot78:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d322741a-e2e4-4343-a227-aeb8f829d820",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__foot78_net_0),
		analog=>(open),
		io=>(tmpIO_0__foot78_net_0),
		siovref=>(tmpSIOVREF__foot78_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__foot78_net_0);
\PWM_5:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_525,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_5:Net_63\,
		compare=>Net_780,
		interrupt=>\PWM_5:Net_54\);
MotorPWM_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b601513b-9c41-4ca7-b59a-2acc3e3c14dd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_766,
		fb=>(tmpFB_0__MotorPWM_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_7_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_7_net_0);
\PWM_4:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_525,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_4:Net_63\,
		compare=>Net_766,
		interrupt=>\PWM_4:Net_54\);
foot56:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"832473f1-d4ae-4750-a0fb-a4286395d7f2",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__foot56_net_0),
		analog=>(open),
		io=>(tmpIO_0__foot56_net_0),
		siovref=>(tmpSIOVREF__foot56_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__foot56_net_0);
\Counter_1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_1:CounterUDB:ClockOutFromEnBlock\);
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_1:CounterUDB:Clk_Ctl_i\);
\Counter_1:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_1:CounterUDB:control_7\, \Counter_1:CounterUDB:control_6\, \Counter_1:CounterUDB:control_5\, \Counter_1:CounterUDB:control_4\,
			\Counter_1:CounterUDB:control_3\, \Counter_1:CounterUDB:control_2\, \Counter_1:CounterUDB:control_1\, \Counter_1:CounterUDB:control_0\));
\Counter_1:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_1:CounterUDB:status_6\, \Counter_1:CounterUDB:status_5\, zero, \Counter_1:CounterUDB:status_3\,
			\Counter_1:CounterUDB:status_2\, \Counter_1:CounterUDB:underflow\, \Counter_1:CounterUDB:status_0\),
		interrupt=>\Counter_1:Net_43\);
\Counter_1:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_1:CounterUDB:dp_dir\, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:nc16\,
		cl0=>\Counter_1:CounterUDB:nc17\,
		z0=>\Counter_1:CounterUDB:nc1\,
		ff0=>\Counter_1:CounterUDB:nc10\,
		ce1=>\Counter_1:CounterUDB:nc2\,
		cl1=>\Counter_1:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_1:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_1:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_1:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_1:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_1:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_1:CounterUDB:sC16:counterdp:cap_1\, \Counter_1:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_1:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_1:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_1:CounterUDB:dp_dir\, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:per_equal\,
		cl0=>\Counter_1:CounterUDB:nc43\,
		z0=>\Counter_1:CounterUDB:underflow\,
		ff0=>\Counter_1:CounterUDB:overflow\,
		ce1=>\Counter_1:CounterUDB:cmp_equal\,
		cl1=>\Counter_1:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_1:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_1:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_1:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_1:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_1:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_1:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_1:CounterUDB:sC16:counterdp:cap_1\, \Counter_1:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_1:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Encoder_2_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98430266-2cfb-4857-acd5-f6c551c0f802",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_608,
		analog=>(open),
		io=>(tmpIO_0__Encoder_2_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_2_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_2_A_net_0);
Encoder_2_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b332f77-90b5-454e-a35a-35dea1f307d8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_609,
		analog=>(open),
		io=>(tmpIO_0__Encoder_2_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_2_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_2_B_net_0);
\Counter_2:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_2:CounterUDB:ClockOutFromEnBlock\);
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_2:CounterUDB:Clk_Ctl_i\);
\Counter_2:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_2:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_2:CounterUDB:control_7\, \Counter_2:CounterUDB:control_6\, \Counter_2:CounterUDB:control_5\, \Counter_2:CounterUDB:control_4\,
			\Counter_2:CounterUDB:control_3\, \Counter_2:CounterUDB:control_2\, \Counter_2:CounterUDB:control_1\, \Counter_2:CounterUDB:control_0\));
\Counter_2:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_2:CounterUDB:status_6\, \Counter_2:CounterUDB:status_5\, zero, \Counter_2:CounterUDB:status_3\,
			\Counter_2:CounterUDB:status_2\, \Counter_2:CounterUDB:underflow\, \Counter_2:CounterUDB:status_0\),
		interrupt=>\Counter_2:Net_43\);
\Counter_2:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_2:CounterUDB:dp_dir\, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:nc16\,
		cl0=>\Counter_2:CounterUDB:nc17\,
		z0=>\Counter_2:CounterUDB:nc1\,
		ff0=>\Counter_2:CounterUDB:nc10\,
		ce1=>\Counter_2:CounterUDB:nc2\,
		cl1=>\Counter_2:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_2:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_2:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_2:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_2:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_2:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_2:CounterUDB:sC16:counterdp:cap_1\, \Counter_2:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_2:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_2:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_2:CounterUDB:dp_dir\, \Counter_2:CounterUDB:count_enable\, \Counter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_2:CounterUDB:per_equal\,
		cl0=>\Counter_2:CounterUDB:nc43\,
		z0=>\Counter_2:CounterUDB:underflow\,
		ff0=>\Counter_2:CounterUDB:overflow\,
		ce1=>\Counter_2:CounterUDB:cmp_equal\,
		cl1=>\Counter_2:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_2:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_2:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_2:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_2:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_2:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_2:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_2:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_2:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_2:CounterUDB:sC16:counterdp:cap_1\, \Counter_2:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_2:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Encoder_4_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1f6e2f07-f75e-4137-a2c9-4c8a50a20fbe",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_638,
		analog=>(open),
		io=>(tmpIO_0__Encoder_4_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_4_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_4_A_net_0);
Encoder_4_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85142f05-0586-477a-9a5c-ff0bfd2dd549",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_639,
		analog=>(open),
		io=>(tmpIO_0__Encoder_4_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_4_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_4_B_net_0);
\Counter_4:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_4:CounterUDB:ClockOutFromEnBlock\);
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_4:CounterUDB:Clk_Ctl_i\);
\Counter_4:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_4:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_4:CounterUDB:control_7\, \Counter_4:CounterUDB:control_6\, \Counter_4:CounterUDB:control_5\, \Counter_4:CounterUDB:control_4\,
			\Counter_4:CounterUDB:control_3\, \Counter_4:CounterUDB:control_2\, \Counter_4:CounterUDB:control_1\, \Counter_4:CounterUDB:control_0\));
\Counter_4:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_4:CounterUDB:status_6\, \Counter_4:CounterUDB:status_5\, zero, \Counter_4:CounterUDB:status_3\,
			\Counter_4:CounterUDB:status_2\, \Counter_4:CounterUDB:underflow\, \Counter_4:CounterUDB:status_0\),
		interrupt=>\Counter_4:Net_43\);
\Counter_4:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_4:CounterUDB:dp_dir\, \Counter_4:CounterUDB:count_enable\, \Counter_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_4:CounterUDB:nc16\,
		cl0=>\Counter_4:CounterUDB:nc17\,
		z0=>\Counter_4:CounterUDB:nc1\,
		ff0=>\Counter_4:CounterUDB:nc10\,
		ce1=>\Counter_4:CounterUDB:nc2\,
		cl1=>\Counter_4:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_4:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_4:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_4:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_4:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_4:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_4:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_4:CounterUDB:sC16:counterdp:cap_1\, \Counter_4:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_4:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_4:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_4:CounterUDB:dp_dir\, \Counter_4:CounterUDB:count_enable\, \Counter_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_4:CounterUDB:per_equal\,
		cl0=>\Counter_4:CounterUDB:nc43\,
		z0=>\Counter_4:CounterUDB:underflow\,
		ff0=>\Counter_4:CounterUDB:overflow\,
		ce1=>\Counter_4:CounterUDB:cmp_equal\,
		cl1=>\Counter_4:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_4:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_4:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_4:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_4:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_4:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_4:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_4:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_4:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_4:CounterUDB:sC16:counterdp:cap_1\, \Counter_4:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_4:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06319eee-cf9c-468c-a322-8e6eeb4906ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_163,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
\Counter_5:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_5:CounterUDB:ClockOutFromEnBlock\);
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_5:CounterUDB:Clk_Ctl_i\);
\Counter_5:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_5:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_5:CounterUDB:control_7\, \Counter_5:CounterUDB:control_6\, \Counter_5:CounterUDB:control_5\, \Counter_5:CounterUDB:control_4\,
			\Counter_5:CounterUDB:control_3\, \Counter_5:CounterUDB:control_2\, \Counter_5:CounterUDB:control_1\, \Counter_5:CounterUDB:control_0\));
\Counter_5:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_5:CounterUDB:status_6\, \Counter_5:CounterUDB:status_5\, zero, \Counter_5:CounterUDB:status_3\,
			\Counter_5:CounterUDB:status_2\, \Counter_5:CounterUDB:underflow\, \Counter_5:CounterUDB:status_0\),
		interrupt=>\Counter_5:Net_43\);
\Counter_5:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_5:CounterUDB:dp_dir\, \Counter_5:CounterUDB:count_enable\, \Counter_5:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_5:CounterUDB:nc16\,
		cl0=>\Counter_5:CounterUDB:nc17\,
		z0=>\Counter_5:CounterUDB:nc1\,
		ff0=>\Counter_5:CounterUDB:nc10\,
		ce1=>\Counter_5:CounterUDB:nc2\,
		cl1=>\Counter_5:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_5:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_5:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_5:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_5:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_5:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_5:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_5:CounterUDB:sC16:counterdp:cap_1\, \Counter_5:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_5:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_5:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_5:CounterUDB:dp_dir\, \Counter_5:CounterUDB:count_enable\, \Counter_5:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_5:CounterUDB:per_equal\,
		cl0=>\Counter_5:CounterUDB:nc43\,
		z0=>\Counter_5:CounterUDB:underflow\,
		ff0=>\Counter_5:CounterUDB:overflow\,
		ce1=>\Counter_5:CounterUDB:cmp_equal\,
		cl1=>\Counter_5:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_5:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_5:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_5:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_5:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_5:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_5:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_5:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_5:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_5:CounterUDB:sC16:counterdp:cap_1\, \Counter_5:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_5:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Encoder_5_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62fcdde9-15e4-4282-a850-83dec609da84",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_654,
		analog=>(open),
		io=>(tmpIO_0__Encoder_5_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_5_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_5_B_net_0);
Encoder_6_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d6baeb3-9f59-4784-a2f6-68432afee36c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_668,
		analog=>(open),
		io=>(tmpIO_0__Encoder_6_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_6_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_6_A_net_0);
Encoder_6_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf58100f-0405-4817-abba-7fab290be80c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_669,
		analog=>(open),
		io=>(tmpIO_0__Encoder_6_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_6_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_6_B_net_0);
\Counter_6:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_6:CounterUDB:ClockOutFromEnBlock\);
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_6:CounterUDB:Clk_Ctl_i\);
\Counter_6:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_6:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_6:CounterUDB:control_7\, \Counter_6:CounterUDB:control_6\, \Counter_6:CounterUDB:control_5\, \Counter_6:CounterUDB:control_4\,
			\Counter_6:CounterUDB:control_3\, \Counter_6:CounterUDB:control_2\, \Counter_6:CounterUDB:control_1\, \Counter_6:CounterUDB:control_0\));
\Counter_6:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_6:CounterUDB:status_6\, \Counter_6:CounterUDB:status_5\, zero, \Counter_6:CounterUDB:status_3\,
			\Counter_6:CounterUDB:status_2\, \Counter_6:CounterUDB:underflow\, \Counter_6:CounterUDB:status_0\),
		interrupt=>\Counter_6:Net_43\);
\Counter_6:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_6:CounterUDB:dp_dir\, \Counter_6:CounterUDB:count_enable\, \Counter_6:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_6:CounterUDB:nc16\,
		cl0=>\Counter_6:CounterUDB:nc17\,
		z0=>\Counter_6:CounterUDB:nc1\,
		ff0=>\Counter_6:CounterUDB:nc10\,
		ce1=>\Counter_6:CounterUDB:nc2\,
		cl1=>\Counter_6:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_6:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_6:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_6:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_6:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_6:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_6:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_6:CounterUDB:sC16:counterdp:cap_1\, \Counter_6:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_6:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_6:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_6:CounterUDB:dp_dir\, \Counter_6:CounterUDB:count_enable\, \Counter_6:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_6:CounterUDB:per_equal\,
		cl0=>\Counter_6:CounterUDB:nc43\,
		z0=>\Counter_6:CounterUDB:underflow\,
		ff0=>\Counter_6:CounterUDB:overflow\,
		ce1=>\Counter_6:CounterUDB:cmp_equal\,
		cl1=>\Counter_6:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_6:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_6:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_6:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_6:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_6:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_6:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_6:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_6:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_6:CounterUDB:sC16:counterdp:cap_1\, \Counter_6:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_6:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Encoder_7_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8b0f9606-414e-4338-90c7-571d8e149110",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_683,
		analog=>(open),
		io=>(tmpIO_0__Encoder_7_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_7_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_7_A_net_0);
Encoder_7_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"959d2849-569e-4f69-b937-d7bd7f0b714c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_684,
		analog=>(open),
		io=>(tmpIO_0__Encoder_7_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_7_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_7_B_net_0);
\Counter_7:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_7:CounterUDB:ClockOutFromEnBlock\);
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_7:CounterUDB:Clk_Ctl_i\);
\Counter_7:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_7:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_7:CounterUDB:control_7\, \Counter_7:CounterUDB:control_6\, \Counter_7:CounterUDB:control_5\, \Counter_7:CounterUDB:control_4\,
			\Counter_7:CounterUDB:control_3\, \Counter_7:CounterUDB:control_2\, \Counter_7:CounterUDB:control_1\, \Counter_7:CounterUDB:control_0\));
\Counter_7:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_7:CounterUDB:status_6\, \Counter_7:CounterUDB:status_5\, zero, \Counter_7:CounterUDB:status_3\,
			\Counter_7:CounterUDB:status_2\, \Counter_7:CounterUDB:underflow\, \Counter_7:CounterUDB:status_0\),
		interrupt=>\Counter_7:Net_43\);
\Counter_7:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_7:CounterUDB:dp_dir\, \Counter_7:CounterUDB:count_enable\, \Counter_7:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_7:CounterUDB:nc16\,
		cl0=>\Counter_7:CounterUDB:nc17\,
		z0=>\Counter_7:CounterUDB:nc1\,
		ff0=>\Counter_7:CounterUDB:nc10\,
		ce1=>\Counter_7:CounterUDB:nc2\,
		cl1=>\Counter_7:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_7:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_7:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_7:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_7:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_7:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_7:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_7:CounterUDB:sC16:counterdp:cap_1\, \Counter_7:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_7:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_7:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_7:CounterUDB:dp_dir\, \Counter_7:CounterUDB:count_enable\, \Counter_7:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_7:CounterUDB:per_equal\,
		cl0=>\Counter_7:CounterUDB:nc43\,
		z0=>\Counter_7:CounterUDB:underflow\,
		ff0=>\Counter_7:CounterUDB:overflow\,
		ce1=>\Counter_7:CounterUDB:cmp_equal\,
		cl1=>\Counter_7:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_7:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_7:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_7:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_7:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_7:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_7:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_7:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_7:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_7:CounterUDB:sC16:counterdp:cap_1\, \Counter_7:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_7:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Encoder_8_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8d5d351-23e5-4087-97a7-ec7f4dd28bda",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_698,
		analog=>(open),
		io=>(tmpIO_0__Encoder_8_A_net_0),
		siovref=>(tmpSIOVREF__Encoder_8_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_8_A_net_0);
Encoder_8_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee74dfdf-8029-469a-b341-a0a4c1b53f2d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_699,
		analog=>(open),
		io=>(tmpIO_0__Encoder_8_B_net_0),
		siovref=>(tmpSIOVREF__Encoder_8_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Encoder_8_B_net_0);
\Counter_8:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_8:CounterUDB:ClockOutFromEnBlock\);
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_812,
		enable=>one,
		clock_out=>\Counter_8:CounterUDB:Clk_Ctl_i\);
\Counter_8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_8:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_8:CounterUDB:control_7\, \Counter_8:CounterUDB:control_6\, \Counter_8:CounterUDB:control_5\, \Counter_8:CounterUDB:control_4\,
			\Counter_8:CounterUDB:control_3\, \Counter_8:CounterUDB:control_2\, \Counter_8:CounterUDB:control_1\, \Counter_8:CounterUDB:control_0\));
\Counter_8:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_8:CounterUDB:status_6\, \Counter_8:CounterUDB:status_5\, zero, \Counter_8:CounterUDB:status_3\,
			\Counter_8:CounterUDB:status_2\, \Counter_8:CounterUDB:underflow\, \Counter_8:CounterUDB:status_0\),
		interrupt=>\Counter_8:Net_43\);
\Counter_8:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_8:CounterUDB:dp_dir\, \Counter_8:CounterUDB:count_enable\, \Counter_8:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_8:CounterUDB:nc16\,
		cl0=>\Counter_8:CounterUDB:nc17\,
		z0=>\Counter_8:CounterUDB:nc1\,
		ff0=>\Counter_8:CounterUDB:nc10\,
		ce1=>\Counter_8:CounterUDB:nc2\,
		cl1=>\Counter_8:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_8:CounterUDB:nc30\,
		f0_blk_stat=>\Counter_8:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_8:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_8:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Counter_8:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Counter_8:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Counter_8:CounterUDB:sC16:counterdp:cap_1\, \Counter_8:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Counter_8:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_8:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Counter_8:CounterUDB:dp_dir\, \Counter_8:CounterUDB:count_enable\, \Counter_8:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_8:CounterUDB:per_equal\,
		cl0=>\Counter_8:CounterUDB:nc43\,
		z0=>\Counter_8:CounterUDB:underflow\,
		ff0=>\Counter_8:CounterUDB:overflow\,
		ce1=>\Counter_8:CounterUDB:cmp_equal\,
		cl1=>\Counter_8:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_8:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_8:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_8:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Counter_8:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Counter_8:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_8:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_eq_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_lt_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_zero_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Counter_8:CounterUDB:sC16:counterdp:cmp_ff_1\, \Counter_8:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Counter_8:CounterUDB:sC16:counterdp:cap_1\, \Counter_8:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Counter_8:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
MotorPWM_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6c64f4e9-2323-417a-8c65-3f3a3578f0fb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_780,
		fb=>(tmpFB_0__MotorPWM_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__MotorPWM_8_net_0),
		siovref=>(tmpSIOVREF__MotorPWM_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MotorPWM_8_net_0);
Enable_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8fadfde8-2751-4a66-a249-50db2c1f9c29",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_7_net_0),
		siovref=>(tmpSIOVREF__Enable_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_7_net_0);
Enable_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6d90a6d-f6c0-48e3-bc56-2c2f8894ba28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_8_net_0),
		siovref=>(tmpSIOVREF__Enable_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_8_net_0);
startPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"156b1509-eab4-4a03-9ac7-4bc88d1d4dd6",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__startPin_net_0),
		analog=>(open),
		io=>(tmpIO_0__startPin_net_0),
		siovref=>(tmpSIOVREF__startPin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__startPin_net_0);
LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"733aec05-d44c-465f-b7f5-cb8547d5d19d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"046e9815-928b-4c87-ace1-2f31ccca34d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"18801061-90aa-4343-9fd4-7451d6efe684",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
LED4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"837b6881-5f3d-47ac-b4fa-2e8a330a1582",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED4_net_0),
		siovref=>(tmpSIOVREF__LED4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED4_net_0);
LED5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"513c60c1-35b7-49c8-9e21-13ecee08a392",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED5_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED5_net_0),
		siovref=>(tmpSIOVREF__LED5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED5_net_0);
pinA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0ac9bccc-1eb4-4e16-a888-d5e300fa4266",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__pinA_net_0),
		analog=>(open),
		io=>(tmpIO_0__pinA_net_0),
		siovref=>(tmpSIOVREF__pinA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pinA_net_0);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare1\);
\PWM_1:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp2_less\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCompare2\);
\PWM_1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_0\);
\PWM_1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:status_1\);
\PWM_1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:final_kill_reg\);
\PWM_1:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm_reg_i\);
\PWM_1:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm1_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_349);
\PWM_1:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm2_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_350);
\PWM_1:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_reg_i\);
\EdgeDetect_6:last\:cy_dff
	PORT MAP(d=>Net_623,
		clk=>Net_812,
		q=>\EdgeDetect_6:last\);
\Counter_3:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:prevCapture\);
\Counter_3:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:overflow\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:overflow_reg_i\);
\Counter_3:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:underflow\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:underflow_reg_i\);
\Counter_3:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:reload\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:tc_reg_i\);
\Counter_3:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:cmp_out_i\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:prevCompare\);
\Counter_3:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:cmp_out_i\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:cmp_out_reg_i\);
\Counter_3:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_627,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:upcnt_stored\);
\Counter_3:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:count_up\\D\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:count_up\);
\Counter_3:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_634,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:dwncnt_stored\);
\Counter_3:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_3:CounterUDB:count_down\\D\,
		clk=>\Counter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_3:CounterUDB:count_down\);
\PWM_3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:min_kill_reg\);
\PWM_3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCapture\);
\PWM_3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:trig_last\);
\PWM_3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:runmode_enable\);
\PWM_3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:sc_kill_tmp\);
\PWM_3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:ltch_kill_reg\);
\PWM_3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_1\);
\PWM_3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:dith_count_0\);
\PWM_3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_less\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCompare1\);
\PWM_3:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp2_less\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:prevCompare2\);
\PWM_3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_0\);
\PWM_3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_3:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:status_1\);
\PWM_3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:final_kill_reg\);
\PWM_3:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:pwm_reg_i\);
\PWM_3:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:pwm1_i\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_548);
\PWM_3:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:pwm2_i\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_549);
\PWM_3:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_3:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_3:PWMUDB:tc_reg_i\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:HalfDuplexSend_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:control_0\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:HalfDuplexSend_last\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN3_1);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN3_0);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
Net_245:cy_dff
	PORT MAP(d=>Net_245D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_245);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\UART_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:reset_reg\);
\UART_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_1\);
\UART_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_0\);
\UART_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_load_fifo\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_load_fifo\);
\UART_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_3\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_3\);
\UART_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_2\);
\UART_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_bitclk_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_bitclk_enable\);
\UART_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_stop1_reg\);
\UART_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_1\);
\UART_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_0\);
\UART_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_status\);
\UART_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_2\);
\UART_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_3\);
\UART_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_addr_match_status\);
\UART_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_markspace_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_pre\);
\UART_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_error_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_error_pre\);
\UART_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_break_status\);
\UART_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_address_detected\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_address_detected\);
\UART_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_last\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_last\);
\UART_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_bit\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_bit\);
\EdgeDetect_1:last\:cy_dff
	PORT MAP(d=>Net_606,
		clk=>Net_812,
		q=>\EdgeDetect_1:last\);
\EdgeDetect_5:last\:cy_dff
	PORT MAP(d=>Net_623,
		clk=>Net_812,
		q=>\EdgeDetect_5:last\);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_less\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCompare1\);
\PWM_2:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp2_less\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCompare2\);
\PWM_2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_0\);
\PWM_2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:status_1\);
\PWM_2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:final_kill_reg\);
\PWM_2:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm_reg_i\);
\PWM_2:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm1_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_503);
\PWM_2:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm2_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_504);
\PWM_2:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:tc_reg_i\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_reg_i\);
\Counter_1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCapture\);
\Counter_1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:overflow\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:overflow_reg_i\);
\Counter_1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:underflow\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:underflow_reg_i\);
\Counter_1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:reload\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:tc_reg_i\);
\Counter_1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCompare\);
\Counter_1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:cmp_out_reg_i\);
\Counter_1:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_594,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:upcnt_stored\);
\Counter_1:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:count_up\\D\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:count_up\);
\Counter_1:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_604,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:dwncnt_stored\);
\Counter_1:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:count_down\\D\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:count_down\);
\EdgeDetect_2:last\:cy_dff
	PORT MAP(d=>Net_606,
		clk=>Net_812,
		q=>\EdgeDetect_2:last\);
\EdgeDetect_3:last\:cy_dff
	PORT MAP(d=>Net_608,
		clk=>Net_812,
		q=>\EdgeDetect_3:last\);
\Counter_2:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:prevCapture\);
\Counter_2:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:overflow\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:overflow_reg_i\);
\Counter_2:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:underflow\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:underflow_reg_i\);
\Counter_2:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:reload\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:tc_reg_i\);
\Counter_2:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:cmp_out_i\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:prevCompare\);
\Counter_2:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:cmp_out_i\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:cmp_out_reg_i\);
\Counter_2:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_612,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:upcnt_stored\);
\Counter_2:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:count_up\\D\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:count_up\);
\Counter_2:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_619,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:dwncnt_stored\);
\Counter_2:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_2:CounterUDB:count_down\\D\,
		clk=>\Counter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_2:CounterUDB:count_down\);
\EdgeDetect_4:last\:cy_dff
	PORT MAP(d=>Net_608,
		clk=>Net_812,
		q=>\EdgeDetect_4:last\);
\EdgeDetect_7:last\:cy_dff
	PORT MAP(d=>Net_638,
		clk=>Net_812,
		q=>\EdgeDetect_7:last\);
\Counter_4:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:prevCapture\);
\Counter_4:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:overflow\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:overflow_reg_i\);
\Counter_4:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:underflow\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:underflow_reg_i\);
\Counter_4:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:reload\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:tc_reg_i\);
\Counter_4:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:cmp_out_i\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:prevCompare\);
\Counter_4:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:cmp_out_i\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:cmp_out_reg_i\);
\Counter_4:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_642,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:upcnt_stored\);
\Counter_4:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:count_up\\D\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:count_up\);
\Counter_4:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_649,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:dwncnt_stored\);
\Counter_4:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_4:CounterUDB:count_down\\D\,
		clk=>\Counter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_4:CounterUDB:count_down\);
\EdgeDetect_8:last\:cy_dff
	PORT MAP(d=>Net_638,
		clk=>Net_812,
		q=>\EdgeDetect_8:last\);
\EdgeDetect_10:last\:cy_dff
	PORT MAP(d=>Net_653,
		clk=>Net_812,
		q=>\EdgeDetect_10:last\);
\Counter_5:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:prevCapture\);
\Counter_5:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:overflow\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:overflow_reg_i\);
\Counter_5:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:underflow\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:underflow_reg_i\);
\Counter_5:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:reload\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:tc_reg_i\);
\Counter_5:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:cmp_out_i\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:prevCompare\);
\Counter_5:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:cmp_out_i\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:cmp_out_reg_i\);
\Counter_5:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_657,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:upcnt_stored\);
\Counter_5:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:count_up\\D\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:count_up\);
\Counter_5:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_664,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:dwncnt_stored\);
\Counter_5:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_5:CounterUDB:count_down\\D\,
		clk=>\Counter_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_5:CounterUDB:count_down\);
\EdgeDetect_9:last\:cy_dff
	PORT MAP(d=>Net_653,
		clk=>Net_812,
		q=>\EdgeDetect_9:last\);
\EdgeDetect_11:last\:cy_dff
	PORT MAP(d=>Net_668,
		clk=>Net_812,
		q=>\EdgeDetect_11:last\);
\Counter_6:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:prevCapture\);
\Counter_6:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:overflow\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:overflow_reg_i\);
\Counter_6:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:underflow\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:underflow_reg_i\);
\Counter_6:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:reload\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:tc_reg_i\);
\Counter_6:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:cmp_out_i\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:prevCompare\);
\Counter_6:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:cmp_out_i\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:cmp_out_reg_i\);
\Counter_6:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_672,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:upcnt_stored\);
\Counter_6:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:count_up\\D\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:count_up\);
\Counter_6:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_679,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:dwncnt_stored\);
\Counter_6:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_6:CounterUDB:count_down\\D\,
		clk=>\Counter_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_6:CounterUDB:count_down\);
\EdgeDetect_12:last\:cy_dff
	PORT MAP(d=>Net_668,
		clk=>Net_812,
		q=>\EdgeDetect_12:last\);
\EdgeDetect_13:last\:cy_dff
	PORT MAP(d=>Net_683,
		clk=>Net_812,
		q=>\EdgeDetect_13:last\);
\Counter_7:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:prevCapture\);
\Counter_7:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:overflow\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:overflow_reg_i\);
\Counter_7:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:underflow\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:underflow_reg_i\);
\Counter_7:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:reload\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:tc_reg_i\);
\Counter_7:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:cmp_out_i\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:prevCompare\);
\Counter_7:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:cmp_out_i\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:cmp_out_reg_i\);
\Counter_7:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_687,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:upcnt_stored\);
\Counter_7:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:count_up\\D\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:count_up\);
\Counter_7:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_694,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:dwncnt_stored\);
\Counter_7:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_7:CounterUDB:count_down\\D\,
		clk=>\Counter_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_7:CounterUDB:count_down\);
\EdgeDetect_14:last\:cy_dff
	PORT MAP(d=>Net_683,
		clk=>Net_812,
		q=>\EdgeDetect_14:last\);
\EdgeDetect_15:last\:cy_dff
	PORT MAP(d=>Net_698,
		clk=>Net_812,
		q=>\EdgeDetect_15:last\);
\Counter_8:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:prevCapture\);
\Counter_8:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:overflow\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:overflow_reg_i\);
\Counter_8:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:underflow\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:underflow_reg_i\);
\Counter_8:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:reload\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:tc_reg_i\);
\Counter_8:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:cmp_out_i\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:prevCompare\);
\Counter_8:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:cmp_out_i\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:cmp_out_reg_i\);
\Counter_8:CounterUDB:upcnt_stored\:cy_dff
	PORT MAP(d=>Net_702,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:upcnt_stored\);
\Counter_8:CounterUDB:count_up\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:count_up\\D\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:count_up\);
\Counter_8:CounterUDB:dwncnt_stored\:cy_dff
	PORT MAP(d=>Net_709,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:dwncnt_stored\);
\Counter_8:CounterUDB:count_down\:cy_dff
	PORT MAP(d=>\Counter_8:CounterUDB:count_down\\D\,
		clk=>\Counter_8:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_8:CounterUDB:count_down\);
\EdgeDetect_16:last\:cy_dff
	PORT MAP(d=>Net_698,
		clk=>Net_812,
		q=>\EdgeDetect_16:last\);

END R_T_L;
