// Seed: 3526112373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = ~1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge id_3) 1)
  else begin : LABEL_0
    id_1 = id_3;
    #1;
  end
  assign id_2 = id_3;
  uwire id_4;
  wire  id_5;
  wire  id_6;
  wor   id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_2,
      id_5
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
