C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/Lab6_a/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEV
                    -EL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/SimplicityStudio/v5_workspace/L
                    -ab6_a/inc;/home/onachman/SimplicityStudio/v5_workspace/Lab6_a/inc/config;/home/onachman/SimplicityStudio5/SimplicityStud
                    -io_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc;/home/onachman/SimplicityStudio5/SimplicityStu
                    -dio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/graphics;/home/onachman/SimplicityStudio5/Sim
                    -plicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drivers/efm8_memory_lcd/inc/config;/home/onachman/SimplicityStu
                    -dio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/bsp;/home/onachman/SimplicityStudio5/SimplicityStudio_v
                    -5/developer/sdks/8051/v4.3.1//kits/EFM8UB2_SLSTK2001A/config;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/develo
                    -per/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/
                    -v4.3.1//Device/EFM8UB2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/
                    -drivers/efm8_joystick;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//kits/common/drive
                    -rs/efm8_rgb_led;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/peripher
                    -al_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_0_enter_DefaultMode_from_RESET ();
  30   1        PCACH_1_enter_DefaultMode_from_RESET ();
  31   1        PCACH_2_enter_DefaultMode_from_RESET ();
  32   1        PORTS_0_enter_DefaultMode_from_RESET ();
  33   1        PORTS_1_enter_DefaultMode_from_RESET ();
  34   1        PORTS_2_enter_DefaultMode_from_RESET ();
  35   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  36   1        ADC_0_enter_DefaultMode_from_RESET ();
  37   1        VREF_0_enter_DefaultMode_from_RESET ();
  38   1        HFOSC_0_enter_DefaultMode_from_RESET ();
  39   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  40   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  41   1        TIMER16_3_enter_DefaultMode_from_RESET ();
  42   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  43   1        SPI_0_enter_DefaultMode_from_RESET ();
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 2   

  44   1        // Restore the SFRPAGE
  45   1        SFRPAGE = SFRPAGE_save;
  46   1        // [Config Calls]$
  47   1      
  48   1      }
  49          
  50          //================================================================================
  51          // PCA_0_enter_DefaultMode_from_RESET
  52          //================================================================================
  53          extern void
  54          PCA_0_enter_DefaultMode_from_RESET (void)
  55          {
  56   1        // $[PCA0MD - PCA Mode]
  57   1        /***********************************************************************
  58   1         - Disable Watchdog Timer
  59   1         - System clock divided by 12
  60   1         - PCA continues to function normally while the system controller is in
  61   1         Idle Mode
  62   1         - Disable the CF interrupt
  63   1         - Disable Watchdog Timer
  64   1         - Watchdog Timer Enable unlocked
  65   1         ***********************************************************************/
  66   1        SFRPAGE = 0x00;
  67   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  68   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  69   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  70   1            | PCA0MD_WDLCK__UNLOCKED;
  71   1        // [PCA0MD - PCA Mode]$
  72   1      
  73   1        // $[PCA0H - PCA Counter/Timer High Byte]
  74   1        // [PCA0H - PCA Counter/Timer High Byte]$
  75   1      
  76   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  77   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  78   1      
  79   1        // $[PCA0CN0 - PCA Control 0]
  80   1        /***********************************************************************
  81   1         - Start the PCA Counter/Timer running
  82   1         ***********************************************************************/
  83   1        PCA0CN0 |= PCA0CN0_CR__RUN;
  84   1        // [PCA0CN0 - PCA Control 0]$
  85   1      
  86   1      }
  87          
  88          //================================================================================
  89          // PCACH_0_enter_DefaultMode_from_RESET
  90          //================================================================================
  91          extern void
  92          PCACH_0_enter_DefaultMode_from_RESET (void)
  93          {
  94   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
  95   1        PCA0CN0 |= PCA0CN0_CR_save;
  96   1      
  97   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  98   1        /***********************************************************************
  99   1         - Disable negative edge capture
 100   1         - Disable CCF0 interrupts
 101   1         - Disable match function
 102   1         - 16-bit PWM selected
 103   1         - Disable positive edge capture
 104   1         - Disable comparator function
 105   1         - Disable PWM function
 106   1         - Disable toggle function
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 3   

 107   1         ***********************************************************************/
 108   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 109   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__16_BIT
 110   1            | PCA0CPM0_CAPP__DISABLED | PCA0CPM0_ECOM__DISABLED
 111   1            | PCA0CPM0_PWM__DISABLED | PCA0CPM0_TOG__DISABLED;
 112   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 113   1      
 114   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 115   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 116   1      
 117   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 118   1        PCA0CPH0 = 0x00;
 119   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 120   1      
 121   1        // $[PCA0 Start/Run restore]
 122   1        // [PCA0 Start/Run restore]$
 123   1      
 124   1      }
 125          
 126          //================================================================================
 127          // PCACH_1_enter_DefaultMode_from_RESET
 128          //================================================================================
 129          extern void
 130          PCACH_1_enter_DefaultMode_from_RESET (void)
 131          {
 132   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
 133   1        PCA0CN0 |= PCA0CN0_CR_save;
 134   1      
 135   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 136   1        /***********************************************************************
 137   1         - Disable negative edge capture
 138   1         - Disable CCF1 interrupts
 139   1         - Disable match function
 140   1         - 8-bit PWM selected
 141   1         - Disable positive edge capture
 142   1         - Enable comparator function
 143   1         - Enable PWM function
 144   1         - Disable toggle function
 145   1         ***********************************************************************/
 146   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 147   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 148   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 149   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 150   1      
 151   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 152   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 153   1      
 154   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 155   1        PCA0CPH1 = 0x00;
 156   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 157   1      
 158   1        // $[PCA0 Start/Run restore]
 159   1        // [PCA0 Start/Run restore]$
 160   1      
 161   1      }
 162          
 163          //================================================================================
 164          // PCACH_2_enter_DefaultMode_from_RESET
 165          //================================================================================
 166          extern void
 167          PCACH_2_enter_DefaultMode_from_RESET (void)
 168          {
 169   1        uint8_t PCA0CN0_CR_save = PCA0CN0 & PCA0CN0_CR__BMASK;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 4   

 170   1        PCA0CN0 |= PCA0CN0_CR_save;
 171   1      
 172   1        // $[PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]
 173   1        /***********************************************************************
 174   1         - Disable negative edge capture
 175   1         - Disable CCF2 interrupts
 176   1         - Disable match function
 177   1         - 8-bit PWM selected
 178   1         - Disable positive edge capture
 179   1         - Enable comparator function
 180   1         - Enable PWM function
 181   1         - Disable toggle function
 182   1         ***********************************************************************/
 183   1        PCA0CPM2 = PCA0CPM2_CAPN__DISABLED | PCA0CPM2_ECCF__DISABLED
 184   1            | PCA0CPM2_MAT__DISABLED | PCA0CPM2_PWM16__8_BIT | PCA0CPM2_CAPP__DISABLED
 185   1            | PCA0CPM2_ECOM__ENABLED | PCA0CPM2_PWM__ENABLED | PCA0CPM2_TOG__DISABLED;
 186   1        // [PCA0CPM2 - PCA Channel 2 Capture/Compare Mode]$
 187   1      
 188   1        // $[PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]
 189   1        // [PCA0CPL2 - PCA Channel 2 Capture Module Low Byte]$
 190   1      
 191   1        // $[PCA0CPH2 - PCA Channel 2 Capture Module High Byte]
 192   1        PCA0CPH2 = 0x00;
 193   1        // [PCA0CPH2 - PCA Channel 2 Capture Module High Byte]$
 194   1      
 195   1        // $[PCA0 Start/Run restore]
 196   1        // [PCA0 Start/Run restore]$
 197   1      
 198   1      }
 199          
 200          //================================================================================
 201          // PORTS_0_enter_DefaultMode_from_RESET
 202          //================================================================================
 203          extern void
 204          PORTS_0_enter_DefaultMode_from_RESET (void)
 205          {
 206   1        // $[P0 - Port 0 Pin Latch]
 207   1        // [P0 - Port 0 Pin Latch]$
 208   1      
 209   1        // $[P0MDOUT - Port 0 Output Mode]
 210   1        /***********************************************************************
 211   1         - P0.0 output is open-drain
 212   1         - P0.1 output is push-pull
 213   1         - P0.2 output is open-drain
 214   1         - P0.3 output is open-drain
 215   1         - P0.4 output is open-drain
 216   1         - P0.5 output is open-drain
 217   1         - P0.6 output is open-drain
 218   1         - P0.7 output is open-drain
 219   1         ***********************************************************************/
 220   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 221   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__OPEN_DRAIN
 222   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
 223   1            | P0MDOUT_B7__OPEN_DRAIN;
 224   1        // [P0MDOUT - Port 0 Output Mode]$
 225   1      
 226   1        // $[P0MDIN - Port 0 Input Mode]
 227   1        // [P0MDIN - Port 0 Input Mode]$
 228   1      
 229   1        // $[P0SKIP - Port 0 Skip]
 230   1        /***********************************************************************
 231   1         - P0.0 pin is skipped by the crossbar
 232   1         - P0.1 pin is not skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 5   

 233   1         - P0.2 pin is skipped by the crossbar
 234   1         - P0.3 pin is skipped by the crossbar
 235   1         - P0.4 pin is skipped by the crossbar
 236   1         - P0.5 pin is skipped by the crossbar
 237   1         - P0.6 pin is not skipped by the crossbar
 238   1         - P0.7 pin is not skipped by the crossbar
 239   1         ***********************************************************************/
 240   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__NOT_SKIPPED | P0SKIP_B2__SKIPPED
 241   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
 242   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 243   1        // [P0SKIP - Port 0 Skip]$
 244   1      
 245   1      }
 246          
 247          //================================================================================
 248          // PORTS_1_enter_DefaultMode_from_RESET
 249          //================================================================================
 250          extern void
 251          PORTS_1_enter_DefaultMode_from_RESET (void)
 252          {
 253   1        // $[P1 - Port 1 Pin Latch]
 254   1        // [P1 - Port 1 Pin Latch]$
 255   1      
 256   1        // $[P1MDOUT - Port 1 Output Mode]
 257   1        /***********************************************************************
 258   1         - P1.0 output is push-pull
 259   1         - P1.1 output is open-drain
 260   1         - P1.2 output is open-drain
 261   1         - P1.3 output is open-drain
 262   1         - P1.4 output is push-pull
 263   1         - P1.5 output is open-drain
 264   1         - P1.6 output is open-drain
 265   1         - P1.7 output is open-drain
 266   1         ***********************************************************************/
 267   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 268   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 269   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 270   1            | P1MDOUT_B7__OPEN_DRAIN;
 271   1        // [P1MDOUT - Port 1 Output Mode]$
 272   1      
 273   1        // $[P1MDIN - Port 1 Input Mode]
 274   1        /***********************************************************************
 275   1         - P1.0 pin is configured for digital mode
 276   1         - P1.1 pin is configured for digital mode
 277   1         - P1.2 pin is configured for digital mode
 278   1         - P1.3 pin is configured for digital mode
 279   1         - P1.4 pin is configured for digital mode
 280   1         - P1.5 pin is configured for analog mode
 281   1         - P1.6 pin is configured for digital mode
 282   1         - P1.7 pin is configured for digital mode
 283   1         ***********************************************************************/
 284   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 285   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 286   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 287   1        // [P1MDIN - Port 1 Input Mode]$
 288   1      
 289   1        // $[P1SKIP - Port 1 Skip]
 290   1        /***********************************************************************
 291   1         - P1.0 pin is not skipped by the crossbar
 292   1         - P1.1 pin is skipped by the crossbar
 293   1         - P1.2 pin is skipped by the crossbar
 294   1         - P1.3 pin is skipped by the crossbar
 295   1         - P1.4 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 6   

 296   1         - P1.5 pin is skipped by the crossbar
 297   1         - P1.6 pin is not skipped by the crossbar
 298   1         - P1.7 pin is not skipped by the crossbar
 299   1         ***********************************************************************/
 300   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 301   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 302   1            | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 303   1        // [P1SKIP - Port 1 Skip]$
 304   1      
 305   1      }
 306          
 307          //================================================================================
 308          // PORTS_2_enter_DefaultMode_from_RESET
 309          //================================================================================
 310          extern void
 311          PORTS_2_enter_DefaultMode_from_RESET (void)
 312          {
 313   1        // $[P2 - Port 2 Pin Latch]
 314   1        // [P2 - Port 2 Pin Latch]$
 315   1      
 316   1        // $[P2MDOUT - Port 2 Output Mode]
 317   1        // [P2MDOUT - Port 2 Output Mode]$
 318   1      
 319   1        // $[P2MDIN - Port 2 Input Mode]
 320   1        /***********************************************************************
 321   1         - P2.0 pin is configured for digital mode
 322   1         - P2.1 pin is configured for digital mode
 323   1         - P2.2 pin is configured for digital mode
 324   1         - P2.3 pin is configured for digital mode
 325   1         - P2.4 pin is configured for digital mode
 326   1         - P2.5 pin is configured for analog mode
 327   1         - P2.6 pin is configured for digital mode
 328   1         - P2.7 pin is configured for digital mode
 329   1         ***********************************************************************/
 330   1        P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
 331   1            | P2MDIN_B3__DIGITAL | P2MDIN_B4__DIGITAL | P2MDIN_B5__ANALOG
 332   1            | P2MDIN_B6__DIGITAL | P2MDIN_B7__DIGITAL;
 333   1        // [P2MDIN - Port 2 Input Mode]$
 334   1      
 335   1        // $[P2SKIP - Port 2 Skip]
 336   1        /***********************************************************************
 337   1         - P2.0 pin is not skipped by the crossbar
 338   1         - P2.1 pin is not skipped by the crossbar
 339   1         - P2.2 pin is not skipped by the crossbar
 340   1         - P2.3 pin is not skipped by the crossbar
 341   1         - P2.4 pin is not skipped by the crossbar
 342   1         - P2.5 pin is skipped by the crossbar
 343   1         - P2.6 pin is not skipped by the crossbar
 344   1         - P2.7 pin is not skipped by the crossbar
 345   1         ***********************************************************************/
 346   1        P2SKIP = P2SKIP_B0__NOT_SKIPPED | P2SKIP_B1__NOT_SKIPPED
 347   1            | P2SKIP_B2__NOT_SKIPPED | P2SKIP_B3__NOT_SKIPPED | P2SKIP_B4__NOT_SKIPPED
 348   1            | P2SKIP_B5__SKIPPED | P2SKIP_B6__NOT_SKIPPED | P2SKIP_B7__NOT_SKIPPED;
 349   1        // [P2SKIP - Port 2 Skip]$
 350   1      
 351   1      }
 352          
 353          //================================================================================
 354          // PBCFG_0_enter_DefaultMode_from_RESET
 355          //================================================================================
 356          extern void
 357          PBCFG_0_enter_DefaultMode_from_RESET (void)
 358          {
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 7   

 359   1        // $[XBR1 - Port I/O Crossbar 1]
 360   1        /***********************************************************************
 361   1         - Weak Pullups enabled 
 362   1         - Crossbar enabled
 363   1         - CEX0 routed to Port pin
 364   1         - ECI unavailable at Port pin
 365   1         - T0 unavailable at Port pin
 366   1         - T1 unavailable at Port pin
 367   1         ***********************************************************************/
 368   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 369   1            | XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 370   1            | XBR1_T1E__DISABLED;
 371   1        // [XBR1 - Port I/O Crossbar 1]$
 372   1      
 373   1        // $[XBR0 - Port I/O Crossbar 0]
 374   1        // [XBR0 - Port I/O Crossbar 0]$
 375   1      
 376   1        // $[XBR2 - Port I/O Crossbar 2]
 377   1        // [XBR2 - Port I/O Crossbar 2]$
 378   1      
 379   1      }
 380          
 381          //================================================================================
 382          // HFOSC_0_enter_DefaultMode_from_RESET
 383          //================================================================================
 384          extern void
 385          HFOSC_0_enter_DefaultMode_from_RESET (void)
 386          {
 387   1        // $[HFO0CN - High Frequency Oscillator Control]
 388   1        /***********************************************************************
 389   1         - SYSCLK can be derived from Internal H-F Oscillator divided by 2 
 390   1         ***********************************************************************/
 391   1        HFO0CN &= ~HFO0CN_IFCN__FMASK;
 392   1        HFO0CN |= HFO0CN_IFCN__SYSCLK_DIV_2;
 393   1        // [HFO0CN - High Frequency Oscillator Control]$
 394   1      
 395   1      }
 396          
 397          //================================================================================
 398          // CLOCK_0_enter_DefaultMode_from_RESET
 399          //================================================================================
 400          extern void
 401          CLOCK_0_enter_DefaultMode_from_RESET (void)
 402          {
 403   1        // $[CLKSEL - Clock Select]
 404   1        /***********************************************************************
 405   1         - Clock 
 406   1         - USB clock 
 407   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK
 408   1         ***********************************************************************/
 409   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_USBCLK__HFOSC | CLKSEL_OUTCLK__SYSCLK;
 410   1        // [CLKSEL - Clock Select]$
 411   1      
 412   1      }
 413          /*
 414           //================================================================================
 415           // TIMER01_0_enter_DefaultMode_from_RESET
 416           //================================================================================
 417           extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
 418           // $[Timer Initialization]
 419           //Save Timer Configuration
 420           uint8_t TCON_save;
 421           TCON_save = TCON;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 8   

 422           //Stop Timers
 423           TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 424          
 425           // [Timer Initialization]$
 426          
 427           // $[TH0 - Timer 0 High Byte]
 428           // [TH0 - Timer 0 High Byte]$
 429          
 430           // $[TL0 - Timer 0 Low Byte]
 431           /***********************************************************************
 432           - Timer 0 Low Byte = 0x06
 433           ***********************************************************************/
 434          /*
 435           TL0 = (0x06 << TL0_TL0__SHIFT);
 436           // [TL0 - Timer 0 Low Byte]$
 437          
 438           // $[TH1 - Timer 1 High Byte]
 439           // [TH1 - Timer 1 High Byte]$
 440          
 441           // $[TL1 - Timer 1 Low Byte]
 442           // [TL1 - Timer 1 Low Byte]$
 443          
 444           // $[Timer Restoration]
 445           //Restore Timer Configuration
 446           TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 447          
 448           // [Timer Restoration]$
 449          
 450           }
 451           */
 452          //================================================================================
 453          // TIMER16_3_enter_DefaultMode_from_RESET
 454          //================================================================================
 455          extern void
 456          TIMER16_3_enter_DefaultMode_from_RESET (void)
 457          {
 458   1        // $[Timer Initialization]
 459   1        // Save Timer Configuration
 460   1        uint8_t TMR3CN0_TR3_save;
 461   1        TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
 462   1        // Stop Timer
 463   1        TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
 464   1        // [Timer Initialization]$
 465   1      
 466   1        // $[TMR3CN0 - Timer 3 Control]
 467   1        // [TMR3CN0 - Timer 3 Control]$
 468   1      
 469   1        // $[TMR3H - Timer 3 High Byte]
 470   1        /***********************************************************************
 471   1         - Timer 3 High Byte = 0xF8
 472   1         ***********************************************************************/
 473   1        TMR3H = (0xF8 << TMR3H_TMR3H__SHIFT);
 474   1        // [TMR3H - Timer 3 High Byte]$
 475   1      
 476   1        // $[TMR3L - Timer 3 Low Byte]
 477   1        /***********************************************************************
 478   1         - Timer 3 Low Byte = 0x30
 479   1         ***********************************************************************/
 480   1        TMR3L = (0x30 << TMR3L_TMR3L__SHIFT);
 481   1        // [TMR3L - Timer 3 Low Byte]$
 482   1      
 483   1        // $[TMR3RLH - Timer 3 Reload High Byte]
 484   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 9   

 485   1         - Timer 3 Reload High Byte = 0xF0
 486   1         ***********************************************************************/
 487   1        TMR3RLH = (0xF0 << TMR3RLH_TMR3RLH__SHIFT);
 488   1        // [TMR3RLH - Timer 3 Reload High Byte]$
 489   1      
 490   1        // $[TMR3RLL - Timer 3 Reload Low Byte]
 491   1        /***********************************************************************
 492   1         - Timer 3 Reload Low Byte = 0x60
 493   1         ***********************************************************************/
 494   1        TMR3RLL = (0x60 << TMR3RLL_TMR3RLL__SHIFT);
 495   1        // [TMR3RLL - Timer 3 Reload Low Byte]$
 496   1      
 497   1        // $[TMR3CN0]
 498   1        /***********************************************************************
 499   1         - Start Timer 3 running
 500   1         ***********************************************************************/
 501   1        TMR3CN0 |= TMR3CN0_TR3__RUN;
 502   1        // [TMR3CN0]$
 503   1      
 504   1        // $[Timer Restoration]
 505   1        // Restore Timer Configuration
 506   1        TMR3CN0 |= TMR3CN0_TR3_save;
 507   1        // [Timer Restoration]$
 508   1      
 509   1      }
 510          
 511          //================================================================================
 512          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 513          //================================================================================
 514          extern void
 515          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 516          {
 517   1        // $[CKCON0 - Clock Control 0]
 518   1        /***********************************************************************
 519   1         - System clock divided by 12
 520   1         - Counter/Timer 0 uses the system clock
 521   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 522   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 523   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 524   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 525   1         - Timer 1 uses the clock defined by the prescale field, SCA
 526   1         ***********************************************************************/
 527   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__SYSCLK
 528   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 529   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 530   1            | CKCON0_T1M__PRESCALE;
 531   1        // [CKCON0 - Clock Control 0]$
 532   1      
 533   1        // $[CKCON1 - Clock Control 1]
 534   1        // [CKCON1 - Clock Control 1]$
 535   1      
 536   1        // $[TMOD - Timer 0/1 Mode]
 537   1        // [TMOD - Timer 0/1 Mode]$
 538   1      
 539   1        // $[TCON - Timer 0/1 Control]
 540   1        /***********************************************************************
 541   1         - Start Timer 0 running
 542   1         ***********************************************************************/
 543   1        TCON |= TCON_TR0__RUN;
 544   1        // [TCON - Timer 0/1 Control]$
 545   1      
 546   1      }
 547          
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 10  

 548          //================================================================================
 549          // SPI_0_enter_DefaultMode_from_RESET
 550          //================================================================================
 551          extern void
 552          SPI_0_enter_DefaultMode_from_RESET (void)
 553          {
 554   1        // $[SPI0CKR - SPI0 Clock Rate]
 555   1        /***********************************************************************
 556   1         - SPI0 Clock Rate = 0x17
 557   1         ***********************************************************************/
 558   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 559   1        // [SPI0CKR - SPI0 Clock Rate]$
 560   1      
 561   1        // $[SPI0CFG - SPI0 Configuration]
 562   1        /***********************************************************************
 563   1         - Enable master mode. Operate as a master
 564   1         ***********************************************************************/
 565   1        SPI0CFG |= SPI0CFG_MSTEN__MASTER_ENABLED;
 566   1        // [SPI0CFG - SPI0 Configuration]$
 567   1      
 568   1        // $[SPI0CN0 - SPI0 Control]
 569   1        /***********************************************************************
 570   1         - Enable the SPI module
 571   1         - 3-Wire Slave or 3-Wire Master Mode
 572   1         ***********************************************************************/
 573   1        SPI0CN0 &= ~SPI0CN0_NSSMD__FMASK;
 574   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 575   1        // [SPI0CN0 - SPI0 Control]$
 576   1      
 577   1      }
 578          
 579          //================================================================================
 580          // INTERRUPT_0_enter_DefaultMode_from_RESET
 581          //================================================================================
 582          extern void
 583          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 584          {
 585   1        // $[EIE1 - Extended Interrupt Enable 1]
 586   1        /***********************************************************************
 587   1         - Disable ADC0 Conversion Complete interrupt
 588   1         - Disable ADC0 Window Comparison interrupt
 589   1         - Disable CP0 interrupts
 590   1         - Disable CP1 interrupts
 591   1         - Disable all PCA0 interrupts
 592   1         - Disable all SMB0 interrupts
 593   1         - Enable interrupt requests generated by the TF3L or TF3H flags
 594   1         - Disable all USB0 interrupts
 595   1         ***********************************************************************/
 596   1        EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 597   1            | EIE1_ECP1__DISABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__DISABLED
 598   1            | EIE1_ET3__ENABLED | EIE1_EUSB0__DISABLED;
 599   1        // [EIE1 - Extended Interrupt Enable 1]$
 600   1      
 601   1        // $[EIP1 - Extended Interrupt Priority 1]
 602   1        // [EIP1 - Extended Interrupt Priority 1]$
 603   1      
 604   1        // $[IE - Interrupt Enable]
 605   1        /***********************************************************************
 606   1         - Disable all interrupt sources
 607   1         - Disable external interrupt 0
 608   1         - Disable external interrupt 1
 609   1         - Enable interrupt requests generated by SPI0
 610   1         - Disable all Timer 0 interrupt
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 11  

 611   1         - Disable all Timer 1 interrupt
 612   1         - Enable interrupt requests generated by the TF2L or TF2H flags
 613   1         - Disable UART0 interrupt
 614   1         ***********************************************************************/
 615   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 616   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__ENABLED
 617   1            | IE_ES0__DISABLED;
 618   1        // [IE - Interrupt Enable]$
 619   1      
 620   1        // $[IP - Interrupt Priority]
 621   1        // [IP - Interrupt Priority]$
 622   1      
 623   1        // $[EIE2 - Extended Interrupt Enable 2]
 624   1        // [EIE2 - Extended Interrupt Enable 2]$
 625   1      
 626   1        // $[EIP2 - Extended Interrupt Priority 2]
 627   1        // [EIP2 - Extended Interrupt Priority 2]$
 628   1      
 629   1      }
 630          
 631          extern void
 632          CIP51_0_enter_DefaultMode_from_RESET (void)
 633          {
 634   1      
 635   1      }
 636          
 637          extern void
 638          TIMER01_0_enter_DefaultMode_from_RESET (void)
 639          {
 640   1        // $[Timer Initialization]
 641   1        //Save Timer Configuration
 642   1        uint8_t TCON_save;
 643   1        TCON_save = TCON;
 644   1        //Stop Timers
 645   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 646   1      
 647   1        // [Timer Initialization]$
 648   1      
 649   1        // $[TH0 - Timer 0 High Byte]
 650   1        // [TH0 - Timer 0 High Byte]$
 651   1      
 652   1        // $[TL0 - Timer 0 Low Byte]
 653   1        // [TL0 - Timer 0 Low Byte]$
 654   1      
 655   1        // $[TH1 - Timer 1 High Byte]
 656   1        // [TH1 - Timer 1 High Byte]$
 657   1      
 658   1        // $[TL1 - Timer 1 Low Byte]
 659   1        // [TL1 - Timer 1 Low Byte]$
 660   1      
 661   1        // $[Timer Restoration]
 662   1        //Restore Timer Configuration
 663   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 664   1      
 665   1        // [Timer Restoration]$
 666   1      
 667   1      }
 668          
 669          extern void
 670          ADC_0_enter_DefaultMode_from_RESET (void)
 671          {
 672   1      
 673   1        // $[ADC0CF - ADC0 Configuration]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 12  

 674   1        /***********************************************************************
 675   1         - Data in the ADC0H:ADC0L registers is right-justified
 676   1         - SAR Clock Divider = 0x07
 677   1         ***********************************************************************/
 678   1        ADC0CF = ADC0CF_ADLJST__RIGHT_JUSTIFIED | (0x07 << ADC0CF_ADSC__SHIFT);
 679   1        // [ADC0CF - ADC0 Configuration]$
 680   1      
 681   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 682   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 683   1      
 684   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 685   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 686   1      
 687   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 688   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 689   1      
 690   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 691   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 692   1      
 693   1        // $[AMX0N - AMUX0 Negative Multiplexer Selection]
 694   1        /***********************************************************************
 695   1         - Ground 
 696   1         ***********************************************************************/
 697   1        AMX0N = AMX0N_AMX0N__GND;
 698   1        // [AMX0N - AMUX0 Negative Multiplexer Selection]$
 699   1      
 700   1        // $[AMX0P - AMUX0 Positive Multiplexer Selection]
 701   1        /***********************************************************************
 702   1         - Select ADC0P.4
 703   1         ***********************************************************************/
 704   1        AMX0P = AMX0P_AMX0P__ADC0P4;
 705   1        // [AMX0P - AMUX0 Positive Multiplexer Selection]$
 706   1      
 707   1        // $[ADC0CN0 - ADC0 Control]
 708   1        /***********************************************************************
 709   1         - ADC0 Enabled 
 710   1         - ADC0 conversion initiated on overflow of Timer 0
 711   1         ***********************************************************************/
 712   1        ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
 713   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADCM__TIMER0;
 714   1        // [ADC0CN0 - ADC0 Control]$
 715   1      
 716   1      }
 717          
 718          extern void
 719          VREF_0_enter_DefaultMode_from_RESET (void)
 720          {
 721   1      
 722   1        // $[REF0CN - Voltage Reference Control]
 723   1        /***********************************************************************
 724   1         - Disable the internal Temperature Sensor
 725   1         - Disable the internal reference buffer
 726   1         - The on-chip voltage reference buffer gain is 2
 727   1         - The REFSL bit selects the voltage reference source
 728   1         - Use VDD as the voltage reference
 729   1         ***********************************************************************/
 730   1        REF0CN = REF0CN_TEMPE__DISABLED | REF0CN_REFBE__DISABLED
 731   1            | REF0CN_REFBGS__GAIN_2 | REF0CN_REGOVR__REFSL | REF0CN_REFSL__VDD;
 732   1        // [REF0CN - Voltage Reference Control]$
 733   1      
 734   1      }
 735          

C51 COMPILER V9.60.0.0   INITDEVICE                                                        01/02/2026 11:46:53 PAGE 13  


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    234    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
