![alt text](https://github.com/srvrc/Computer-Architecture/blob/master/Single%20Cycle%20Processor%20Design/ee446exp3sim.png?raw=true)
#### Instruction Memory 
___________CMD____rB___rA___imm12 / rC  
0000000_1000_0_1000_0000_000000000000	//	LDR R0,[R8,0]    ;  R0 = 1 = M[R8+0] = M[0]  
0000000_1000_0_1001_0001_000000000001	//  LDR R1,[R9,1]    ;  R1 = 2 = M[R9+0] = M[1]  
0000000_1000_0_1010_0010_000000000010	//  LDR R2,[R10,2]  ;  R2 = 3          ...  
0000000_1000_0_1011_0011_000000000011	//  LDR R3,[R11,3]  ;  R3 = 4  
0000000_0000_0_0000_0111_000000000001	//	ADD R7,R0,R1   ;  R7 = 1 + 2  
0000000_0111_0_0111_0111_000000000111	//	STR R7,[R7,7]    ;  M[10] = 3   
0000000_1000_0_1011_1000_000000001010	//	LDR R8,[R11,10] ; R8 < M[10]    
0000000_0110_0_0111_0010_000000000000	// 	CMP R2,R7	  ; R2-R7 = 0, sets ZC   
0000000_0100_0_0011_1001_000000000010	// 	LSL  R9,[R3,2]    ; R9 < (R3 << 2)  
0000000_0101_0_0011_1010_000000000001	//	LSR R10,[R3,1]  ; R10 < (R3 >> 1)  
… zeros						// ….    ADD R0,R0,R0  
  
####DATA MEMORY
00000000000000000000000000000001  
00000000000000000000000000000010  
00000000000000000000000000000011  
00000000000000000000000000000100  
00000000000000000000000000000101  
00000000000000000000000000000110  
00000000000000000000000000000111  
… zeros 




![alt text](https://github.com/srvrc/Computer-Architecture/blob/master/Single%20Cycle%20Processor%20Design/ee446exp3cu.png?raw=true)
