SBY 17:20:28 [addressFormalBug_bmc] Removing directory '/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc'.
SBY 17:20:28 [addressFormalBug_bmc] Copy '/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGenBug.sv' to '/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc/src/BranchAddressGenBug.sv'.
SBY 17:20:28 [addressFormalBug_bmc] Copy '/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGenFormalBug.sv' to '/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc/src/BranchAddressGenFormalBug.sv'.
SBY 17:20:28 [addressFormalBug_bmc] engine_0: smtbmc boolector
SBY 17:20:28 [addressFormalBug_bmc] base: starting process "cd addressFormalBug_bmc/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 17:20:28 [addressFormalBug_bmc] base: finished (returncode=0)
SBY 17:20:28 [addressFormalBug_bmc] prep: starting process "cd addressFormalBug_bmc/model; yosys -ql design_prep.log design_prep.ys"
SBY 17:20:28 [addressFormalBug_bmc] prep: finished (returncode=0)
SBY 17:20:28 [addressFormalBug_bmc] smt2: starting process "cd addressFormalBug_bmc/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 17:20:28 [addressFormalBug_bmc] smt2: finished (returncode=0)
SBY 17:20:28 [addressFormalBug_bmc] engine_0: starting process "cd addressFormalBug_bmc; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Solver: boolector
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  BMC failed!
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Assert failed in BranchAddressGenFormalBug: BranchAddressGenFormalBug.sv:48.18-50.45 ($assert$BranchAddressGenFormalBug.sv:48$2)
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 17:20:28 [addressFormalBug_bmc] engine_0: ##   0:00:00  Status: failed
SBY 17:20:28 [addressFormalBug_bmc] engine_0: finished (returncode=1)
SBY 17:20:28 [addressFormalBug_bmc] engine_0: Status returned by engine: FAIL
SBY 17:20:28 [addressFormalBug_bmc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 17:20:28 [addressFormalBug_bmc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 17:20:28 [addressFormalBug_bmc] summary: engine_0 (smtbmc boolector) returned FAIL
SBY 17:20:28 [addressFormalBug_bmc] summary: counterexample trace: addressFormalBug_bmc/engine_0/trace.vcd
SBY 17:20:28 [addressFormalBug_bmc] summary:   failed assertion BranchAddressGenFormalBug.$assert$BranchAddressGenFormalBug.sv:48$2 at BranchAddressGenFormalBug.sv:48.18-50.45 in step 0
SBY 17:20:28 [addressFormalBug_bmc] DONE (FAIL, rc=2)
