User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteLatency/SRAM/128KB/128KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 256 x 32
 - Row Activation   : 1 / 256
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 945.870um x 275.633um = 260712.831um^2
 |--- Mat Area      = 3.695um x 8.614um = 31.825um^2   (28.421%)
 |--- Subarray Area = 1.847um x 3.755um = 6.937um^2   (32.599%)
 - Area Efficiency = 28.421%
Timing:
 -  Read Latency = 265.326ps
 |--- H-Tree Latency = 136.849ps
 |--- Mat Latency    = 128.477ps
    |--- Predecoder Latency = 22.745ps
    |--- Subarray Latency   = 105.732ps
       |--- Row Decoder Latency = 34.851ps
       |--- Bitline Latency     = 30.963ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 35.930ps
       |--- Precharge Latency   = 12.872ps
 - Write Latency = 196.902ps
 |--- H-Tree Latency = 68.425ps
 |--- Mat Latency    = 128.477ps
    |--- Predecoder Latency = 22.745ps
    |--- Subarray Latency   = 105.732ps
       |--- Row Decoder Latency = 34.851ps
       |--- Charge Latency      = 5.885ps
 - Read Bandwidth  = 191.038GB/s
 - Write Bandwidth = 151.326GB/s
Power:
 -  Read Dynamic Energy = 21.742pJ
 |--- H-Tree Dynamic Energy = 20.008pJ
 |--- Mat Dynamic Energy    = 0.054pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.013pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 20.770pJ
 |--- H-Tree Dynamic Energy = 20.008pJ
 |--- Mat Dynamic Energy    = 0.024pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.005pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 29.494uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 3.600nW per mat

Finished!
