# SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: Apache-2.0
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
from typing import Type

from tilus.ir.layout.inference.rule import LayoutInferenceRule
from tilus.utils import initialize

from .inference_rules.allocate_shared import AllocateSharedRule
from .inference_rules.assign import AssignRule
from .inference_rules.atomic import AtomicElementWiseRule
from .inference_rules.clc import ClusterLaunchControlQueryResponseInstRule, ClusterLaunchControlTryCancelInstRule
from .inference_rules.cp_async import CopyAsyncRule
from .inference_rules.elementwise_binary import BinaryRule
from .inference_rules.elementwise_unary import UnaryRule
from .inference_rules.empty_rule import EmptyRule
from .inference_rules.ldst_global import LoadGlobalRule, StoreGlobalRule
from .inference_rules.load_shared import (
    LoadSharedInferLdmatrixRegisterRule,
    LoadSharedInferRegisterRule,
    LoadSharedInferRowMajorSharedRule,
    LoadSharedInferSwizzledSharedRule,
)
from .inference_rules.mapa import MapSharedAddrRule
from .inference_rules.mbarrier import AllocBarrierRule
from .inference_rules.mma_dot import MmaDotRule
from .inference_rules.philox import Philox4x32InferenceRule
from .inference_rules.reduce import ReduceRule
from .inference_rules.reshape_shared import ReshapeSharedRule
from .inference_rules.scan import ScanRule
from .inference_rules.scatter import ScatterRule
from .inference_rules.slice_register import SliceAssignRule, SliceRegisterRule
from .inference_rules.store_shared import StoreSharedSwizzleRule
from .inference_rules.tcgen05.alloc import Tcgen05AllocRule
from .inference_rules.tcgen05.copy import Tcgen05CopyRule
from .inference_rules.tcgen05.ldst import Tcgen05LoadRule, Tcgen05StoreRule
from .inference_rules.tcgen05.mma import Tcgen05MmaSSRule, Tcgen05MmaTSRule
from .inference_rules.tcgen05.slice import Tcgen05SliceRule
from .inference_rules.transform import ReshapeRegisterRule, SqueezeRule, UnsqueezeRule
from .inference_rules.transform_shared import PermuteSharedRule, SharedSliceRule
from .inference_rules.transpose import TransposeRule
from .inference_rules.wgmma import WgmmaMmaSSRule
from .inference_rules.where import WhereRule

inference_order: list[list[Type[LayoutInferenceRule]]] = [
    # tmemory layout rules
    [Tcgen05AllocRule, Tcgen05SliceRule, Tcgen05LoadRule, Tcgen05StoreRule, Tcgen05MmaSSRule, Tcgen05MmaTSRule],
    # register layout rules
    [SliceRegisterRule, SliceAssignRule, AllocBarrierRule],
    [MmaDotRule],
    [WgmmaMmaSSRule],
    [Tcgen05LoadRule, Tcgen05StoreRule],
    [Tcgen05CopyRule],
    [Philox4x32InferenceRule],
    [BinaryRule, UnaryRule],
    [LoadGlobalRule],
    [ReduceRule],
    [ScanRule],
    [TransposeRule, SqueezeRule, UnsqueezeRule, ReshapeRegisterRule],
    [WhereRule],
    [AssignRule],
    [StoreGlobalRule],
    # Atomic / scatter-store rules: run alongside StoreGlobalRule so that their
    # register tensors pick up a reasonable default layout when no other
    # instruction constrains them.
    [AtomicElementWiseRule, ScatterRule],
    [ClusterLaunchControlTryCancelInstRule, ClusterLaunchControlQueryResponseInstRule, MapSharedAddrRule],
    [EmptyRule],
    # shared memory rules
    [LoadSharedInferSwizzledSharedRule, StoreSharedSwizzleRule],
    [SharedSliceRule, PermuteSharedRule, ReshapeSharedRule],
    [CopyAsyncRule],
    [LoadSharedInferLdmatrixRegisterRule],
    [LoadSharedInferRegisterRule],
    [LoadSharedInferRowMajorSharedRule],
    [AllocateSharedRule],
]

rule2order: dict[Type[LayoutInferenceRule], int] = {}


@initialize()
def init_rule_sort_key() -> None:
    count = 0
    for rule_group in inference_order:
        for rule in rule_group:
            rule2order[rule] = count
            count += 1
