$date
	Sat Jul 26 11:58:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_tb $end
$scope module uut $end
$var wire 1 ! cuenta $end
$var wire 1 " rst_n $end
$var reg 10 # d [9:0] $end
$var reg 10 $ q [9:0] $end
$var reg 10 % salida [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b1 #
1"
0!
$end
#20000
0"
#40000
1"
#140000
b1 %
b10 #
b1 $
1!
#150000
0!
#160000
b10 %
b11 #
b10 $
1!
#170000
0!
#1170000
b11 %
b100 #
b11 $
1!
#1180000
0!
#1190000
b0 %
b1 #
b0 $
0"
#1210000
1"
#10000000
