
safebattery01.axf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__Vectors>:
       0:	20008000 	.word	0x20008000
       4:	00002db5 	.word	0x00002db5
       8:	00002de1 	.word	0x00002de1
       c:	00002de1 	.word	0x00002de1
      10:	00002de1 	.word	0x00002de1
      14:	00002de1 	.word	0x00002de1
      18:	00002de1 	.word	0x00002de1
      1c:	00002de1 	.word	0x00002de1
      20:	00002de1 	.word	0x00002de1
      24:	00002de1 	.word	0x00002de1
      28:	00002de1 	.word	0x00002de1
      2c:	00002de1 	.word	0x00002de1
      30:	00002de1 	.word	0x00002de1
      34:	00002de0 	.word	0x00002de0
      38:	00002de1 	.word	0x00002de1
      3c:	00002de1 	.word	0x00002de1
      40:	00002de1 	.word	0x00002de1
      44:	00002de1 	.word	0x00002de1
      48:	00002de1 	.word	0x00002de1
      4c:	00002de1 	.word	0x00002de1
      50:	00002de1 	.word	0x00002de1
      54:	00002d19 	.word	0x00002d19
      58:	00002de1 	.word	0x00002de1
      5c:	00002de1 	.word	0x00002de1
      60:	00002de1 	.word	0x00002de1
      64:	00002de1 	.word	0x00002de1
      68:	00002de1 	.word	0x00002de1
      6c:	00002de1 	.word	0x00002de1
      70:	00002d51 	.word	0x00002d51
      74:	00002de1 	.word	0x00002de1
      78:	00002de1 	.word	0x00002de1
      7c:	00002de1 	.word	0x00002de1
      80:	00002de1 	.word	0x00002de1
      84:	00002de1 	.word	0x00002de1
      88:	00002de1 	.word	0x00002de1
      8c:	00002de1 	.word	0x00002de1
      90:	00002de1 	.word	0x00002de1
      94:	00002de1 	.word	0x00002de1
      98:	00002de1 	.word	0x00002de1
      9c:	00002de1 	.word	0x00002de1
      a0:	00002de1 	.word	0x00002de1
      a4:	00002de1 	.word	0x00002de1
      a8:	00002de1 	.word	0x00002de1
      ac:	00002de1 	.word	0x00002de1
      b0:	00002de1 	.word	0x00002de1
      b4:	00002de1 	.word	0x00002de1
      b8:	00002de1 	.word	0x00002de1
      bc:	0000210d 	.word	0x0000210d

000000c0 <__do_global_dtors_aux>:
      c0:	b510      	push	{r4, lr}
      c2:	4c06      	ldr	r4, [pc, #24]	; (dc <__do_global_dtors_aux+0x1c>)
      c4:	7823      	ldrb	r3, [r4, #0]
      c6:	2b00      	cmp	r3, #0
      c8:	d107      	bne.n	da <__do_global_dtors_aux+0x1a>
      ca:	4b05      	ldr	r3, [pc, #20]	; (e0 <__do_global_dtors_aux+0x20>)
      cc:	2b00      	cmp	r3, #0
      ce:	d002      	beq.n	d6 <__do_global_dtors_aux+0x16>
      d0:	4804      	ldr	r0, [pc, #16]	; (e4 <__do_global_dtors_aux+0x24>)
      d2:	e000      	b.n	d6 <__do_global_dtors_aux+0x16>
      d4:	bf00      	nop
      d6:	2301      	movs	r3, #1
      d8:	7023      	strb	r3, [r4, #0]
      da:	bd10      	pop	{r4, pc}
      dc:	200000a8 	.word	0x200000a8
      e0:	00000000 	.word	0x00000000
      e4:	00006548 	.word	0x00006548

000000e8 <frame_dummy>:
      e8:	4b04      	ldr	r3, [pc, #16]	; (fc <frame_dummy+0x14>)
      ea:	b510      	push	{r4, lr}
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x10>
      f0:	4903      	ldr	r1, [pc, #12]	; (100 <frame_dummy+0x18>)
      f2:	4804      	ldr	r0, [pc, #16]	; (104 <frame_dummy+0x1c>)
      f4:	e000      	b.n	f8 <frame_dummy+0x10>
      f6:	bf00      	nop
      f8:	bd10      	pop	{r4, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	200000ac 	.word	0x200000ac
     104:	00006548 	.word	0x00006548

00000108 <_mainCRTStartup>:
     108:	4b16      	ldr	r3, [pc, #88]	; (164 <_mainCRTStartup+0x5c>)
     10a:	2b00      	cmp	r3, #0
     10c:	d100      	bne.n	110 <_mainCRTStartup+0x8>
     10e:	4b14      	ldr	r3, [pc, #80]	; (160 <_mainCRTStartup+0x58>)
     110:	469d      	mov	sp, r3
     112:	2240      	movs	r2, #64	; 0x40
     114:	0292      	lsls	r2, r2, #10
     116:	1a9a      	subs	r2, r3, r2
     118:	4692      	mov	sl, r2
     11a:	2100      	movs	r1, #0
     11c:	468b      	mov	fp, r1
     11e:	460f      	mov	r7, r1
     120:	4813      	ldr	r0, [pc, #76]	; (170 <_mainCRTStartup+0x68>)
     122:	4a14      	ldr	r2, [pc, #80]	; (174 <_mainCRTStartup+0x6c>)
     124:	1a12      	subs	r2, r2, r0
     126:	f005 ff68 	bl	5ffa <memset>
     12a:	4b0f      	ldr	r3, [pc, #60]	; (168 <_mainCRTStartup+0x60>)
     12c:	2b00      	cmp	r3, #0
     12e:	d000      	beq.n	132 <_mainCRTStartup+0x2a>
     130:	4798      	blx	r3
     132:	4b0e      	ldr	r3, [pc, #56]	; (16c <_mainCRTStartup+0x64>)
     134:	2b00      	cmp	r3, #0
     136:	d000      	beq.n	13a <_mainCRTStartup+0x32>
     138:	4798      	blx	r3
     13a:	2000      	movs	r0, #0
     13c:	2100      	movs	r1, #0
     13e:	0004      	movs	r4, r0
     140:	000d      	movs	r5, r1
     142:	480d      	ldr	r0, [pc, #52]	; (178 <_mainCRTStartup+0x70>)
     144:	2800      	cmp	r0, #0
     146:	d002      	beq.n	14e <_mainCRTStartup+0x46>
     148:	480c      	ldr	r0, [pc, #48]	; (17c <_mainCRTStartup+0x74>)
     14a:	e000      	b.n	14e <_mainCRTStartup+0x46>
     14c:	bf00      	nop
     14e:	f005 ff27 	bl	5fa0 <__libc_init_array>
     152:	0020      	movs	r0, r4
     154:	0029      	movs	r1, r5
     156:	f000 f813 	bl	180 <main>
     15a:	f005 ff0b 	bl	5f74 <exit>
     15e:	46c0      	nop			; (mov r8, r8)
     160:	00080000 	.word	0x00080000
     164:	20008000 	.word	0x20008000
	...
     170:	200000a8 	.word	0x200000a8
     174:	20000278 	.word	0x20000278
	...

00000180 <main>:
//}
//
//

int main(void)
{
     180:	b510      	push	{r4, lr}
 * with newer parts. See the device-specific errata for details.
 *****************************************************************************/
__STATIC_INLINE void CHIP_Init(void)
{
#if defined(MSC_CACHECMD_INVCACHE)
  MSC->CACHECMD = MSC_CACHECMD_INVCACHE;
     182:	2380      	movs	r3, #128	; 0x80
     184:	05db      	lsls	r3, r3, #23
     186:	2201      	movs	r2, #1
     188:	645a      	str	r2, [r3, #68]	; 0x44
	CHIP_Init();

	/*
	 * Some global info init
	 * */
	globalInit();
     18a:	f002 fb97 	bl	28bc <globalInit>

	/*
	 * Battery status collect
	 * */
	batteryStatusInit();
     18e:	f002 fbd7 	bl	2940 <batteryStatusInit>

	/*
	 * Clock init
	 * */
	clockConfig();
     192:	f002 fbb7 	bl	2904 <clockConfig>
//	GPIO_switch_test();

	/*
	 * Timer init
	 * */
	Timer_init();
     196:	f002 fe09 	bl	2dac <Timer_init>

	/*
	 * CAN interface init
	 * */
	CANInit(canModeNormal);
     19a:	2000      	movs	r0, #0
     19c:	f002 f802 	bl	21a4 <CANInit>
	//CAN_test();

	/*
	 * I2C interfaces init
	 * */
	initI2CIntf();
     1a0:	f002 fae4 	bl	276c <initI2CIntf>
//	I2C_test();

	/*
	 *Open the AD chip to collect Ctrlpower and Highpower voltages of battery.
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_CTRLPOWER_AD, gpioModePushPull, 1);
     1a4:	2301      	movs	r3, #1
     1a6:	2204      	movs	r2, #4
     1a8:	210b      	movs	r1, #11
     1aa:	2002      	movs	r0, #2
     1ac:	f001 fbbc 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_AD, gpioModePushPull, 1);
     1b0:	2301      	movs	r3, #1
     1b2:	2204      	movs	r2, #4
     1b4:	210d      	movs	r1, #13
     1b6:	2002      	movs	r0, #2
     1b8:	f001 fbb6 	bl	1928 <GPIO_PinModeSet>

	/*
	 * Cut off battery supply and highpower supply
	 * */
	configBeforePowerSwitch();
     1bc:	f002 fa30 	bl	2620 <configBeforePowerSwitch>

	/*
	 * Firstly, collect all battery status
	 * */
	batteryStatusCollect(&g_BatteryStatQueue);
     1c0:	480a      	ldr	r0, [pc, #40]	; (1ec <main+0x6c>)
     1c2:	f002 fc39 	bl	2a38 <batteryStatusCollect>
     1c6:	e001      	b.n	1cc <main+0x4c>
		pollBatteryStatus();

		switch(g_curMode)
		{
			case GROUNDSUPPLY_MODE:
				parseForGroundSupplyMode();
     1c8:	f002 fa22 	bl	2610 <parseForGroundSupplyMode>
		pollBatteryStatus();
     1cc:	f002 fd84 	bl	2cd8 <pollBatteryStatus>
		switch(g_curMode)
     1d0:	4b07      	ldr	r3, [pc, #28]	; (1f0 <main+0x70>)
     1d2:	781b      	ldrb	r3, [r3, #0]
     1d4:	b2db      	uxtb	r3, r3
     1d6:	2b01      	cmp	r3, #1
     1d8:	d0f6      	beq.n	1c8 <main+0x48>
     1da:	2b02      	cmp	r3, #2
     1dc:	d003      	beq.n	1e6 <main+0x66>
			case BATTERYSUPPLY_MODE:
				parseForBatterysupplyMode();
				break;

			default:
				g_curMode = IDLE_MODE;
     1de:	4b04      	ldr	r3, [pc, #16]	; (1f0 <main+0x70>)
     1e0:	2200      	movs	r2, #0
     1e2:	701a      	strb	r2, [r3, #0]
				break;
     1e4:	e7f2      	b.n	1cc <main+0x4c>
				parseForBatterysupplyMode();
     1e6:	f002 fa0b 	bl	2600 <parseForBatterysupplyMode>
				break;
     1ea:	e7ef      	b.n	1cc <main+0x4c>
     1ec:	20000128 	.word	0x20000128
     1f0:	2000026b 	.word	0x2000026b

000001f4 <ADC_LoadDevinfoCal>:
 *   Select scan mode (true) or single mode (false) calibration load.
 ******************************************************************************/
static void ADC_LoadDevinfoCal(ADC_TypeDef *adc,
                               ADC_Ref_TypeDef ref,
                               bool setScanCal)
{
     1f4:	b570      	push	{r4, r5, r6, lr}
  uint32_t newCal;
  uint32_t mask;
  uint32_t shift;
  __IM uint32_t * diCalReg;

  if (setScanCal) {
     1f6:	2a00      	cmp	r2, #0
     1f8:	d007      	beq.n	20a <ADC_LoadDevinfoCal+0x16>
    shift = _ADC_CAL_SCANOFFSET_SHIFT;
     1fa:	2510      	movs	r5, #16
    mask  = ~(_ADC_CAL_SCANOFFSET_MASK
     1fc:	4b3a      	ldr	r3, [pc, #232]	; (2e8 <ADC_LoadDevinfoCal+0xf4>)
              | _ADC_CAL_SINGLEOFFSETINV_MASK
#endif
              | _ADC_CAL_SINGLEGAIN_MASK);
  }

  calReg = adc->CAL & mask;
     1fe:	6b44      	ldr	r4, [r0, #52]	; 0x34
     200:	401c      	ands	r4, r3
  newCal = 0;

  if (adc == ADC0) {
     202:	4b3a      	ldr	r3, [pc, #232]	; (2ec <ADC_LoadDevinfoCal+0xf8>)
     204:	4298      	cmp	r0, r3
     206:	d003      	beq.n	210 <ADC_LoadDevinfoCal+0x1c>
      newCal = 0;
      break;
  }

  adc->CAL = calReg | (newCal << shift);
}
     208:	bd70      	pop	{r4, r5, r6, pc}
    shift = _ADC_CAL_SINGLEOFFSET_SHIFT;
     20a:	2500      	movs	r5, #0
    mask  = ~(_ADC_CAL_SINGLEOFFSET_MASK
     20c:	4b38      	ldr	r3, [pc, #224]	; (2f0 <ADC_LoadDevinfoCal+0xfc>)
     20e:	e7f6      	b.n	1fe <ADC_LoadDevinfoCal+0xa>
  switch (ref) {
     210:	2902      	cmp	r1, #2
     212:	d030      	beq.n	276 <ADC_LoadDevinfoCal+0x82>
     214:	d907      	bls.n	226 <ADC_LoadDevinfoCal+0x32>
     216:	2906      	cmp	r1, #6
     218:	d04e      	beq.n	2b8 <ADC_LoadDevinfoCal+0xc4>
     21a:	2981      	cmp	r1, #129	; 0x81
     21c:	d055      	beq.n	2ca <ADC_LoadDevinfoCal+0xd6>
     21e:	2903      	cmp	r1, #3
     220:	d037      	beq.n	292 <ADC_LoadDevinfoCal+0x9e>
      newCal = 0;
     222:	2300      	movs	r3, #0
     224:	e023      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
  switch (ref) {
     226:	2900      	cmp	r1, #0
     228:	d014      	beq.n	254 <ADC_LoadDevinfoCal+0x60>
     22a:	2901      	cmp	r1, #1
     22c:	d1f9      	bne.n	222 <ADC_LoadDevinfoCal+0x2e>
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_GAIN2V5_MASK)
     22e:	4a31      	ldr	r2, [pc, #196]	; (2f4 <ADC_LoadDevinfoCal+0x100>)
     230:	6813      	ldr	r3, [r2, #0]
                 >> DEVINFO_ADC0_GAIN2V5_SHIFT)
     232:	0e1b      	lsrs	r3, r3, #24
                << _ADC_CAL_SINGLEGAIN_SHIFT;
     234:	021b      	lsls	r3, r3, #8
     236:	21fe      	movs	r1, #254	; 0xfe
     238:	01c9      	lsls	r1, r1, #7
     23a:	400b      	ands	r3, r1
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_OFFSET2V5_MASK)
     23c:	6816      	ldr	r6, [r2, #0]
                 >> DEVINFO_ADC0_OFFSET2V5_SHIFT)
     23e:	0c36      	lsrs	r6, r6, #16
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     240:	210f      	movs	r1, #15
     242:	4031      	ands	r1, r6
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_OFFSET2V5_MASK)
     244:	430b      	orrs	r3, r1
      newCal |= ((diCalReg[0] & _DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_MASK)
     246:	6812      	ldr	r2, [r2, #0]
                 >> _DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_SHIFT)
     248:	0d12      	lsrs	r2, r2, #20
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     24a:	0112      	lsls	r2, r2, #4
     24c:	21ff      	movs	r1, #255	; 0xff
     24e:	400a      	ands	r2, r1
      newCal |= ((diCalReg[0] & _DEVINFO_ADC0CAL0_NEGSEOFFSET2V5_MASK)
     250:	4313      	orrs	r3, r2
      break;
     252:	e00c      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_GAIN1V25_MASK)
     254:	4a27      	ldr	r2, [pc, #156]	; (2f4 <ADC_LoadDevinfoCal+0x100>)
     256:	6813      	ldr	r3, [r2, #0]
                << _ADC_CAL_SINGLEGAIN_SHIFT;
     258:	21fe      	movs	r1, #254	; 0xfe
     25a:	01c9      	lsls	r1, r1, #7
     25c:	400b      	ands	r3, r1
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_OFFSET1V25_MASK)
     25e:	6816      	ldr	r6, [r2, #0]
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     260:	210f      	movs	r1, #15
     262:	4031      	ands	r1, r6
      newCal |= ((diCalReg[0] & DEVINFO_ADC0_OFFSET1V25_MASK)
     264:	430b      	orrs	r3, r1
      newCal |= ((diCalReg[0] & _DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_MASK)
     266:	6811      	ldr	r1, [r2, #0]
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     268:	22f0      	movs	r2, #240	; 0xf0
     26a:	400a      	ands	r2, r1
      newCal |= ((diCalReg[0] & _DEVINFO_ADC0CAL0_NEGSEOFFSET1V25_MASK)
     26c:	4313      	orrs	r3, r2
  adc->CAL = calReg | (newCal << shift);
     26e:	40ab      	lsls	r3, r5
     270:	4323      	orrs	r3, r4
     272:	6343      	str	r3, [r0, #52]	; 0x34
     274:	e7c8      	b.n	208 <ADC_LoadDevinfoCal+0x14>
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_GAINVDD_MASK)
     276:	4a20      	ldr	r2, [pc, #128]	; (2f8 <ADC_LoadDevinfoCal+0x104>)
     278:	6813      	ldr	r3, [r2, #0]
                << _ADC_CAL_SINGLEGAIN_SHIFT;
     27a:	21fe      	movs	r1, #254	; 0xfe
     27c:	01c9      	lsls	r1, r1, #7
     27e:	400b      	ands	r3, r1
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSETVDD_MASK)
     280:	6816      	ldr	r6, [r2, #0]
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     282:	210f      	movs	r1, #15
     284:	4031      	ands	r1, r6
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSETVDD_MASK)
     286:	430b      	orrs	r3, r1
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK)
     288:	6811      	ldr	r1, [r2, #0]
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     28a:	22f0      	movs	r2, #240	; 0xf0
     28c:	400a      	ands	r2, r1
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK)
     28e:	4313      	orrs	r3, r2
      break;
     290:	e7ed      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_GAIN5VDIFF_MASK)
     292:	4919      	ldr	r1, [pc, #100]	; (2f8 <ADC_LoadDevinfoCal+0x104>)
     294:	680a      	ldr	r2, [r1, #0]
                 >> DEVINFO_ADC0_GAIN5VDIFF_SHIFT)
     296:	0e12      	lsrs	r2, r2, #24
                << _ADC_CAL_SINGLEGAIN_SHIFT;
     298:	0212      	lsls	r2, r2, #8
     29a:	23fe      	movs	r3, #254	; 0xfe
     29c:	01db      	lsls	r3, r3, #7
     29e:	401a      	ands	r2, r3
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSET5VDIFF_MASK)
     2a0:	680e      	ldr	r6, [r1, #0]
                 >> DEVINFO_ADC0_OFFSET5VDIFF_SHIFT)
     2a2:	0c36      	lsrs	r6, r6, #16
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     2a4:	230f      	movs	r3, #15
     2a6:	4033      	ands	r3, r6
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSET5VDIFF_MASK)
     2a8:	431a      	orrs	r2, r3
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_MASK)
     2aa:	680b      	ldr	r3, [r1, #0]
                 >> _DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_SHIFT)
     2ac:	0d1b      	lsrs	r3, r3, #20
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     2ae:	011b      	lsls	r3, r3, #4
     2b0:	21ff      	movs	r1, #255	; 0xff
     2b2:	400b      	ands	r3, r1
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSET5VDIFF_MASK)
     2b4:	4313      	orrs	r3, r2
      break;
     2b6:	e7da      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
      newCal |= ((diCalReg[2] & DEVINFO_ADC0_OFFSET2XVDD_MASK)
     2b8:	4910      	ldr	r1, [pc, #64]	; (2fc <ADC_LoadDevinfoCal+0x108>)
     2ba:	680b      	ldr	r3, [r1, #0]
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     2bc:	220f      	movs	r2, #15
     2be:	401a      	ands	r2, r3
      newCal |= ((diCalReg[2] & _DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_MASK)
     2c0:	6809      	ldr	r1, [r1, #0]
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     2c2:	23f0      	movs	r3, #240	; 0xf0
     2c4:	400b      	ands	r3, r1
      newCal |= ((diCalReg[2] & _DEVINFO_ADC0CAL2_NEGSEOFFSET2XVDD_MASK)
     2c6:	4313      	orrs	r3, r2
      break;
     2c8:	e7d1      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_GAINVDD_MASK)
     2ca:	490b      	ldr	r1, [pc, #44]	; (2f8 <ADC_LoadDevinfoCal+0x104>)
     2cc:	680a      	ldr	r2, [r1, #0]
                << _ADC_CAL_SINGLEGAIN_SHIFT;
     2ce:	23fe      	movs	r3, #254	; 0xfe
     2d0:	01db      	lsls	r3, r3, #7
     2d2:	401a      	ands	r2, r3
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSETVDD_MASK)
     2d4:	680e      	ldr	r6, [r1, #0]
                << _ADC_CAL_SINGLEOFFSET_SHIFT;
     2d6:	230f      	movs	r3, #15
     2d8:	4033      	ands	r3, r6
      newCal |= ((diCalReg[1] & DEVINFO_ADC0_OFFSETVDD_MASK)
     2da:	431a      	orrs	r2, r3
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK)
     2dc:	6809      	ldr	r1, [r1, #0]
                << _ADC_CAL_SINGLEOFFSETINV_SHIFT;
     2de:	23f0      	movs	r3, #240	; 0xf0
     2e0:	400b      	ands	r3, r1
      newCal |= ((diCalReg[1] & _DEVINFO_ADC0CAL1_NEGSEOFFSETVDD_MASK)
     2e2:	4313      	orrs	r3, r2
      break;
     2e4:	e7c3      	b.n	26e <ADC_LoadDevinfoCal+0x7a>
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	8000ffff 	.word	0x8000ffff
     2ec:	40082000 	.word	0x40082000
     2f0:	ffff8000 	.word	0xffff8000
     2f4:	0fe08210 	.word	0x0fe08210
     2f8:	0fe08214 	.word	0x0fe08214
     2fc:	0fe08218 	.word	0x0fe08218

00000300 <ADC_InitSingle>:
 *
 * @param[in] init
 *   A pointer to the ADC initialization structure.
 ******************************************************************************/
void ADC_InitSingle(ADC_TypeDef *adc, const ADC_InitSingle_TypeDef *init)
{
     300:	b570      	push	{r4, r5, r6, lr}
     302:	0005      	movs	r5, r0
     304:	000c      	movs	r4, r1
  uint32_t tmp;

  EFM_ASSERT(ADC_REF_VALID(adc));

  /* Make sure single conversion is not in progress. */
  adc->CMD = ADC_CMD_SINGLESTOP;
     306:	2302      	movs	r3, #2
     308:	6083      	str	r3, [r0, #8]

  /* Load calibration data for selected reference. */
  ADC_LoadDevinfoCal(adc, init->reference, false);
     30a:	7889      	ldrb	r1, [r1, #2]
     30c:	2200      	movs	r2, #0
     30e:	f7ff ff71 	bl	1f4 <ADC_LoadDevinfoCal>

  tmp = 0UL
#if defined(_ADC_SINGLECTRL_PRSSEL_MASK)
        | ((uint32_t)init->prsSel << _ADC_SINGLECTRL_PRSSEL_SHIFT)
#endif
        | ((uint32_t)init->acqTime << _ADC_SINGLECTRL_AT_SHIFT)
     312:	7860      	ldrb	r0, [r4, #1]
     314:	0603      	lsls	r3, r0, #24
#if defined(_ADC_SINGLECTRL_INPUTSEL_MASK)
        | (init->input << _ADC_SINGLECTRL_INPUTSEL_SHIFT)
#endif
#if defined(_ADC_SINGLECTRL_POSSEL_MASK)
        | ((uint32_t)init->posSel << _ADC_SINGLECTRL_POSSEL_SHIFT)
     316:	7921      	ldrb	r1, [r4, #4]
     318:	020a      	lsls	r2, r1, #8
     31a:	4313      	orrs	r3, r2
#endif
#if defined(_ADC_SINGLECTRL_NEGSEL_MASK)
        | ((uint32_t)init->negSel << _ADC_SINGLECTRL_NEGSEL_SHIFT)
     31c:	7962      	ldrb	r2, [r4, #5]
     31e:	0412      	lsls	r2, r2, #16
     320:	4313      	orrs	r3, r2
#endif
        | ((uint32_t)(init->resolution) << _ADC_SINGLECTRL_RES_SHIFT);
     322:	78e2      	ldrb	r2, [r4, #3]
     324:	00d2      	lsls	r2, r2, #3
  tmp = 0UL
     326:	4313      	orrs	r3, r2

  if (init->prsEnable) {
     328:	79e2      	ldrb	r2, [r4, #7]
     32a:	2a00      	cmp	r2, #0
     32c:	d002      	beq.n	334 <ADC_InitSingle+0x34>
    tmp |= ADC_SINGLECTRL_PRSEN;
     32e:	2280      	movs	r2, #128	; 0x80
     330:	0592      	lsls	r2, r2, #22
     332:	4313      	orrs	r3, r2
  }

  if (init->leftAdjust) {
     334:	7a22      	ldrb	r2, [r4, #8]
     336:	2a00      	cmp	r2, #0
     338:	d001      	beq.n	33e <ADC_InitSingle+0x3e>
    tmp |= ADC_SINGLECTRL_ADJ_LEFT;
     33a:	2204      	movs	r2, #4
     33c:	4313      	orrs	r3, r2
  }

  if (init->diff) {
     33e:	79a2      	ldrb	r2, [r4, #6]
     340:	2a00      	cmp	r2, #0
     342:	d001      	beq.n	348 <ADC_InitSingle+0x48>
    tmp |= ADC_SINGLECTRL_DIFF;
     344:	2202      	movs	r2, #2
     346:	4313      	orrs	r3, r2
  }

  if (init->rep) {
     348:	7a62      	ldrb	r2, [r4, #9]
     34a:	2a00      	cmp	r2, #0
     34c:	d001      	beq.n	352 <ADC_InitSingle+0x52>
    tmp |= ADC_SINGLECTRL_REP;
     34e:	2201      	movs	r2, #1
     350:	4313      	orrs	r3, r2
  }

#if defined(_ADC_SINGLECTRL_POSSEL_TEMP)
  /* Force at least 8 cycle acquisition time when reading the internal temperature
   * sensor with 1.25 V reference */
  if ((init->posSel == adcPosSelTEMP)
     352:	29f3      	cmp	r1, #243	; 0xf3
     354:	d01f      	beq.n	396 <ADC_InitSingle+0x96>
  }
#endif

  /* Set a single reference. Check if the reference configuration is extended to SINGLECTRLX. */
#if defined (_ADC_SINGLECTRLX_MASK)
  if (((uint32_t)init->reference & ADC_CTRLX_VREFSEL_REG) != 0UL) {
     356:	78a2      	ldrb	r2, [r4, #2]
     358:	b251      	sxtb	r1, r2
     35a:	2900      	cmp	r1, #0
     35c:	db26      	blt.n	3ac <ADC_InitSingle+0xac>
    /* Select the extension register. */
    tmp |= ADC_SINGLECTRL_REF_CONF;
  } else {
    tmp |= (uint32_t)init->reference << _ADC_SINGLECTRL_REF_SHIFT;
     35e:	0152      	lsls	r2, r2, #5
     360:	4313      	orrs	r3, r2
  }
#else
  tmp |= (uint32_t)init->reference << _ADC_SINGLECTRL_REF_SHIFT;
#endif
  adc->SINGLECTRL = tmp;
     362:	612b      	str	r3, [r5, #16]

  /* Update SINGLECTRLX for reference select and PRS select. */
#if defined (_ADC_SINGLECTRLX_VREFSEL_MASK)
  tmp = adc->SINGLECTRLX & ~(_ADC_SINGLECTRLX_VREFSEL_MASK
     364:	696b      	ldr	r3, [r5, #20]
     366:	4a15      	ldr	r2, [pc, #84]	; (3bc <ADC_InitSingle+0xbc>)
     368:	401a      	ands	r2, r3
                             | _ADC_SINGLECTRLX_PRSSEL_MASK
                             | _ADC_SINGLECTRLX_FIFOOFACT_MASK);
  if (((uint32_t)init->reference & ADC_CTRLX_VREFSEL_REG) != 0UL) {
     36a:	78a3      	ldrb	r3, [r4, #2]
     36c:	b259      	sxtb	r1, r3
     36e:	2900      	cmp	r1, #0
     370:	db1f      	blt.n	3b2 <ADC_InitSingle+0xb2>
    tmp |= ((uint32_t)init->reference & ~ADC_CTRLX_VREFSEL_REG)
           << _ADC_SINGLECTRLX_VREFSEL_SHIFT;
  }

  tmp |= (uint32_t)init->prsSel << _ADC_SINGLECTRLX_PRSSEL_SHIFT;
     372:	7823      	ldrb	r3, [r4, #0]
     374:	045b      	lsls	r3, r3, #17
     376:	4313      	orrs	r3, r2

  if (init->fifoOverwrite) {
     378:	7ae2      	ldrb	r2, [r4, #11]
     37a:	2a00      	cmp	r2, #0
     37c:	d002      	beq.n	384 <ADC_InitSingle+0x84>
    tmp |= ADC_SINGLECTRLX_FIFOOFACT_OVERWRITE;
     37e:	2280      	movs	r2, #128	; 0x80
     380:	01d2      	lsls	r2, r2, #7
     382:	4313      	orrs	r3, r2
  }

  adc->SINGLECTRLX = tmp;
     384:	616b      	str	r3, [r5, #20]

  /* Set DMA availability in EM2. */
#if defined(_ADC_CTRL_SINGLEDMAWU_MASK)
  BUS_RegBitWrite(&adc->CTRL,
                  _ADC_CTRL_SINGLEDMAWU_SHIFT,
                  (uint32_t)init->singleDmaEm2Wu);
     386:	7aa2      	ldrb	r2, [r4, #10]
  uint32_t aliasAddr =
    BITBAND_PER_BASE + (((uint32_t)addr - PER_MEM_BASE) * (uint32_t) 32) + (bit * (uint32_t) 4);

  *(volatile uint32_t *)aliasAddr = (uint32_t)val;
#else
  uint32_t tmp = *addr;
     388:	682b      	ldr	r3, [r5, #0]

  /* Make sure val is not more than 1 because only one bit needs to be set. */
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
     38a:	2104      	movs	r1, #4
     38c:	438b      	bics	r3, r1
     38e:	0092      	lsls	r2, r2, #2
     390:	4313      	orrs	r3, r2
     392:	602b      	str	r3, [r5, #0]
#if defined(_ADC_BUSCONFLICT_MASK)
  tmp = adc->BUSREQ;
  EFM_ASSERT(!(tmp & adc->BUSCONFLICT));
  EFM_ASSERT(!(adc->STATUS & _ADC_STATUS_PROGERR_MASK));
#endif
}
     394:	bd70      	pop	{r4, r5, r6, pc}
      && (init->reference == adcRef1V25)
     396:	78a2      	ldrb	r2, [r4, #2]
     398:	2a00      	cmp	r2, #0
     39a:	d1dc      	bne.n	356 <ADC_InitSingle+0x56>
      && (init->acqTime < adcAcqTime8)) {
     39c:	2803      	cmp	r0, #3
     39e:	d8da      	bhi.n	356 <ADC_InitSingle+0x56>
    tmp = (tmp & ~_ADC_SINGLECTRL_AT_MASK)
     3a0:	4a07      	ldr	r2, [pc, #28]	; (3c0 <ADC_InitSingle+0xc0>)
     3a2:	4013      	ands	r3, r2
     3a4:	2280      	movs	r2, #128	; 0x80
     3a6:	04d2      	lsls	r2, r2, #19
     3a8:	4313      	orrs	r3, r2
     3aa:	e7d4      	b.n	356 <ADC_InitSingle+0x56>
    tmp |= ADC_SINGLECTRL_REF_CONF;
     3ac:	22e0      	movs	r2, #224	; 0xe0
     3ae:	4313      	orrs	r3, r2
     3b0:	e7d7      	b.n	362 <ADC_InitSingle+0x62>
           << _ADC_SINGLECTRLX_VREFSEL_SHIFT;
     3b2:	2180      	movs	r1, #128	; 0x80
     3b4:	438b      	bics	r3, r1
    tmp |= ((uint32_t)init->reference & ~ADC_CTRLX_VREFSEL_REG)
     3b6:	431a      	orrs	r2, r3
     3b8:	e7db      	b.n	372 <ADC_InitSingle+0x72>
     3ba:	46c0      	nop			; (mov r8, r8)
     3bc:	fff1bff8 	.word	0xfff1bff8
     3c0:	f0ffffff 	.word	0xf0ffffff

000003c4 <ADC_PrescaleCalc>:
 * @return
 *   A prescaler value to use for ADC in order to achieve a clock value
 *   <= @p adcFreq.
 ******************************************************************************/
uint8_t ADC_PrescaleCalc(uint32_t adcFreq, uint32_t hfperFreq)
{
     3c4:	b510      	push	{r4, lr}
     3c6:	0004      	movs	r4, r0
  uint32_t ret;

  /* Make sure that the selected ADC clock is within a valid range. */
  if (adcFreq > ADC_MAX_CLOCK) {
     3c8:	4b0e      	ldr	r3, [pc, #56]	; (404 <Stack_Size+0x4>)
     3ca:	4298      	cmp	r0, r3
     3cc:	d805      	bhi.n	3da <ADC_PrescaleCalc+0x16>
    adcFreq = ADC_MAX_CLOCK;
  } else if (adcFreq < ADC_MIN_CLOCK) {
     3ce:	4b0e      	ldr	r3, [pc, #56]	; (408 <Stack_Size+0x8>)
     3d0:	4298      	cmp	r0, r3
     3d2:	d803      	bhi.n	3dc <ADC_PrescaleCalc+0x18>
    adcFreq = ADC_MIN_CLOCK;
     3d4:	24fa      	movs	r4, #250	; 0xfa
     3d6:	01e4      	lsls	r4, r4, #7
     3d8:	e000      	b.n	3dc <ADC_PrescaleCalc+0x18>
    adcFreq = ADC_MAX_CLOCK;
     3da:	4c0a      	ldr	r4, [pc, #40]	; (404 <Stack_Size+0x4>)
  } else {
    /* Valid frequency. */
  }

  /* Use current HFPERCLK / HFPERCCLK frequency. */
  if (hfperFreq == 0UL) {
     3dc:	2900      	cmp	r1, #0
     3de:	d00c      	beq.n	3fa <ADC_PrescaleCalc+0x36>
#else
    hfperFreq = CMU_ClockFreqGet(cmuClock_HFPER);
#endif
  }

  ret = (hfperFreq + adcFreq - 1U) / adcFreq;
     3e0:	1861      	adds	r1, r4, r1
     3e2:	1e48      	subs	r0, r1, #1
     3e4:	0021      	movs	r1, r4
     3e6:	f002 ffbf 	bl	3368 <__udivsi3>
  if (ret > 0U) {
     3ea:	2800      	cmp	r0, #0
     3ec:	d000      	beq.n	3f0 <ADC_PrescaleCalc+0x2c>
    ret--;
     3ee:	3801      	subs	r0, #1
  }

  if (ret > (_ADC_CTRL_PRESC_MASK >> _ADC_CTRL_PRESC_SHIFT)) {
     3f0:	287f      	cmp	r0, #127	; 0x7f
     3f2:	d900      	bls.n	3f6 <ADC_PrescaleCalc+0x32>
    ret = _ADC_CTRL_PRESC_MASK >> _ADC_CTRL_PRESC_SHIFT;
     3f4:	207f      	movs	r0, #127	; 0x7f
  }

  return (uint8_t)ret;
     3f6:	b2c0      	uxtb	r0, r0
}
     3f8:	bd10      	pop	{r4, pc}
    hfperFreq = CMU_ClockFreqGet(cmuClock_HFPERC);
     3fa:	4804      	ldr	r0, [pc, #16]	; (40c <Stack_Size+0xc>)
     3fc:	f000 fd66 	bl	ecc <CMU_ClockFreqGet>
     400:	0001      	movs	r1, r0
     402:	e7ed      	b.n	3e0 <ADC_PrescaleCalc+0x1c>
     404:	00f42400 	.word	0x00f42400
     408:	00007cff 	.word	0x00007cff
     40c:	00094160 	.word	0x00094160

00000410 <ADC_Init>:
{
     410:	b570      	push	{r4, r5, r6, lr}
     412:	0005      	movs	r5, r0
     414:	000e      	movs	r6, r1
  uint8_t presc = init->prescale;
     416:	78cc      	ldrb	r4, [r1, #3]
  if (presc == 0U) {
     418:	2c00      	cmp	r4, #0
     41a:	d027      	beq.n	46c <ADC_Init+0x5c>
    if ((adc->CTRL & _ADC_CTRL_ADCCLKMODE_MASK) == ADC_CTRL_ADCCLKMODE_SYNC)
     41c:	6803      	ldr	r3, [r0, #0]
     41e:	061b      	lsls	r3, r3, #24
     420:	d52a      	bpl.n	478 <ADC_Init+0x68>
  adc->CMD = ADC_CMD_SINGLESTOP | ADC_CMD_SCANSTOP;
     422:	230a      	movs	r3, #10
     424:	60ab      	str	r3, [r5, #8]
  tmp = ((uint32_t)(init->ovsRateSel) << _ADC_CTRL_OVSRSEL_SHIFT)
     426:	7830      	ldrb	r0, [r6, #0]
     428:	0600      	lsls	r0, r0, #24
        | (((uint32_t)(init->timebase) << _ADC_CTRL_TIMEBASE_SHIFT)
     42a:	78b3      	ldrb	r3, [r6, #2]
     42c:	041b      	lsls	r3, r3, #16
           & _ADC_CTRL_TIMEBASE_MASK)
     42e:	22fe      	movs	r2, #254	; 0xfe
     430:	03d2      	lsls	r2, r2, #15
     432:	4013      	ands	r3, r2
        | (((uint32_t)(init->timebase) << _ADC_CTRL_TIMEBASE_SHIFT)
     434:	4318      	orrs	r0, r3
        | (((uint32_t)(presc) << _ADC_CTRL_PRESC_SHIFT)
     436:	0224      	lsls	r4, r4, #8
           & _ADC_CTRL_PRESC_MASK)
     438:	23fe      	movs	r3, #254	; 0xfe
     43a:	01db      	lsls	r3, r3, #7
     43c:	401c      	ands	r4, r3
        | (((uint32_t)(presc) << _ADC_CTRL_PRESC_SHIFT)
     43e:	4320      	orrs	r0, r4
        | ((uint32_t)(init->warmUpMode) << _ADC_CTRL_WARMUPMODE_SHIFT);
     440:	7873      	ldrb	r3, [r6, #1]
  tmp = ((uint32_t)(init->ovsRateSel) << _ADC_CTRL_OVSRSEL_SHIFT)
     442:	4318      	orrs	r0, r3
  if (init->tailgate) {
     444:	7933      	ldrb	r3, [r6, #4]
     446:	2b00      	cmp	r3, #0
     448:	d001      	beq.n	44e <ADC_Init+0x3e>
    tmp |= ADC_CTRL_TAILGATE;
     44a:	2310      	movs	r3, #16
     44c:	4318      	orrs	r0, r3
  adc->CTRL = tmp;
     44e:	6028      	str	r0, [r5, #0]
                     (uint32_t)init->em2ClockConfig);
     450:	7972      	ldrb	r2, [r6, #5]
#if defined(PER_REG_BLOCK_CLR_OFFSET)
  uint32_t aliasAddr = (uint32_t)addr + PER_REG_BLOCK_CLR_OFFSET;
  *(volatile uint32_t *)aliasAddr = mask;
#elif defined(PER_BITCLR_MEM_BASE)
  uint32_t aliasAddr = PER_BITCLR_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
  *(volatile uint32_t *)aliasAddr = mask;
     452:	21c0      	movs	r1, #192	; 0xc0
     454:	2380      	movs	r3, #128	; 0x80
     456:	04db      	lsls	r3, r3, #19
     458:	18eb      	adds	r3, r5, r3
     45a:	6019      	str	r1, [r3, #0]
  uint32_t aliasAddr = PER_BITSET_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
     45c:	23c0      	movs	r3, #192	; 0xc0
     45e:	04db      	lsls	r3, r3, #19
     460:	18eb      	adds	r3, r5, r3
  *(volatile uint32_t *)aliasAddr = mask;
     462:	601a      	str	r2, [r3, #0]
  if ((adc->CTRL & _ADC_CTRL_ADCCLKMODE_MASK) == ADC_CTRL_ADCCLKMODE_ASYNC) {
     464:	682b      	ldr	r3, [r5, #0]
     466:	061b      	lsls	r3, r3, #24
     468:	d410      	bmi.n	48c <ADC_Init+0x7c>
}
     46a:	bd70      	pop	{r4, r5, r6, pc}
    presc = ADC_PrescaleCalc(ADC_MAX_CLOCK, 0);
     46c:	2100      	movs	r1, #0
     46e:	480c      	ldr	r0, [pc, #48]	; (4a0 <ADC_Init+0x90>)
     470:	f7ff ffa8 	bl	3c4 <ADC_PrescaleCalc>
     474:	0004      	movs	r4, r0
     476:	e7d4      	b.n	422 <ADC_Init+0x12>
      EFM_ASSERT(presc >= ADC_PrescaleCalc(ADC_MAX_CLOCK, 0));
     478:	2100      	movs	r1, #0
     47a:	4809      	ldr	r0, [pc, #36]	; (4a0 <ADC_Init+0x90>)
     47c:	f7ff ffa2 	bl	3c4 <ADC_PrescaleCalc>
      EFM_ASSERT(presc <= ADC_PrescaleCalc(ADC_MIN_CLOCK, 0));
     480:	20fa      	movs	r0, #250	; 0xfa
     482:	2100      	movs	r1, #0
     484:	01c0      	lsls	r0, r0, #7
     486:	f7ff ff9d 	bl	3c4 <ADC_PrescaleCalc>
     48a:	e7ca      	b.n	422 <ADC_Init+0x12>
    adcClkFreq = CMU_ClockFreqGet(asyncClk);
     48c:	4805      	ldr	r0, [pc, #20]	; (4a4 <ADC_Init+0x94>)
     48e:	f000 fd1d 	bl	ecc <CMU_ClockFreqGet>
    if (adc == ADC0) {
     492:	4b05      	ldr	r3, [pc, #20]	; (4a8 <ADC_Init+0x98>)
     494:	429d      	cmp	r5, r3
     496:	d1e8      	bne.n	46a <ADC_Init+0x5a>
      hfperClkFreq = CMU_ClockFreqGet(cmuClock_ADC0);
     498:	4804      	ldr	r0, [pc, #16]	; (4ac <ADC_Init+0x9c>)
     49a:	f000 fd17 	bl	ecc <CMU_ClockFreqGet>
}
     49e:	e7e4      	b.n	46a <ADC_Init+0x5a>
     4a0:	00f42400 	.word	0x00f42400
     4a4:	003200b8 	.word	0x003200b8
     4a8:	40082000 	.word	0x40082000
     4ac:	0008b200 	.word	0x0008b200

000004b0 <ADC_Reset>:
 *
 * @param[in] adc
 *   A pointer to ADC peripheral register block.
 ******************************************************************************/
void ADC_Reset(ADC_TypeDef *adc)
{
     4b0:	b510      	push	{r4, lr}
     4b2:	0004      	movs	r4, r0
  /* Stop conversions, before resetting other registers. */
  adc->CMD          = ADC_CMD_SINGLESTOP | ADC_CMD_SCANSTOP;
     4b4:	230a      	movs	r3, #10
     4b6:	6083      	str	r3, [r0, #8]
  adc->SINGLECTRL   = _ADC_SINGLECTRL_RESETVALUE;
     4b8:	4b11      	ldr	r3, [pc, #68]	; (500 <ADC_Reset+0x50>)
     4ba:	6103      	str	r3, [r0, #16]
#if defined(_ADC_SINGLECTRLX_MASK)
  adc->SINGLECTRLX  = _ADC_SINGLECTRLX_RESETVALUE;
     4bc:	2300      	movs	r3, #0
     4be:	6143      	str	r3, [r0, #20]
#endif
  adc->SCANCTRL     = _ADC_SCANCTRL_RESETVALUE;
     4c0:	6183      	str	r3, [r0, #24]
#if defined(_ADC_SCANCTRLX_MASK)
  adc->SCANCTRLX    = _ADC_SCANCTRLX_RESETVALUE;
     4c2:	61c3      	str	r3, [r0, #28]
#endif
  adc->CTRL         = _ADC_CTRL_RESETVALUE;
     4c4:	22f8      	movs	r2, #248	; 0xf8
     4c6:	0352      	lsls	r2, r2, #13
     4c8:	6002      	str	r2, [r0, #0]
  adc->IEN          = _ADC_IEN_RESETVALUE;
     4ca:	6443      	str	r3, [r0, #68]	; 0x44
  adc->IFC          = _ADC_IFC_MASK;
     4cc:	4a0d      	ldr	r2, [pc, #52]	; (504 <ADC_Reset+0x54>)
     4ce:	6402      	str	r2, [r0, #64]	; 0x40
  adc->BIASPROG     = _ADC_BIASPROG_RESETVALUE;
     4d0:	6303      	str	r3, [r0, #48]	; 0x30
#if defined(_ADC_SCANMASK_MASK)
  adc->SCANMASK     = _ADC_SCANMASK_RESETVALUE;
     4d2:	6203      	str	r3, [r0, #32]
#endif
#if defined(_ADC_SCANINPUTSEL_MASK)
  adc->SCANINPUTSEL = _ADC_SCANINPUTSEL_RESETVALUE;
     4d4:	6243      	str	r3, [r0, #36]	; 0x24
#endif
#if defined(_ADC_SCANNEGSEL_MASK)
  adc->SCANNEGSEL   = _ADC_SCANNEGSEL_RESETVALUE;
     4d6:	4b0c      	ldr	r3, [pc, #48]	; (508 <ADC_Reset+0x58>)
     4d8:	6283      	str	r3, [r0, #40]	; 0x28
#endif

  /* Clear data FIFOs. */
#if defined(_ADC_SINGLEFIFOCLEAR_MASK)
  adc->SINGLEFIFOCLEAR |= ADC_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR;
     4da:	238c      	movs	r3, #140	; 0x8c
     4dc:	58c2      	ldr	r2, [r0, r3]
     4de:	2101      	movs	r1, #1
     4e0:	430a      	orrs	r2, r1
     4e2:	50c2      	str	r2, [r0, r3]
  adc->SCANFIFOCLEAR   |= ADC_SCANFIFOCLEAR_SCANFIFOCLEAR;
     4e4:	2290      	movs	r2, #144	; 0x90
     4e6:	5883      	ldr	r3, [r0, r2]
     4e8:	430b      	orrs	r3, r1
     4ea:	5083      	str	r3, [r0, r2]
#endif

  /* Load calibration values for the 1V25 internal reference. */
  ADC_LoadDevinfoCal(adc, adcRef1V25, false);
     4ec:	2200      	movs	r2, #0
     4ee:	2100      	movs	r1, #0
     4f0:	f7ff fe80 	bl	1f4 <ADC_LoadDevinfoCal>
  ADC_LoadDevinfoCal(adc, adcRef1V25, true);
     4f4:	2201      	movs	r2, #1
     4f6:	2100      	movs	r1, #0
     4f8:	0020      	movs	r0, r4
     4fa:	f7ff fe7b 	bl	1f4 <ADC_LoadDevinfoCal>

#if defined(_ADC_SCANINPUTSEL_MASK)
  /* Do not reset route register, setting should be done independently. */
#endif
}
     4fe:	bd10      	pop	{r4, pc}
     500:	00ffff00 	.word	0x00ffff00
     504:	3f030f00 	.word	0x3f030f00
     508:	000039e4 	.word	0x000039e4

0000050c <ADC_TimebaseCalc>:
 *
 * @return
 *   A timebase value to use for ADC to achieve at least 1 us.
 ******************************************************************************/
uint8_t ADC_TimebaseCalc(uint32_t hfperFreq)
{
     50c:	b510      	push	{r4, lr}
  if (hfperFreq == 0UL) {
     50e:	2800      	cmp	r0, #0
     510:	d008      	beq.n	524 <ADC_TimebaseCalc+0x18>
  if ( hfperFreq > 32000000UL ) {
    hfperFreq = 32000000UL;
  }
#endif
  /* Determine the number of HFPERCLK / HFPERCCLK cycle >= 1 us. */
  hfperFreq += 999999UL;
     512:	4b08      	ldr	r3, [pc, #32]	; (534 <ADC_TimebaseCalc+0x28>)
     514:	469c      	mov	ip, r3
     516:	4460      	add	r0, ip
  hfperFreq /= 1000000UL;
     518:	4907      	ldr	r1, [pc, #28]	; (538 <ADC_TimebaseCalc+0x2c>)
     51a:	f002 ff25 	bl	3368 <__udivsi3>

  /* Return timebase value (N+1 format). */
  return (uint8_t)(hfperFreq - 1UL);
     51e:	3801      	subs	r0, #1
     520:	b2c0      	uxtb	r0, r0
}
     522:	bd10      	pop	{r4, pc}
    hfperFreq = CMU_ClockFreqGet(cmuClock_HFPERC);
     524:	4805      	ldr	r0, [pc, #20]	; (53c <ADC_TimebaseCalc+0x30>)
     526:	f000 fcd1 	bl	ecc <CMU_ClockFreqGet>
    if (hfperFreq == 0UL) {
     52a:	2800      	cmp	r0, #0
     52c:	d1f1      	bne.n	512 <ADC_TimebaseCalc+0x6>
      hfperFreq = 1UL;
     52e:	3001      	adds	r0, #1
     530:	e7ef      	b.n	512 <ADC_TimebaseCalc+0x6>
     532:	46c0      	nop			; (mov r8, r8)
     534:	000f423f 	.word	0x000f423f
     538:	000f4240 	.word	0x000f4240
     53c:	00094160 	.word	0x00094160

00000540 <CAN_GetClockFrequency>:
 *
 * @return
 *   A clock value.
 ******************************************************************************/
uint32_t CAN_GetClockFrequency(CAN_TypeDef *can)
{
     540:	b510      	push	{r4, lr}
#if defined CAN0
  if (can == CAN0) {
     542:	4b05      	ldr	r3, [pc, #20]	; (558 <CAN_GetClockFrequency+0x18>)
     544:	4298      	cmp	r0, r3
     546:	d001      	beq.n	54c <CAN_GetClockFrequency+0xc>
  if (can == CAN1) {
    return CMU_ClockFreqGet(cmuClock_CAN1) / 2;
  }
#endif
  EFM_ASSERT(false);
  return 0;
     548:	2000      	movs	r0, #0
}
     54a:	bd10      	pop	{r4, pc}
    return CMU_ClockFreqGet(cmuClock_CAN0) / 2;
     54c:	4803      	ldr	r0, [pc, #12]	; (55c <CAN_GetClockFrequency+0x1c>)
     54e:	f000 fcbd 	bl	ecc <CMU_ClockFreqGet>
     552:	0840      	lsrs	r0, r0, #1
     554:	e7f9      	b.n	54a <CAN_GetClockFrequency+0xa>
     556:	46c0      	nop			; (mov r8, r8)
     558:	40004000 	.word	0x40004000
     55c:	00043e00 	.word	0x00043e00

00000560 <CAN_SetRoute>:
void CAN_SetRoute(CAN_TypeDef *can,
                  bool active,
                  uint16_t pinRxLoc,
                  uint16_t pinTxLoc)
{
  if (active) {
     560:	2900      	cmp	r1, #0
     562:	d102      	bne.n	56a <CAN_SetRoute+0xa>
    can->ROUTE = CAN_ROUTE_TXPEN
                 | (pinRxLoc << _CAN_ROUTE_RXLOC_SHIFT)
                 | (pinTxLoc << _CAN_ROUTE_TXLOC_SHIFT);
  } else {
    /* Deactivate the ROUTE register */
    can->ROUTE = 0x0;
     564:	2300      	movs	r3, #0
     566:	6503      	str	r3, [r0, #80]	; 0x50
  }
}
     568:	4770      	bx	lr
                 | (pinRxLoc << _CAN_ROUTE_RXLOC_SHIFT)
     56a:	0092      	lsls	r2, r2, #2
                 | (pinTxLoc << _CAN_ROUTE_TXLOC_SHIFT);
     56c:	021b      	lsls	r3, r3, #8
     56e:	4313      	orrs	r3, r2
     570:	2201      	movs	r2, #1
     572:	4313      	orrs	r3, r2
    can->ROUTE = CAN_ROUTE_TXPEN
     574:	6503      	str	r3, [r0, #80]	; 0x50
     576:	e7f7      	b.n	568 <CAN_SetRoute+0x8>

00000578 <CAN_SetBitTiming>:
                      uint32_t bitrate,
                      uint16_t propagationTimeSegment,
                      uint16_t phaseBufferSegment1,
                      uint16_t phaseBufferSegment2,
                      uint16_t synchronisationJumpWidth)
{
     578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     57a:	46ce      	mov	lr, r9
     57c:	4647      	mov	r7, r8
     57e:	b580      	push	{r7, lr}
     580:	0005      	movs	r5, r0
     582:	4688      	mov	r8, r1
     584:	a908      	add	r1, sp, #32
     586:	880f      	ldrh	r7, [r1, #0]
     588:	a909      	add	r1, sp, #36	; 0x24
     58a:	880c      	ldrh	r4, [r1, #0]
             && (synchronisationJumpWidth <= phaseBufferSegment2)
             && (synchronisationJumpWidth > 0));

  /* propagationTimeSegment is counted as part of phaseBufferSegment1 in the
     BITTIMING register. */
  sum = phaseBufferSegment1 + propagationTimeSegment;
     58c:	189e      	adds	r6, r3, r2

  /* Period is the total length of one CAN bit. 1 is the Sync_seg. */
  period = 1 + sum + phaseBufferSegment2;
     58e:	19b9      	adds	r1, r7, r6
     590:	1c4b      	adds	r3, r1, #1
     592:	4699      	mov	r9, r3
  freq = CAN_GetClockFrequency(can);
     594:	f7ff ffd4 	bl	540 <CAN_GetClockFrequency>

  brp = freq / (period * bitrate);
     598:	4641      	mov	r1, r8
     59a:	464b      	mov	r3, r9
     59c:	4359      	muls	r1, r3
     59e:	f002 fee3 	bl	3368 <__udivsi3>
  EFM_ASSERT(brp != 0);

  /* -1 because the hardware reads 'written value + 1'. */
  brp = brp - 1;
     5a2:	3801      	subs	r0, #1

  /* brp is divided between two registers. */
  brpHigh = brp / 64;
     5a4:	0983      	lsrs	r3, r0, #6
     5a6:	4698      	mov	r8, r3
  brpLow = brp % 64;
     5a8:	223f      	movs	r2, #63	; 0x3f
     5aa:	4010      	ands	r0, r2
 * @return
 *   True if the Host Controller can send messages, false otherwise.
 ******************************************************************************/
__STATIC_INLINE bool CAN_IsEnabled(CAN_TypeDef *can)
{
  return (can->CTRL & _CAN_CTRL_INIT_MASK) == 0;
     5ac:	6829      	ldr	r1, [r5, #0]
  EFM_ASSERT(brpHigh <= 15);

  bool enabled = CAN_IsEnabled(can);

  /* Enable access to the bittiming registers. */
  can->CTRL |= CAN_CTRL_CCE | CAN_CTRL_INIT;
     5ae:	682a      	ldr	r2, [r5, #0]
     5b0:	2341      	movs	r3, #65	; 0x41
     5b2:	431a      	orrs	r2, r3
     5b4:	602a      	str	r2, [r5, #0]

  can->BITTIMING = (brpLow << _CAN_BITTIMING_BRP_SHIFT)
                   | ((synchronisationJumpWidth - 1) << _CAN_BITTIMING_SJW_SHIFT)
     5b6:	3c01      	subs	r4, #1
     5b8:	01a4      	lsls	r4, r4, #6
     5ba:	4304      	orrs	r4, r0
                   | ((sum - 1) << _CAN_BITTIMING_TSEG1_SHIFT)
     5bc:	3e01      	subs	r6, #1
     5be:	0236      	lsls	r6, r6, #8
     5c0:	4334      	orrs	r4, r6
                   | ((phaseBufferSegment2 - 1) << _CAN_BITTIMING_TSEG2_SHIFT);
     5c2:	3f01      	subs	r7, #1
     5c4:	033f      	lsls	r7, r7, #12
     5c6:	433c      	orrs	r4, r7
  can->BITTIMING = (brpLow << _CAN_BITTIMING_BRP_SHIFT)
     5c8:	60ec      	str	r4, [r5, #12]
  can->BRPE = brpHigh;
     5ca:	4643      	mov	r3, r8
     5cc:	61ab      	str	r3, [r5, #24]

  if (enabled) {
     5ce:	07cb      	lsls	r3, r1, #31
     5d0:	d507      	bpl.n	5e2 <CAN_SetBitTiming+0x6a>
    can->CTRL &= ~(_CAN_CTRL_CCE_MASK | _CAN_CTRL_INIT_MASK);
  } else {
    can->CTRL &= ~_CAN_CTRL_CCE_MASK;
     5d2:	682b      	ldr	r3, [r5, #0]
     5d4:	2240      	movs	r2, #64	; 0x40
     5d6:	4393      	bics	r3, r2
     5d8:	602b      	str	r3, [r5, #0]
  }
}
     5da:	bc0c      	pop	{r2, r3}
     5dc:	4690      	mov	r8, r2
     5de:	4699      	mov	r9, r3
     5e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    can->CTRL &= ~(_CAN_CTRL_CCE_MASK | _CAN_CTRL_INIT_MASK);
     5e2:	682b      	ldr	r3, [r5, #0]
     5e4:	2241      	movs	r2, #65	; 0x41
     5e6:	4393      	bics	r3, r2
     5e8:	602b      	str	r3, [r5, #0]
     5ea:	e7f6      	b.n	5da <CAN_SetBitTiming+0x62>

000005ec <CAN_SetMode>:
 * @param[in] mode
 *   Mode of operation : Init, Normal, Loopback, SilentLoopback, Silent, Basic.
 ******************************************************************************/
void CAN_SetMode(CAN_TypeDef *can, CAN_Mode_TypeDef mode)
{
  switch (mode) {
     5ec:	2904      	cmp	r1, #4
     5ee:	d80e      	bhi.n	60e <CAN_SetMode+0x22>
     5f0:	0089      	lsls	r1, r1, #2
     5f2:	4b11      	ldr	r3, [pc, #68]	; (638 <CAN_SetMode+0x4c>)
     5f4:	585b      	ldr	r3, [r3, r1]
     5f6:	469f      	mov	pc, r3
    case canModeNormal:
      can->CTRL |= _CAN_CTRL_TEST_MASK;
     5f8:	6803      	ldr	r3, [r0, #0]
     5fa:	2280      	movs	r2, #128	; 0x80
     5fc:	4313      	orrs	r3, r2
     5fe:	6003      	str	r3, [r0, #0]
      can->TEST = _CAN_TEST_RESETVALUE;
     600:	2300      	movs	r3, #0
     602:	6143      	str	r3, [r0, #20]
      can->CTRL &= ~_CAN_CTRL_TEST_MASK;
     604:	6803      	ldr	r3, [r0, #0]
     606:	4393      	bics	r3, r2
     608:	6003      	str	r3, [r0, #0]

      can->CTRL = _CAN_CTRL_EIE_MASK
     60a:	230e      	movs	r3, #14
     60c:	6003      	str	r3, [r0, #0]
      break;

    default:
      break;
  }
}
     60e:	4770      	bx	lr
      can->CTRL = _CAN_CTRL_EIE_MASK
     610:	238e      	movs	r3, #142	; 0x8e
     612:	6003      	str	r3, [r0, #0]
      can->TEST = CAN_TEST_BASIC;
     614:	3b8a      	subs	r3, #138	; 0x8a
     616:	6143      	str	r3, [r0, #20]
      break;
     618:	e7f9      	b.n	60e <CAN_SetMode+0x22>
      can->CTRL = _CAN_CTRL_EIE_MASK
     61a:	238e      	movs	r3, #142	; 0x8e
     61c:	6003      	str	r3, [r0, #0]
      can->TEST = CAN_TEST_LBACK;
     61e:	3b7e      	subs	r3, #126	; 0x7e
     620:	6143      	str	r3, [r0, #20]
      break;
     622:	e7f4      	b.n	60e <CAN_SetMode+0x22>
      can->CTRL = _CAN_CTRL_EIE_MASK
     624:	238e      	movs	r3, #142	; 0x8e
     626:	6003      	str	r3, [r0, #0]
      can->TEST = CAN_TEST_LBACK | CAN_TEST_SILENT;
     628:	3b76      	subs	r3, #118	; 0x76
     62a:	6143      	str	r3, [r0, #20]
      break;
     62c:	e7ef      	b.n	60e <CAN_SetMode+0x22>
      can->CTRL = _CAN_CTRL_EIE_MASK
     62e:	238e      	movs	r3, #142	; 0x8e
     630:	6003      	str	r3, [r0, #0]
      can->TEST = CAN_TEST_SILENT;
     632:	3b86      	subs	r3, #134	; 0x86
     634:	6143      	str	r3, [r0, #20]
}
     636:	e7ea      	b.n	60e <CAN_SetMode+0x22>
     638:	00006028 	.word	0x00006028

0000063c <CAN_Reset>:
 *
 * @param[in] can
 *   A pointer to the CAN peripheral register block.
 ******************************************************************************/
void CAN_Reset(CAN_TypeDef *can)
{
     63c:	b510      	push	{r4, lr}
 *
 ******************************************************************************/
__STATIC_INLINE void CAN_ReadyWait(CAN_TypeDef *can,
                                   uint8_t interface)
{
  while ((_CAN_MIR_CMDREQ_BUSY_MASK & can->MIR[interface].CMDREQ) != 0) {
     63e:	6f83      	ldr	r3, [r0, #120]	; 0x78
     640:	041b      	lsls	r3, r3, #16
     642:	d4fc      	bmi.n	63e <CAN_Reset+0x2>
     644:	2398      	movs	r3, #152	; 0x98
     646:	58c3      	ldr	r3, [r0, r3]
     648:	041b      	lsls	r3, r3, #16
     64a:	d4fb      	bmi.n	644 <CAN_Reset+0x8>
  uint32_t tmp = *addr;
     64c:	6803      	ldr	r3, [r0, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
     64e:	2201      	movs	r2, #1
     650:	4393      	bics	r3, r2
     652:	4313      	orrs	r3, r2
     654:	6003      	str	r3, [r0, #0]
  CAN_ReadyWait(can, 0);
  CAN_ReadyWait(can, 1);

  CAN_Enable(can, false);
  can->STATUS = _CAN_STATUS_RESETVALUE;
     656:	2300      	movs	r3, #0
     658:	6043      	str	r3, [r0, #4]

  can->CTRL |= _CAN_CTRL_CCE_MASK;
     65a:	6801      	ldr	r1, [r0, #0]
     65c:	2440      	movs	r4, #64	; 0x40
     65e:	4321      	orrs	r1, r4
     660:	6001      	str	r1, [r0, #0]
  can->BITTIMING = _CAN_BITTIMING_RESETVALUE;
     662:	4916      	ldr	r1, [pc, #88]	; (6bc <CAN_Reset+0x80>)
     664:	60c1      	str	r1, [r0, #12]
  can->CTRL &= ~_CAN_CTRL_CCE_MASK;
     666:	6801      	ldr	r1, [r0, #0]
     668:	43a1      	bics	r1, r4
     66a:	6001      	str	r1, [r0, #0]

  can->CTRL |= _CAN_CTRL_TEST_MASK;
     66c:	6801      	ldr	r1, [r0, #0]
     66e:	3440      	adds	r4, #64	; 0x40
     670:	4321      	orrs	r1, r4
     672:	6001      	str	r1, [r0, #0]
  can->TEST = _CAN_TEST_RESETVALUE;
     674:	6143      	str	r3, [r0, #20]
  can->CTRL &= ~_CAN_CTRL_TEST_MASK;
     676:	6801      	ldr	r1, [r0, #0]
     678:	43a1      	bics	r1, r4
     67a:	6001      	str	r1, [r0, #0]

  can->BRPE = _CAN_BRPE_RESETVALUE;
     67c:	6183      	str	r3, [r0, #24]
  can->CONFIG = _CAN_CONFIG_RESETVALUE;
     67e:	62c3      	str	r3, [r0, #44]	; 0x2c
  can->IF0IFS = _CAN_IF0IFS_RESETVALUE;
     680:	6343      	str	r3, [r0, #52]	; 0x34
  can->IF0IFC = _CAN_IF0IFC_RESETVALUE;
     682:	6383      	str	r3, [r0, #56]	; 0x38
  can->IF0IEN = _CAN_IF0IEN_RESETVALUE;
     684:	2101      	movs	r1, #1
     686:	4249      	negs	r1, r1
     688:	63c1      	str	r1, [r0, #60]	; 0x3c
  can->IF1IFS = _CAN_IF1IF_RESETVALUE;
     68a:	6443      	str	r3, [r0, #68]	; 0x44
  can->IF1IFC = _CAN_IF1IFC_RESETVALUE;
     68c:	6483      	str	r3, [r0, #72]	; 0x48
  can->IF1IEN = _CAN_IF1IEN_RESETVALUE;
     68e:	64c2      	str	r2, [r0, #76]	; 0x4c
  can->ROUTE = _CAN_ROUTE_RESETVALUE;
     690:	6503      	str	r3, [r0, #80]	; 0x50

  for (int i = 0; i < 2; i++) {
     692:	2200      	movs	r2, #0
     694:	e00f      	b.n	6b6 <CAN_Reset+0x7a>
    can->MIR[i].CMDMASK = _CAN_MIR_CMDMASK_RESETVALUE;
     696:	1cd3      	adds	r3, r2, #3
     698:	015b      	lsls	r3, r3, #5
     69a:	2100      	movs	r1, #0
     69c:	5019      	str	r1, [r3, r0]
    can->MIR[i].MASK = _CAN_MIR_MASK_RESETVALUE;
     69e:	18c3      	adds	r3, r0, r3
     6a0:	4c07      	ldr	r4, [pc, #28]	; (6c0 <CAN_Reset+0x84>)
     6a2:	605c      	str	r4, [r3, #4]
    can->MIR[i].ARB = _CAN_MIR_ARB_RESETVALUE;
     6a4:	0153      	lsls	r3, r2, #5
     6a6:	18c3      	adds	r3, r0, r3
     6a8:	6699      	str	r1, [r3, #104]	; 0x68
    can->MIR[i].CTRL = _CAN_MIR_CTRL_RESETVALUE;
     6aa:	66d9      	str	r1, [r3, #108]	; 0x6c
    can->MIR[i].DATAL = _CAN_MIR_DATAL_RESETVALUE;
     6ac:	6719      	str	r1, [r3, #112]	; 0x70
    can->MIR[i].DATAH = _CAN_MIR_DATAH_RESETVALUE;
     6ae:	6759      	str	r1, [r3, #116]	; 0x74
    can->MIR[i].CMDREQ = _CAN_MIR_CMDREQ_RESETVALUE;
     6b0:	3101      	adds	r1, #1
     6b2:	6799      	str	r1, [r3, #120]	; 0x78
  for (int i = 0; i < 2; i++) {
     6b4:	3201      	adds	r2, #1
     6b6:	2a01      	cmp	r2, #1
     6b8:	dded      	ble.n	696 <CAN_Reset+0x5a>
  }
}
     6ba:	bd10      	pop	{r4, pc}
     6bc:	00002301 	.word	0x00002301
     6c0:	dfffffff 	.word	0xdfffffff

000006c4 <CAN_WriteData>:
 *   A Message Object.
 ******************************************************************************/
void CAN_WriteData(CAN_TypeDef *can,
                   uint8_t interface,
                   const CAN_MessageObject_TypeDef *message)
{
     6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6c6:	b083      	sub	sp, #12
     6c8:	0005      	movs	r5, r0
     6ca:	000c      	movs	r4, r1
     6cc:	0016      	movs	r6, r2
  uint32_t tmp;
  uint8_t data[8] = { 0 };
     6ce:	2208      	movs	r2, #8
     6d0:	2100      	movs	r1, #0
     6d2:	4668      	mov	r0, sp
     6d4:	f005 fc91 	bl	5ffa <memset>
  size_t length = SL_MIN(8, message->dlc);
     6d8:	7a31      	ldrb	r1, [r6, #8]
     6da:	2908      	cmp	r1, #8
     6dc:	dd00      	ble.n	6e0 <CAN_WriteData+0x1c>
     6de:	2108      	movs	r1, #8
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     6e0:	0020      	movs	r0, r4

  for (size_t i = 0; i < length; i++) {
     6e2:	2300      	movs	r3, #0
     6e4:	e004      	b.n	6f0 <CAN_WriteData+0x2c>
    data[i] = message->data[i];
     6e6:	18f2      	adds	r2, r6, r3
     6e8:	7a52      	ldrb	r2, [r2, #9]
     6ea:	466f      	mov	r7, sp
     6ec:	54fa      	strb	r2, [r7, r3]
  for (size_t i = 0; i < length; i++) {
     6ee:	3301      	adds	r3, #1
     6f0:	428b      	cmp	r3, r1
     6f2:	d3f8      	bcc.n	6e6 <CAN_WriteData+0x22>
     6f4:	0143      	lsls	r3, r0, #5
     6f6:	18eb      	adds	r3, r5, r3
     6f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     6fa:	041b      	lsls	r3, r3, #16
     6fc:	d4fa      	bmi.n	6f4 <CAN_WriteData+0x30>
  }

  CAN_ReadyWait(can, interface);

  tmp = data[0];
     6fe:	466b      	mov	r3, sp
     700:	781b      	ldrb	r3, [r3, #0]
  tmp |= data[1] << 8;
     702:	466a      	mov	r2, sp
     704:	7852      	ldrb	r2, [r2, #1]
     706:	0212      	lsls	r2, r2, #8
     708:	431a      	orrs	r2, r3
  tmp |= data[2] << 16;
     70a:	466b      	mov	r3, sp
     70c:	789b      	ldrb	r3, [r3, #2]
     70e:	041b      	lsls	r3, r3, #16
     710:	431a      	orrs	r2, r3
  tmp |= data[3] << 24;
     712:	466b      	mov	r3, sp
     714:	78db      	ldrb	r3, [r3, #3]
     716:	061b      	lsls	r3, r3, #24
     718:	4313      	orrs	r3, r2
  mir->DATAL = tmp;
     71a:	0164      	lsls	r4, r4, #5
     71c:	192d      	adds	r5, r5, r4
     71e:	672b      	str	r3, [r5, #112]	; 0x70

  tmp = data[4];
     720:	466b      	mov	r3, sp
     722:	791b      	ldrb	r3, [r3, #4]
  tmp |= data[5] << 8;
     724:	466a      	mov	r2, sp
     726:	7952      	ldrb	r2, [r2, #5]
     728:	0212      	lsls	r2, r2, #8
     72a:	431a      	orrs	r2, r3
  tmp |= data[6] << 16;
     72c:	466b      	mov	r3, sp
     72e:	799b      	ldrb	r3, [r3, #6]
     730:	041b      	lsls	r3, r3, #16
     732:	431a      	orrs	r2, r3
  tmp |= data[7] << 24;
     734:	466b      	mov	r3, sp
     736:	79db      	ldrb	r3, [r3, #7]
     738:	061b      	lsls	r3, r3, #24
     73a:	4313      	orrs	r3, r2
  mir->DATAH = tmp;
     73c:	676b      	str	r3, [r5, #116]	; 0x74
}
     73e:	b003      	add	sp, #12
     740:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000742 <CAN_SendRequest>:
 ******************************************************************************/
void CAN_SendRequest(CAN_TypeDef *can,
                     uint8_t interface,
                     uint8_t msgNum,
                     bool wait)
{
     742:	b530      	push	{r4, r5, lr}
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     744:	000d      	movs	r5, r1
     746:	016c      	lsls	r4, r5, #5
     748:	1904      	adds	r4, r0, r4
     74a:	6fa4      	ldr	r4, [r4, #120]	; 0x78
     74c:	0424      	lsls	r4, r4, #16
     74e:	d4fa      	bmi.n	746 <CAN_SendRequest+0x4>

  /* Make sure the MIRx registers aren't busy. */
  CAN_ReadyWait(can, interface);

  /* Write msgNum to the CMDREQ register. */
  mir->CMDREQ = msgNum << _CAN_MIR_CMDREQ_MSGNUM_SHIFT;
     750:	0149      	lsls	r1, r1, #5
     752:	1841      	adds	r1, r0, r1
     754:	678a      	str	r2, [r1, #120]	; 0x78

  if (wait) {
     756:	2b00      	cmp	r3, #0
     758:	d004      	beq.n	764 <CAN_SendRequest+0x22>
     75a:	016b      	lsls	r3, r5, #5
     75c:	18c3      	adds	r3, r0, r3
     75e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     760:	041b      	lsls	r3, r3, #16
     762:	d4fa      	bmi.n	75a <CAN_SendRequest+0x18>
    CAN_ReadyWait(can, interface);
  }
}
     764:	bd30      	pop	{r4, r5, pc}
	...

00000768 <CAN_SetIdAndFilter>:
{
     768:	b5f0      	push	{r4, r5, r6, r7, lr}
     76a:	46d6      	mov	lr, sl
     76c:	464f      	mov	r7, r9
     76e:	4646      	mov	r6, r8
     770:	b5c0      	push	{r6, r7, lr}
     772:	0004      	movs	r4, r0
     774:	000d      	movs	r5, r1
     776:	4691      	mov	r9, r2
     778:	001e      	movs	r6, r3
     77a:	ab08      	add	r3, sp, #32
     77c:	781b      	ldrb	r3, [r3, #0]
     77e:	4698      	mov	r8, r3
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     780:	000a      	movs	r2, r1
     782:	0153      	lsls	r3, r2, #5
     784:	18e3      	adds	r3, r4, r3
     786:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     788:	041b      	lsls	r3, r3, #16
     78a:	d4fa      	bmi.n	782 <CAN_SetIdAndFilter+0x1a>
  mir->CMDMASK = CAN_MIR_CMDMASK_WRRD_READ
     78c:	1cef      	adds	r7, r5, #3
     78e:	017f      	lsls	r7, r7, #5
     790:	2330      	movs	r3, #48	; 0x30
     792:	513b      	str	r3, [r7, r4]
  CAN_SendRequest(can, interface, message->msgNum, true);
     794:	7832      	ldrb	r2, [r6, #0]
     796:	3b2f      	subs	r3, #47	; 0x2f
     798:	0029      	movs	r1, r5
     79a:	0020      	movs	r0, r4
     79c:	f7ff ffd1 	bl	742 <CAN_SendRequest>
  mir->CMDMASK |= CAN_MIR_CMDMASK_WRRD_WRITE;
     7a0:	593b      	ldr	r3, [r7, r4]
     7a2:	2280      	movs	r2, #128	; 0x80
     7a4:	4313      	orrs	r3, r2
     7a6:	513b      	str	r3, [r7, r4]
  mir->ARB &= ~(0x1U << _CAN_MIR_ARB_MSGVAL_SHIFT);
     7a8:	016b      	lsls	r3, r5, #5
     7aa:	469a      	mov	sl, r3
     7ac:	44a2      	add	sl, r4
     7ae:	4653      	mov	r3, sl
     7b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
     7b2:	005b      	lsls	r3, r3, #1
     7b4:	085b      	lsrs	r3, r3, #1
     7b6:	4652      	mov	r2, sl
     7b8:	6693      	str	r3, [r2, #104]	; 0x68
  CAN_SendRequest(can, interface, message->msgNum, true);
     7ba:	7832      	ldrb	r2, [r6, #0]
     7bc:	2301      	movs	r3, #1
     7be:	0029      	movs	r1, r5
     7c0:	0020      	movs	r0, r4
     7c2:	f7ff ffbe 	bl	742 <CAN_SendRequest>
  mir->CMDMASK |= CAN_MIR_CMDMASK_MASKACC;
     7c6:	593b      	ldr	r3, [r7, r4]
     7c8:	2240      	movs	r2, #64	; 0x40
     7ca:	4313      	orrs	r3, r2
     7cc:	513b      	str	r3, [r7, r4]
  uint32_t tmp = *addr;
     7ce:	4653      	mov	r3, sl
     7d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
     7d2:	4a25      	ldr	r2, [pc, #148]	; (868 <CAN_SetIdAndFilter+0x100>)
     7d4:	4013      	ands	r3, r2
     7d6:	464a      	mov	r2, r9
     7d8:	0317      	lsls	r7, r2, #12
     7da:	431f      	orrs	r7, r3
     7dc:	4653      	mov	r3, sl
     7de:	66df      	str	r7, [r3, #108]	; 0x6c
  if (message->extended) {
     7e0:	7873      	ldrb	r3, [r6, #1]
     7e2:	2b00      	cmp	r3, #0
     7e4:	d02a      	beq.n	83c <CAN_SetIdAndFilter+0xd4>
    mir->ARB = (mir->ARB & ~_CAN_MIR_ARB_ID_MASK)
     7e6:	4652      	mov	r2, sl
     7e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
     7ea:	0f5b      	lsrs	r3, r3, #29
     7ec:	075b      	lsls	r3, r3, #29
               | (message->id << _CAN_MIR_ARB_ID_SHIFT)
     7ee:	6871      	ldr	r1, [r6, #4]
     7f0:	4319      	orrs	r1, r3
               | CAN_MIR_ARB_XTD_EXT;
     7f2:	23c0      	movs	r3, #192	; 0xc0
     7f4:	061b      	lsls	r3, r3, #24
     7f6:	430b      	orrs	r3, r1
    mir->ARB = (mir->ARB & ~_CAN_MIR_ARB_ID_MASK)
     7f8:	6693      	str	r3, [r2, #104]	; 0x68
  if (message->extendedMask) {
     7fa:	7e33      	ldrb	r3, [r6, #24]
     7fc:	2b00      	cmp	r3, #0
     7fe:	d12a      	bne.n	856 <CAN_SetIdAndFilter+0xee>
    mir->MASK = (message->mask << _CAN_MIR_MASK_STD_SHIFT)
     800:	6973      	ldr	r3, [r6, #20]
     802:	049a      	lsls	r2, r3, #18
                & _CAN_MIR_ARB_STD_ID_MASK;
     804:	4b19      	ldr	r3, [pc, #100]	; (86c <CAN_SetIdAndFilter+0x104>)
     806:	401a      	ands	r2, r3
    mir->MASK = (message->mask << _CAN_MIR_MASK_STD_SHIFT)
     808:	1ceb      	adds	r3, r5, #3
     80a:	015b      	lsls	r3, r3, #5
     80c:	18e3      	adds	r3, r4, r3
     80e:	605a      	str	r2, [r3, #4]
  mir->MASK |= (message->extendedMask << _CAN_MIR_MASK_MXTD_SHIFT)
     810:	1ceb      	adds	r3, r5, #3
     812:	015b      	lsls	r3, r3, #5
     814:	18e3      	adds	r3, r4, r3
     816:	6859      	ldr	r1, [r3, #4]
     818:	7e32      	ldrb	r2, [r6, #24]
     81a:	07d2      	lsls	r2, r2, #31
               | (message->directionMask << _CAN_MIR_MASK_MDIR_SHIFT);
     81c:	7e70      	ldrb	r0, [r6, #25]
     81e:	0780      	lsls	r0, r0, #30
     820:	4302      	orrs	r2, r0
  mir->MASK |= (message->extendedMask << _CAN_MIR_MASK_MXTD_SHIFT)
     822:	430a      	orrs	r2, r1
     824:	605a      	str	r2, [r3, #4]
  CAN_SendRequest(can, interface, message->msgNum, wait);
     826:	7832      	ldrb	r2, [r6, #0]
     828:	4643      	mov	r3, r8
     82a:	0029      	movs	r1, r5
     82c:	0020      	movs	r0, r4
     82e:	f7ff ff88 	bl	742 <CAN_SendRequest>
}
     832:	bc1c      	pop	{r2, r3, r4}
     834:	4690      	mov	r8, r2
     836:	4699      	mov	r9, r3
     838:	46a2      	mov	sl, r4
     83a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_ID_MASK | CAN_MIR_ARB_XTD_STD))
     83c:	016a      	lsls	r2, r5, #5
     83e:	18a2      	adds	r2, r4, r2
     840:	6e93      	ldr	r3, [r2, #104]	; 0x68
     842:	0f5b      	lsrs	r3, r3, #29
     844:	075b      	lsls	r3, r3, #29
               | (message->id << _CAN_MIR_ARB_STD_ID_SHIFT)
     846:	6871      	ldr	r1, [r6, #4]
     848:	0489      	lsls	r1, r1, #18
     84a:	430b      	orrs	r3, r1
               | (0x1UL << _CAN_MIR_ARB_MSGVAL_SHIFT);
     84c:	2180      	movs	r1, #128	; 0x80
     84e:	0609      	lsls	r1, r1, #24
     850:	430b      	orrs	r3, r1
    mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_ID_MASK | CAN_MIR_ARB_XTD_STD))
     852:	6693      	str	r3, [r2, #104]	; 0x68
     854:	e7d1      	b.n	7fa <CAN_SetIdAndFilter+0x92>
                & _CAN_MIR_MASK_MASK_MASK;
     856:	6973      	ldr	r3, [r6, #20]
     858:	00da      	lsls	r2, r3, #3
     85a:	08d2      	lsrs	r2, r2, #3
    mir->MASK = (message->mask << _CAN_MIR_MASK_MASK_SHIFT)
     85c:	1ceb      	adds	r3, r5, #3
     85e:	015b      	lsls	r3, r3, #5
     860:	18e3      	adds	r3, r4, r3
     862:	605a      	str	r2, [r3, #4]
     864:	e7d4      	b.n	810 <CAN_SetIdAndFilter+0xa8>
     866:	46c0      	nop			; (mov r8, r8)
     868:	ffffefff 	.word	0xffffefff
     86c:	1ffc0000 	.word	0x1ffc0000

00000870 <CAN_ConfigureMessageObject>:
{
     870:	b5f0      	push	{r4, r5, r6, r7, lr}
     872:	46de      	mov	lr, fp
     874:	4657      	mov	r7, sl
     876:	464e      	mov	r6, r9
     878:	4645      	mov	r5, r8
     87a:	b5e0      	push	{r5, r6, r7, lr}
     87c:	b083      	sub	sp, #12
     87e:	0004      	movs	r4, r0
     880:	000d      	movs	r5, r1
     882:	9201      	str	r2, [sp, #4]
     884:	469a      	mov	sl, r3
     886:	ab0c      	add	r3, sp, #48	; 0x30
     888:	781b      	ldrb	r3, [r3, #0]
     88a:	4699      	mov	r9, r3
     88c:	ab0d      	add	r3, sp, #52	; 0x34
     88e:	781e      	ldrb	r6, [r3, #0]
     890:	ab0e      	add	r3, sp, #56	; 0x38
     892:	781b      	ldrb	r3, [r3, #0]
     894:	4698      	mov	r8, r3
     896:	ab0f      	add	r3, sp, #60	; 0x3c
     898:	781b      	ldrb	r3, [r3, #0]
     89a:	469b      	mov	fp, r3
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     89c:	000a      	movs	r2, r1
     89e:	0153      	lsls	r3, r2, #5
     8a0:	18e3      	adds	r3, r4, r3
     8a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     8a4:	041b      	lsls	r3, r3, #16
     8a6:	d4fa      	bmi.n	89e <CAN_ConfigureMessageObject+0x2e>
  mir->CMDMASK = CAN_MIR_CMDMASK_WRRD_READ
     8a8:	1cef      	adds	r7, r5, #3
     8aa:	017f      	lsls	r7, r7, #5
     8ac:	2330      	movs	r3, #48	; 0x30
     8ae:	513b      	str	r3, [r7, r4]
  CAN_SendRequest(can, interface, msgNum, true);
     8b0:	3b2f      	subs	r3, #47	; 0x2f
     8b2:	9a01      	ldr	r2, [sp, #4]
     8b4:	0029      	movs	r1, r5
     8b6:	0020      	movs	r0, r4
     8b8:	f7ff ff43 	bl	742 <CAN_SendRequest>
  mir->CMDMASK |= CAN_MIR_CMDMASK_WRRD_WRITE;
     8bc:	593b      	ldr	r3, [r7, r4]
     8be:	2280      	movs	r2, #128	; 0x80
     8c0:	4313      	orrs	r3, r2
     8c2:	513b      	str	r3, [r7, r4]
  mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_DIR_MASK | _CAN_MIR_ARB_MSGVAL_MASK))
     8c4:	016a      	lsls	r2, r5, #5
     8c6:	18a2      	adds	r2, r4, r2
     8c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
     8ca:	490f      	ldr	r1, [pc, #60]	; (908 <CAN_ConfigureMessageObject+0x98>)
     8cc:	400b      	ands	r3, r1
             | (valid << _CAN_MIR_ARB_MSGVAL_SHIFT)
     8ce:	4651      	mov	r1, sl
     8d0:	07c9      	lsls	r1, r1, #31
     8d2:	430b      	orrs	r3, r1
             | (tx << _CAN_MIR_ARB_DIR_SHIFT);
     8d4:	4649      	mov	r1, r9
     8d6:	0749      	lsls	r1, r1, #29
     8d8:	430b      	orrs	r3, r1
  mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_DIR_MASK | _CAN_MIR_ARB_MSGVAL_MASK))
     8da:	6693      	str	r3, [r2, #104]	; 0x68
  mir->CTRL = (endOfBuffer << _CAN_MIR_CTRL_EOB_SHIFT)
     8dc:	4643      	mov	r3, r8
     8de:	01db      	lsls	r3, r3, #7
              | (remoteTransfer << _CAN_MIR_CTRL_RMTEN_SHIFT);
     8e0:	0276      	lsls	r6, r6, #9
     8e2:	431e      	orrs	r6, r3
     8e4:	23c0      	movs	r3, #192	; 0xc0
     8e6:	011b      	lsls	r3, r3, #4
     8e8:	431e      	orrs	r6, r3
  mir->CTRL = (endOfBuffer << _CAN_MIR_CTRL_EOB_SHIFT)
     8ea:	66d6      	str	r6, [r2, #108]	; 0x6c
  CAN_SendRequest(can, interface, msgNum, wait);
     8ec:	465b      	mov	r3, fp
     8ee:	9a01      	ldr	r2, [sp, #4]
     8f0:	0029      	movs	r1, r5
     8f2:	0020      	movs	r0, r4
     8f4:	f7ff ff25 	bl	742 <CAN_SendRequest>
}
     8f8:	b003      	add	sp, #12
     8fa:	bc3c      	pop	{r2, r3, r4, r5}
     8fc:	4690      	mov	r8, r2
     8fe:	4699      	mov	r9, r3
     900:	46a2      	mov	sl, r4
     902:	46ab      	mov	fp, r5
     904:	bdf0      	pop	{r4, r5, r6, r7, pc}
     906:	46c0      	nop			; (mov r8, r8)
     908:	5fffffff 	.word	0x5fffffff

0000090c <CAN_SendMessage>:
{
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
     90e:	46c6      	mov	lr, r8
     910:	b500      	push	{lr}
     912:	b082      	sub	sp, #8
     914:	0004      	movs	r4, r0
     916:	000e      	movs	r6, r1
     918:	0017      	movs	r7, r2
     91a:	9301      	str	r3, [sp, #4]
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     91c:	000a      	movs	r2, r1
     91e:	0153      	lsls	r3, r2, #5
     920:	18e3      	adds	r3, r4, r3
     922:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     924:	041b      	lsls	r3, r3, #16
     926:	d4fa      	bmi.n	91e <CAN_SendMessage+0x12>
  *(volatile uint32_t *)aliasAddr = mask;
     928:	2207      	movs	r2, #7
     92a:	4b3a      	ldr	r3, [pc, #232]	; (a14 <CAN_SendMessage+0x108>)
     92c:	18e3      	adds	r3, r4, r3
     92e:	601a      	str	r2, [r3, #0]
  uint32_t aliasAddr = PER_BITSET_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
     930:	4b39      	ldr	r3, [pc, #228]	; (a18 <CAN_SendMessage+0x10c>)
     932:	18e3      	adds	r3, r4, r3
  *(volatile uint32_t *)aliasAddr = mask;
     934:	601a      	str	r2, [r3, #0]
  mir->CMDMASK = CAN_MIR_CMDMASK_WRRD_READ
     936:	1cf3      	adds	r3, r6, #3
     938:	015b      	lsls	r3, r3, #5
     93a:	4698      	mov	r8, r3
     93c:	2330      	movs	r3, #48	; 0x30
     93e:	4642      	mov	r2, r8
     940:	5113      	str	r3, [r2, r4]
  CAN_SendRequest(can, interface, message->msgNum, true);
     942:	783a      	ldrb	r2, [r7, #0]
     944:	3b2f      	subs	r3, #47	; 0x2f
     946:	0031      	movs	r1, r6
     948:	0020      	movs	r0, r4
     94a:	f7ff fefa 	bl	742 <CAN_SendRequest>
  mir->CMDMASK |= CAN_MIR_CMDMASK_WRRD_WRITE;
     94e:	4643      	mov	r3, r8
     950:	591b      	ldr	r3, [r3, r4]
     952:	2280      	movs	r2, #128	; 0x80
     954:	4313      	orrs	r3, r2
     956:	4642      	mov	r2, r8
     958:	5113      	str	r3, [r2, r4]
  mir->ARB &= ~(0x1UL << _CAN_MIR_ARB_MSGVAL_SHIFT);
     95a:	0175      	lsls	r5, r6, #5
     95c:	1965      	adds	r5, r4, r5
     95e:	6eab      	ldr	r3, [r5, #104]	; 0x68
     960:	005b      	lsls	r3, r3, #1
     962:	085b      	lsrs	r3, r3, #1
     964:	66ab      	str	r3, [r5, #104]	; 0x68
  CAN_SendRequest(can, interface, message->msgNum, true);
     966:	783a      	ldrb	r2, [r7, #0]
     968:	2301      	movs	r3, #1
     96a:	0031      	movs	r1, r6
     96c:	0020      	movs	r0, r4
     96e:	f7ff fee8 	bl	742 <CAN_SendRequest>
  mir->CMDMASK |= CAN_MIR_CMDMASK_DATAA
     972:	4643      	mov	r3, r8
     974:	591b      	ldr	r3, [r3, r4]
     976:	2203      	movs	r2, #3
     978:	4313      	orrs	r3, r2
     97a:	4642      	mov	r2, r8
     97c:	5113      	str	r3, [r2, r4]
  if ( ((mir->CTRL & _CAN_MIR_CTRL_RMTEN_MASK) == 0)
     97e:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
     980:	059b      	lsls	r3, r3, #22
     982:	d502      	bpl.n	98a <CAN_SendMessage+0x7e>
       || ((mir->ARB & _CAN_MIR_ARB_DIR_MASK) == _CAN_MIR_ARB_DIR_RX)) {
     984:	6eab      	ldr	r3, [r5, #104]	; 0x68
     986:	009b      	lsls	r3, r3, #2
     988:	d410      	bmi.n	9ac <CAN_SendMessage+0xa0>
    mir->CTRL |= CAN_MIR_CTRL_TXRQST;
     98a:	0173      	lsls	r3, r6, #5
     98c:	18e3      	adds	r3, r4, r3
     98e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
     990:	2280      	movs	r2, #128	; 0x80
     992:	0052      	lsls	r2, r2, #1
     994:	430a      	orrs	r2, r1
     996:	66da      	str	r2, [r3, #108]	; 0x6c
    if ((mir->CTRL & _CAN_MIR_CTRL_RMTEN_MASK) == 0) {
     998:	6edb      	ldr	r3, [r3, #108]	; 0x6c
     99a:	059b      	lsls	r3, r3, #22
     99c:	d406      	bmi.n	9ac <CAN_SendMessage+0xa0>
      mir->CTRL |= CAN_MIR_CTRL_DATAVALID;
     99e:	0173      	lsls	r3, r6, #5
     9a0:	18e3      	adds	r3, r4, r3
     9a2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
     9a4:	2280      	movs	r2, #128	; 0x80
     9a6:	0212      	lsls	r2, r2, #8
     9a8:	430a      	orrs	r2, r1
     9aa:	66da      	str	r2, [r3, #108]	; 0x6c
  mir->CTRL = (mir->CTRL & ~_CAN_MIR_CTRL_DLC_MASK)
     9ac:	0172      	lsls	r2, r6, #5
     9ae:	18a2      	adds	r2, r4, r2
     9b0:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
     9b2:	210f      	movs	r1, #15
     9b4:	438b      	bics	r3, r1
              | message->dlc;
     9b6:	7a39      	ldrb	r1, [r7, #8]
     9b8:	430b      	orrs	r3, r1
  mir->CTRL = (mir->CTRL & ~_CAN_MIR_CTRL_DLC_MASK)
     9ba:	66d3      	str	r3, [r2, #108]	; 0x6c
  if (message->extended) {
     9bc:	787b      	ldrb	r3, [r7, #1]
     9be:	2b00      	cmp	r3, #0
     9c0:	d11b      	bne.n	9fa <CAN_SendMessage+0xee>
    mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_ID_MASK | _CAN_MIR_ARB_XTD_MASK))
     9c2:	0172      	lsls	r2, r6, #5
     9c4:	18a2      	adds	r2, r4, r2
     9c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
               | (0x1UL << _CAN_MIR_ARB_MSGVAL_SHIFT)
     9c8:	2180      	movs	r1, #128	; 0x80
     9ca:	0589      	lsls	r1, r1, #22
     9cc:	400b      	ands	r3, r1
               | (message->id << _CAN_MIR_ARB_STD_ID_SHIFT)
     9ce:	6879      	ldr	r1, [r7, #4]
     9d0:	0489      	lsls	r1, r1, #18
     9d2:	430b      	orrs	r3, r1
               | CAN_MIR_ARB_XTD_STD;
     9d4:	2180      	movs	r1, #128	; 0x80
     9d6:	0609      	lsls	r1, r1, #24
     9d8:	430b      	orrs	r3, r1
    mir->ARB = (mir->ARB & ~(_CAN_MIR_ARB_ID_MASK | _CAN_MIR_ARB_XTD_MASK))
     9da:	6693      	str	r3, [r2, #104]	; 0x68
  CAN_WriteData(can, interface, message);
     9dc:	003a      	movs	r2, r7
     9de:	0031      	movs	r1, r6
     9e0:	0020      	movs	r0, r4
     9e2:	f7ff fe6f 	bl	6c4 <CAN_WriteData>
  CAN_SendRequest(can, interface, message->msgNum, wait);
     9e6:	783a      	ldrb	r2, [r7, #0]
     9e8:	9b01      	ldr	r3, [sp, #4]
     9ea:	0031      	movs	r1, r6
     9ec:	0020      	movs	r0, r4
     9ee:	f7ff fea8 	bl	742 <CAN_SendRequest>
}
     9f2:	b002      	add	sp, #8
     9f4:	bc04      	pop	{r2}
     9f6:	4690      	mov	r8, r2
     9f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mir->ARB = (mir->ARB & ~_CAN_MIR_ARB_ID_MASK)
     9fa:	0172      	lsls	r2, r6, #5
     9fc:	18a2      	adds	r2, r4, r2
     9fe:	6e93      	ldr	r3, [r2, #104]	; 0x68
     a00:	0f5b      	lsrs	r3, r3, #29
     a02:	075b      	lsls	r3, r3, #29
               | (message->id << _CAN_MIR_ARB_ID_SHIFT)
     a04:	6879      	ldr	r1, [r7, #4]
     a06:	4319      	orrs	r1, r3
               | CAN_MIR_ARB_XTD_EXT;
     a08:	23c0      	movs	r3, #192	; 0xc0
     a0a:	061b      	lsls	r3, r3, #24
     a0c:	430b      	orrs	r3, r1
    mir->ARB = (mir->ARB & ~_CAN_MIR_ARB_ID_MASK)
     a0e:	6693      	str	r3, [r2, #104]	; 0x68
     a10:	e7e4      	b.n	9dc <CAN_SendMessage+0xd0>
     a12:	46c0      	nop			; (mov r8, r8)
     a14:	04000004 	.word	0x04000004
     a18:	06000004 	.word	0x06000004

00000a1c <CAN_ReadMessage>:
{
     a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a1e:	0004      	movs	r4, r0
     a20:	000e      	movs	r6, r1
     a22:	0015      	movs	r5, r2
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     a24:	000a      	movs	r2, r1
     a26:	0153      	lsls	r3, r2, #5
     a28:	18e3      	adds	r3, r4, r3
     a2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     a2c:	041b      	lsls	r3, r3, #16
     a2e:	d4fa      	bmi.n	a26 <CAN_ReadMessage+0xa>
  mir->CMDMASK = CAN_MIR_CMDMASK_WRRD_READ
     a30:	1cf3      	adds	r3, r6, #3
     a32:	015b      	lsls	r3, r3, #5
     a34:	227f      	movs	r2, #127	; 0x7f
     a36:	511a      	str	r2, [r3, r4]
  CAN_SendRequest(can, interface, message->msgNum, true);
     a38:	782a      	ldrb	r2, [r5, #0]
     a3a:	2301      	movs	r3, #1
     a3c:	0031      	movs	r1, r6
     a3e:	0020      	movs	r0, r4
     a40:	f7ff fe7f 	bl	742 <CAN_SendRequest>
  if ((mir->CTRL & CAN_MIR_CTRL_DATAVALID) == 0) {
     a44:	0173      	lsls	r3, r6, #5
     a46:	18e3      	adds	r3, r4, r3
     a48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
     a4a:	041b      	lsls	r3, r3, #16
     a4c:	d538      	bpl.n	ac0 <CAN_ReadMessage+0xa4>
  message->dlc = ((mir->CTRL & _CAN_MIR_CTRL_DLC_MASK) >> _CAN_MIR_CTRL_DLC_SHIFT);
     a4e:	0173      	lsls	r3, r6, #5
     a50:	18e3      	adds	r3, r4, r3
     a52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
     a54:	220f      	movs	r2, #15
     a56:	4013      	ands	r3, r2
     a58:	722b      	strb	r3, [r5, #8]
  if (message->extended) {
     a5a:	786a      	ldrb	r2, [r5, #1]
     a5c:	2a00      	cmp	r2, #0
     a5e:	d00a      	beq.n	a76 <CAN_ReadMessage+0x5a>
    message->id = (mir->ARB & _CAN_MIR_ARB_ID_MASK);
     a60:	0172      	lsls	r2, r6, #5
     a62:	18a2      	adds	r2, r4, r2
     a64:	6e92      	ldr	r2, [r2, #104]	; 0x68
     a66:	00d2      	lsls	r2, r2, #3
     a68:	08d2      	lsrs	r2, r2, #3
     a6a:	606a      	str	r2, [r5, #4]
  buffer = mir->DATAL;
     a6c:	0172      	lsls	r2, r6, #5
     a6e:	18a2      	adds	r2, r4, r2
     a70:	6f11      	ldr	r1, [r2, #112]	; 0x70
  for (i = 0; i < SL_MIN(message->dlc, 4U); ++i) {
     a72:	2200      	movs	r2, #0
     a74:	e00d      	b.n	a92 <CAN_ReadMessage+0x76>
    message->id = ((mir->ARB & _CAN_MIR_ARB_STD_ID_MASK) >> _CAN_MIR_ARB_STD_ID_SHIFT);
     a76:	0172      	lsls	r2, r6, #5
     a78:	18a2      	adds	r2, r4, r2
     a7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
     a7c:	0c92      	lsrs	r2, r2, #18
     a7e:	0552      	lsls	r2, r2, #21
     a80:	0d52      	lsrs	r2, r2, #21
     a82:	606a      	str	r2, [r5, #4]
     a84:	e7f2      	b.n	a6c <CAN_ReadMessage+0x50>
  for (i = 0; i < SL_MIN(message->dlc, 4U); ++i) {
     a86:	42ba      	cmp	r2, r7
     a88:	d209      	bcs.n	a9e <CAN_ReadMessage+0x82>
    message->data[i] = buffer & 0xFF;
     a8a:	18a8      	adds	r0, r5, r2
     a8c:	7241      	strb	r1, [r0, #9]
    buffer = buffer >> 8;
     a8e:	0a09      	lsrs	r1, r1, #8
  for (i = 0; i < SL_MIN(message->dlc, 4U); ++i) {
     a90:	3201      	adds	r2, #1
     a92:	0018      	movs	r0, r3
     a94:	001f      	movs	r7, r3
     a96:	2b04      	cmp	r3, #4
     a98:	d9f5      	bls.n	a86 <CAN_ReadMessage+0x6a>
     a9a:	2704      	movs	r7, #4
     a9c:	e7f3      	b.n	a86 <CAN_ReadMessage+0x6a>
  if (message->dlc > 3) {
     a9e:	2b03      	cmp	r3, #3
     aa0:	d910      	bls.n	ac4 <CAN_ReadMessage+0xa8>
    buffer = mir->DATAH;
     aa2:	0176      	lsls	r6, r6, #5
     aa4:	19a4      	adds	r4, r4, r6
     aa6:	6f61      	ldr	r1, [r4, #116]	; 0x74
    for (i = 0; i < message->dlc - 4U; ++i) {
     aa8:	2300      	movs	r3, #0
     aaa:	e004      	b.n	ab6 <CAN_ReadMessage+0x9a>
      message->data[i + 4] = buffer & 0xFF;
     aac:	1d1a      	adds	r2, r3, #4
     aae:	18aa      	adds	r2, r5, r2
     ab0:	7251      	strb	r1, [r2, #9]
      buffer = buffer >> 8;
     ab2:	0a09      	lsrs	r1, r1, #8
    for (i = 0; i < message->dlc - 4U; ++i) {
     ab4:	3301      	adds	r3, #1
     ab6:	1f02      	subs	r2, r0, #4
     ab8:	429a      	cmp	r2, r3
     aba:	d8f7      	bhi.n	aac <CAN_ReadMessage+0x90>
  return true;
     abc:	2001      	movs	r0, #1
     abe:	e000      	b.n	ac2 <CAN_ReadMessage+0xa6>
    return false;
     ac0:	2000      	movs	r0, #0
}
     ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return true;
     ac4:	2001      	movs	r0, #1
     ac6:	e7fc      	b.n	ac2 <CAN_ReadMessage+0xa6>

00000ac8 <CAN_ResetMessages>:
{
     ac8:	b570      	push	{r4, r5, r6, lr}
     aca:	0005      	movs	r5, r0
     acc:	000e      	movs	r6, r1
  CAN_MIR_TypeDef * mir = &can->MIR[interface];
     ace:	000a      	movs	r2, r1
     ad0:	0153      	lsls	r3, r2, #5
     ad2:	18eb      	adds	r3, r5, r3
     ad4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
     ad6:	041b      	lsls	r3, r3, #16
     ad8:	d4fa      	bmi.n	ad0 <CAN_ResetMessages+0x8>
  mir->CMDMASK = CAN_MIR_CMDMASK_WRRD
     ada:	1cf3      	adds	r3, r6, #3
     adc:	015b      	lsls	r3, r3, #5
     ade:	22f3      	movs	r2, #243	; 0xf3
     ae0:	515a      	str	r2, [r3, r5]
  mir->MASK    = _CAN_MIR_MASK_RESETVALUE;
     ae2:	18eb      	adds	r3, r5, r3
     ae4:	4a0a      	ldr	r2, [pc, #40]	; (b10 <CAN_ResetMessages+0x48>)
     ae6:	605a      	str	r2, [r3, #4]
  mir->ARB     = _CAN_MIR_ARB_RESETVALUE;
     ae8:	0173      	lsls	r3, r6, #5
     aea:	18eb      	adds	r3, r5, r3
     aec:	2200      	movs	r2, #0
     aee:	669a      	str	r2, [r3, #104]	; 0x68
  mir->CTRL    = _CAN_MIR_CTRL_RESETVALUE;
     af0:	66da      	str	r2, [r3, #108]	; 0x6c
  mir->DATAL   = 0x00000000;
     af2:	671a      	str	r2, [r3, #112]	; 0x70
  mir->DATAH   = 0x00000000;
     af4:	675a      	str	r2, [r3, #116]	; 0x74
  for (int i = 1; i <= 32; ++i) {
     af6:	2401      	movs	r4, #1
     af8:	e006      	b.n	b08 <CAN_ResetMessages+0x40>
    CAN_SendRequest(can, interface, i, true);
     afa:	b2e2      	uxtb	r2, r4
     afc:	2301      	movs	r3, #1
     afe:	0031      	movs	r1, r6
     b00:	0028      	movs	r0, r5
     b02:	f7ff fe1e 	bl	742 <CAN_SendRequest>
  for (int i = 1; i <= 32; ++i) {
     b06:	3401      	adds	r4, #1
     b08:	2c20      	cmp	r4, #32
     b0a:	ddf6      	ble.n	afa <CAN_ResetMessages+0x32>
}
     b0c:	bd70      	pop	{r4, r5, r6, pc}
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	dfffffff 	.word	0xdfffffff

00000b14 <setHfLeConfig>:
 *
 * @param[in] maxLeFreq
 *   The maximum LE frequency.
 ******************************************************************************/
static void setHfLeConfig(uint32_t hfFreq)
{
     b14:	b510      	push	{r4, lr}
  /* - Enable HFLE wait-state to allow access to LE peripherals when HFBUSCLK is
       above maxLeFreq.
     - Set HFLE prescaler. Allowed HFLE clock frequency is maxLeFreq. */

  hfleWs = 1;
  if (hfFreq <= CMU_MAX_FREQ_HFLE) {
     b16:	4b0f      	ldr	r3, [pc, #60]	; (b54 <setHfLeConfig+0x40>)
     b18:	4298      	cmp	r0, r3
     b1a:	d908      	bls.n	b2e <setHfLeConfig+0x1a>
    hfleWs = 0;
    hflePresc = 0;
  } else if (hfFreq <= (2UL * CMU_MAX_FREQ_HFLE)) {
     b1c:	4b0e      	ldr	r3, [pc, #56]	; (b58 <setHfLeConfig+0x44>)
     b1e:	4298      	cmp	r0, r3
     b20:	d902      	bls.n	b28 <setHfLeConfig+0x14>
    hflePresc = 1;
  } else {
    hflePresc = 2;
     b22:	2002      	movs	r0, #2
  hfleWs = 1;
     b24:	2301      	movs	r3, #1
     b26:	e004      	b.n	b32 <setHfLeConfig+0x1e>
    hflePresc = 1;
     b28:	2001      	movs	r0, #1
  hfleWs = 1;
     b2a:	2301      	movs	r3, #1
     b2c:	e001      	b.n	b32 <setHfLeConfig+0x1e>
    hflePresc = 0;
     b2e:	2000      	movs	r0, #0
    hfleWs = 0;
     b30:	2300      	movs	r3, #0
  uint32_t tmp = *addr;
     b32:	490a      	ldr	r1, [pc, #40]	; (b5c <setHfLeConfig+0x48>)
     b34:	680a      	ldr	r2, [r1, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
     b36:	4c0a      	ldr	r4, [pc, #40]	; (b60 <setHfLeConfig+0x4c>)
     b38:	4022      	ands	r2, r4
     b3a:	041b      	lsls	r3, r3, #16
     b3c:	431a      	orrs	r2, r3
     b3e:	600a      	str	r2, [r1, #0]
  }
  BUS_RegBitWrite(&CMU->CTRL, _GENERIC_HFLE_WS_SHIFT, hfleWs);
  GENERIC_HFLE_PRESC_REG = (GENERIC_HFLE_PRESC_REG & ~_GENERIC_HFLE_PRESC_MASK)
     b40:	2480      	movs	r4, #128	; 0x80
     b42:	0064      	lsls	r4, r4, #1
     b44:	590b      	ldr	r3, [r1, r4]
     b46:	4a07      	ldr	r2, [pc, #28]	; (b64 <setHfLeConfig+0x50>)
     b48:	4013      	ands	r3, r2
                           | (hflePresc << _GENERIC_HFLE_PRESC_SHIFT);
     b4a:	0600      	lsls	r0, r0, #24
     b4c:	4303      	orrs	r3, r0
  GENERIC_HFLE_PRESC_REG = (GENERIC_HFLE_PRESC_REG & ~_GENERIC_HFLE_PRESC_MASK)
     b4e:	510b      	str	r3, [r1, r4]
}
     b50:	bd10      	pop	{r4, pc}
     b52:	46c0      	nop			; (mov r8, r8)
     b54:	01e84800 	.word	0x01e84800
     b58:	03d09000 	.word	0x03d09000
     b5c:	400e4000 	.word	0x400e4000
     b60:	fffeffff 	.word	0xfffeffff
     b64:	fcffffff 	.word	0xfcffffff

00000b68 <auxClkGet>:
static uint32_t auxClkGet(void)
{
  uint32_t ret;

#if defined(_CMU_AUXHFRCOCTRL_FREQRANGE_MASK)
  ret = (uint32_t)auxHfrcoFreq;
     b68:	4b01      	ldr	r3, [pc, #4]	; (b70 <auxClkGet+0x8>)
     b6a:	6818      	ldr	r0, [r3, #0]
  ret = 14000000;

#endif

  return ret;
}
     b6c:	4770      	bx	lr
     b6e:	46c0      	nop			; (mov r8, r8)
     b70:	20000000 	.word	0x20000000

00000b74 <flashWaitStateControl>:
 *
 * @param[in] vscale
 *   Voltage Scale level. Supported levels are 0 and 2 where 0 is the default.
 ******************************************************************************/
static void flashWaitStateControl(uint32_t coreFreq, int vscale)
{
     b74:	b510      	push	{r4, lr}
  bool scbtpEn;   /* Suppressed Conditional Branch Target Prefetch setting. */
#endif
  (void) vscale;  /* vscale parameter is only used on some devices. */

  /* Get mode and SCBTP enable. */
  mode = MSC->READCTRL & _MSC_READCTRL_MODE_MASK;
     b76:	2380      	movs	r3, #128	; 0x80
     b78:	05db      	lsls	r3, r3, #23
     b7a:	685b      	ldr	r3, [r3, #4]
#if defined(_EMU_STATUS_VSCALE_MASK)

  /* These devices have specific requirements on the supported flash wait state
   * depending on the frequency and voltage scale level. */
  uint32_t i;
  for (i = 0; i < FLASH_WS_TABLE_ENTRIES; i++) {
     b7c:	2300      	movs	r3, #0
     b7e:	e000      	b.n	b82 <flashWaitStateControl+0xe>
     b80:	3301      	adds	r3, #1
     b82:	2b04      	cmp	r3, #4
     b84:	d80b      	bhi.n	b9e <flashWaitStateControl+0x2a>
    if ((flashWsTable[i].vscale == (uint8_t)vscale)
     b86:	00dc      	lsls	r4, r3, #3
     b88:	4a0d      	ldr	r2, [pc, #52]	; (bc0 <flashWaitStateControl+0x4c>)
     b8a:	1912      	adds	r2, r2, r4
     b8c:	7914      	ldrb	r4, [r2, #4]
     b8e:	b2ca      	uxtb	r2, r1
     b90:	4294      	cmp	r4, r2
     b92:	d1f5      	bne.n	b80 <flashWaitStateControl+0xc>
        && (coreFreq <= flashWsTable[i].maxFreq)) {
     b94:	00da      	lsls	r2, r3, #3
     b96:	4c0a      	ldr	r4, [pc, #40]	; (bc0 <flashWaitStateControl+0x4c>)
     b98:	5912      	ldr	r2, [r2, r4]
     b9a:	4282      	cmp	r2, r0
     b9c:	d3f0      	bcc.n	b80 <flashWaitStateControl+0xc>
      break; // Found a matching entry.
    }
  }

  if (i == FLASH_WS_TABLE_ENTRIES) {
     b9e:	2b05      	cmp	r3, #5
     ba0:	d00c      	beq.n	bbc <flashWaitStateControl+0x48>
    mode = 3; // Worst case flash wait state for unsupported cases.
    EFM_ASSERT(false);
  } else {
    mode = flashWsTable[i].ws;
     ba2:	00db      	lsls	r3, r3, #3
     ba4:	4a06      	ldr	r2, [pc, #24]	; (bc0 <flashWaitStateControl+0x4c>)
     ba6:	18d3      	adds	r3, r2, r3
     ba8:	795a      	ldrb	r2, [r3, #5]
  }
  mode = mode << _MSC_READCTRL_MODE_SHIFT;
     baa:	0612      	lsls	r2, r2, #24
#error "Undefined 32B SERIES!"
#endif

  /* BUS_RegMaskedWrite cannot be used as it would temporarily set the
     mode field to WS0. */
  MSC->READCTRL = (MSC->READCTRL & ~_MSC_READCTRL_MODE_MASK) | mode;
     bac:	2180      	movs	r1, #128	; 0x80
     bae:	05c9      	lsls	r1, r1, #23
     bb0:	684b      	ldr	r3, [r1, #4]
     bb2:	4804      	ldr	r0, [pc, #16]	; (bc4 <flashWaitStateControl+0x50>)
     bb4:	4003      	ands	r3, r0
     bb6:	4313      	orrs	r3, r2
     bb8:	604b      	str	r3, [r1, #4]
}
     bba:	bd10      	pop	{r4, pc}
    mode = 3; // Worst case flash wait state for unsupported cases.
     bbc:	2203      	movs	r2, #3
     bbe:	e7f4      	b.n	baa <flashWaitStateControl+0x36>
     bc0:	00006188 	.word	0x00006188
     bc4:	fcffffff 	.word	0xfcffffff

00000bc8 <hfSrcClkGet>:
{
     bc8:	b510      	push	{r4, lr}
  ret = SystemHFClockGet();
     bca:	f002 f90f 	bl	2dec <SystemHFClockGet>
  return ret * (1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
     bce:	4a05      	ldr	r2, [pc, #20]	; (be4 <hfSrcClkGet+0x1c>)
     bd0:	2380      	movs	r3, #128	; 0x80
     bd2:	005b      	lsls	r3, r3, #1
     bd4:	58d2      	ldr	r2, [r2, r3]
                      >> _CMU_HFPRESC_PRESC_SHIFT));
     bd6:	0a12      	lsrs	r2, r2, #8
     bd8:	3be1      	subs	r3, #225	; 0xe1
     bda:	4013      	ands	r3, r2
  return ret * (1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
     bdc:	3301      	adds	r3, #1
     bde:	4358      	muls	r0, r3
}
     be0:	bd10      	pop	{r4, pc}
     be2:	46c0      	nop			; (mov r8, r8)
     be4:	400e4000 	.word	0x400e4000

00000be8 <flashWaitStateMax>:
 *   Configure flash access wait states to the most conservative setting for
 *   this target. Retain SCBTP (Suppressed Conditional Branch Target Prefetch)
 *   setting.
 ******************************************************************************/
static void flashWaitStateMax(void)
{
     be8:	b510      	push	{r4, lr}
  /* Make sure the MSC is unlocked */
  bool mscLocked = MSC->LOCK != 0UL;
     bea:	2380      	movs	r3, #128	; 0x80
     bec:	05db      	lsls	r3, r3, #23
     bee:	6c1c      	ldr	r4, [r3, #64]	; 0x40
  MSC->LOCK = MSC_UNLOCK_CODE;
     bf0:	4a06      	ldr	r2, [pc, #24]	; (c0c <Heap_Size+0xc>)
     bf2:	641a      	str	r2, [r3, #64]	; 0x40

  flashWaitStateControl(SystemMaxCoreClockGet(), 0);
     bf4:	f002 f8f6 	bl	2de4 <SystemMaxCoreClockGet>
     bf8:	2100      	movs	r1, #0
     bfa:	f7ff ffbb 	bl	b74 <flashWaitStateControl>

  if (mscLocked) {
     bfe:	2c00      	cmp	r4, #0
     c00:	d003      	beq.n	c0a <Heap_Size+0xa>
    MSC->LOCK = 0;
     c02:	2380      	movs	r3, #128	; 0x80
     c04:	05db      	lsls	r3, r3, #23
     c06:	2200      	movs	r2, #0
     c08:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
     c0a:	bd10      	pop	{r4, pc}
     c0c:	00001b71 	.word	0x00001b71

00000c10 <CMU_UpdateWaitStates>:
 *   @li 0 = 1.2 V (VSCALE2)
 *   @li 2 = 1.0 V (VSCALE0)
 *
 ******************************************************************************/
void CMU_UpdateWaitStates(uint32_t freq, int vscale)
{
     c10:	b510      	push	{r4, lr}
  /* Make sure the MSC is unlocked */
  bool mscLocked = MSC->LOCK != 0UL;
     c12:	2380      	movs	r3, #128	; 0x80
     c14:	05db      	lsls	r3, r3, #23
     c16:	6c1c      	ldr	r4, [r3, #64]	; 0x40
  MSC->LOCK = MSC_UNLOCK_CODE;
     c18:	4a05      	ldr	r2, [pc, #20]	; (c30 <CMU_UpdateWaitStates+0x20>)
     c1a:	641a      	str	r2, [r3, #64]	; 0x40

  flashWaitStateControl(freq, vscale);
     c1c:	f7ff ffaa 	bl	b74 <flashWaitStateControl>
#endif
#if defined(_MSC_CTRL_WAITMODE_MASK)
  setBusWaitState(freq, vscale);
#endif

  if (mscLocked) {
     c20:	2c00      	cmp	r4, #0
     c22:	d003      	beq.n	c2c <CMU_UpdateWaitStates+0x1c>
    MSC->LOCK = 0;
     c24:	2380      	movs	r3, #128	; 0x80
     c26:	05db      	lsls	r3, r3, #23
     c28:	2200      	movs	r2, #0
     c2a:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
     c2c:	bd10      	pop	{r4, pc}
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	00001b71 	.word	0x00001b71

00000c34 <CMU_ClockEnable>:
 * @param[in] enable
 *   @li true - enable specified clock.
 *   @li false - disable specified clock.
 ******************************************************************************/
void CMU_ClockEnable(CMU_Clock_TypeDef clock, bool enable)
{
     c34:	b530      	push	{r4, r5, lr}
  volatile uint32_t *reg;
  uint32_t          bit;
  uint32_t          sync = 0;

  /* Identify enable register */
  switch (((unsigned)clock >> CMU_EN_REG_POS) & CMU_EN_REG_MASK) {
     c36:	0a02      	lsrs	r2, r0, #8
     c38:	230f      	movs	r3, #15
     c3a:	4013      	ands	r3, r2
     c3c:	2b0e      	cmp	r3, #14
     c3e:	d833      	bhi.n	ca8 <CMU_ClockEnable+0x74>
     c40:	009b      	lsls	r3, r3, #2
     c42:	4a1a      	ldr	r2, [pc, #104]	; (cac <CMU_ClockEnable+0x78>)
     c44:	58d3      	ldr	r3, [r2, r3]
     c46:	469f      	mov	pc, r3
  uint32_t          sync = 0;
     c48:	2300      	movs	r3, #0
#if defined(_CMU_CTRL_HFPERCLKEN_MASK)
    case CMU_CTRL_EN_REG:
      reg = &CMU->CTRL;
     c4a:	4c19      	ldr	r4, [pc, #100]	; (cb0 <CMU_ClockEnable+0x7c>)
     c4c:	e014      	b.n	c78 <CMU_ClockEnable+0x44>
  uint32_t          sync = 0;
     c4e:	2300      	movs	r3, #0
      reg = &CMU->HFPERCLKDIV;
      break;
#endif

    case CMU_HFPERCLKEN0_EN_REG:
      reg = &CMU->HFPERCLKEN0;
     c50:	4c18      	ldr	r4, [pc, #96]	; (cb4 <CMU_ClockEnable+0x80>)
      break;
     c52:	e011      	b.n	c78 <CMU_ClockEnable+0x44>
  uint32_t          sync = 0;
     c54:	2300      	movs	r3, #0

#if defined(_CMU_HFPERCLKEN1_MASK)
    case CMU_HFPERCLKEN1_EN_REG:
      reg = &CMU->HFPERCLKEN1;
     c56:	4c18      	ldr	r4, [pc, #96]	; (cb8 <CMU_ClockEnable+0x84>)
      break;
     c58:	e00e      	b.n	c78 <CMU_ClockEnable+0x44>
#endif

    case CMU_LFACLKEN0_EN_REG:
      reg  = &CMU->LFACLKEN0;
      sync = CMU_SYNCBUSY_LFACLKEN0;
     c5a:	2301      	movs	r3, #1
      reg  = &CMU->LFACLKEN0;
     c5c:	4c17      	ldr	r4, [pc, #92]	; (cbc <CMU_ClockEnable+0x88>)
      break;
     c5e:	e00b      	b.n	c78 <CMU_ClockEnable+0x44>

    case CMU_LFBCLKEN0_EN_REG:
      reg  = &CMU->LFBCLKEN0;
      sync = CMU_SYNCBUSY_LFBCLKEN0;
     c60:	2310      	movs	r3, #16
      reg  = &CMU->LFBCLKEN0;
     c62:	4c17      	ldr	r4, [pc, #92]	; (cc0 <CMU_ClockEnable+0x8c>)
      break;
     c64:	e008      	b.n	c78 <CMU_ClockEnable+0x44>
#endif

#if defined(_CMU_LFECLKEN0_MASK)
    case CMU_LFECLKEN0_EN_REG:
      reg  = &CMU->LFECLKEN0;
      sync = CMU_SYNCBUSY_LFECLKEN0;
     c66:	2380      	movs	r3, #128	; 0x80
     c68:	025b      	lsls	r3, r3, #9
      reg  = &CMU->LFECLKEN0;
     c6a:	4c16      	ldr	r4, [pc, #88]	; (cc4 <CMU_ClockEnable+0x90>)
      break;
     c6c:	e004      	b.n	c78 <CMU_ClockEnable+0x44>
  uint32_t          sync = 0;
     c6e:	2300      	movs	r3, #0
      reg = &CMU->PDMCTRL;
      break;
#endif

    case CMU_PCNT_EN_REG:
      reg = &CMU->PCNTCTRL;
     c70:	4c15      	ldr	r4, [pc, #84]	; (cc8 <CMU_ClockEnable+0x94>)
      break;
     c72:	e001      	b.n	c78 <CMU_ClockEnable+0x44>
  uint32_t          sync = 0;
     c74:	2300      	movs	r3, #0
      reg = &CMU->HFBUSCLKEN0;
     c76:	4c15      	ldr	r4, [pc, #84]	; (ccc <CMU_ClockEnable+0x98>)
      EFM_ASSERT(false);
      return;
  }

  /* Get the bit position used to enable/disable. */
  bit = ((unsigned)clock >> CMU_EN_BIT_POS) & CMU_EN_BIT_MASK;
     c78:	0b00      	lsrs	r0, r0, #12
     c7a:	221f      	movs	r2, #31
     c7c:	4010      	ands	r0, r2

  /* LF synchronization required. */
  if (sync > 0UL) {
     c7e:	2b00      	cmp	r3, #0
     c80:	d00b      	beq.n	c9a <CMU_ClockEnable+0x66>
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
     c82:	4d0b      	ldr	r5, [pc, #44]	; (cb0 <CMU_ClockEnable+0x7c>)
     c84:	3226      	adds	r2, #38	; 0x26
     c86:	32ff      	adds	r2, #255	; 0xff
     c88:	58aa      	ldr	r2, [r5, r2]
     c8a:	07d2      	lsls	r2, r2, #31
     c8c:	d405      	bmi.n	c9a <CMU_ClockEnable+0x66>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
     c8e:	4d08      	ldr	r5, [pc, #32]	; (cb0 <CMU_ClockEnable+0x7c>)
     c90:	22a0      	movs	r2, #160	; 0xa0
     c92:	0052      	lsls	r2, r2, #1
     c94:	58aa      	ldr	r2, [r5, r2]
     c96:	421a      	tst	r2, r3
     c98:	d1f9      	bne.n	c8e <CMU_ClockEnable+0x5a>
  uint32_t tmp = *addr;
     c9a:	6823      	ldr	r3, [r4, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
     c9c:	2201      	movs	r2, #1
     c9e:	4082      	lsls	r2, r0
     ca0:	4393      	bics	r3, r2
     ca2:	4081      	lsls	r1, r0
     ca4:	4319      	orrs	r1, r3
     ca6:	6021      	str	r1, [r4, #0]
    syncReg(sync);
  }

  /* Set/clear bit as requested. */
  BUS_RegBitWrite(reg, bit, (uint32_t)enable);
}
     ca8:	bd30      	pop	{r4, r5, pc}
     caa:	46c0      	nop			; (mov r8, r8)
     cac:	0000603c 	.word	0x0000603c
     cb0:	400e4000 	.word	0x400e4000
     cb4:	400e40c0 	.word	0x400e40c0
     cb8:	400e40c4 	.word	0x400e40c4
     cbc:	400e40e0 	.word	0x400e40e0
     cc0:	400e40e8 	.word	0x400e40e8
     cc4:	400e40f0 	.word	0x400e40f0
     cc8:	400e4150 	.word	0x400e4150
     ccc:	400e40b0 	.word	0x400e40b0

00000cd0 <CMU_ClockSelectGet>:
CMU_Select_TypeDef CMU_ClockSelectGet(CMU_Clock_TypeDef clock)
{
  CMU_Select_TypeDef ret = cmuSelect_Disabled;
  uint32_t selReg;

  selReg = ((unsigned)clock >> CMU_SEL_REG_POS) & CMU_SEL_REG_MASK;
     cd0:	230f      	movs	r3, #15
     cd2:	4018      	ands	r0, r3

  switch (selReg) {
     cd4:	2808      	cmp	r0, #8
     cd6:	d86c      	bhi.n	db2 <CMU_ClockSelectGet+0xe2>
     cd8:	0080      	lsls	r0, r0, #2
     cda:	4b3d      	ldr	r3, [pc, #244]	; (dd0 <CMU_ClockSelectGet+0x100>)
     cdc:	581b      	ldr	r3, [r3, r0]
     cde:	469f      	mov	pc, r3
    case CMU_HFCLKSEL_REG:
#if defined(_CMU_HFCLKSTATUS_MASK)
      switch (CMU->HFCLKSTATUS & _CMU_HFCLKSTATUS_SELECTED_MASK) {
     ce0:	4a3c      	ldr	r2, [pc, #240]	; (dd4 <CMU_ClockSelectGet+0x104>)
     ce2:	2394      	movs	r3, #148	; 0x94
     ce4:	58d2      	ldr	r2, [r2, r3]
     ce6:	3b8d      	subs	r3, #141	; 0x8d
     ce8:	4013      	ands	r3, r2
     cea:	009b      	lsls	r3, r3, #2
     cec:	4a3a      	ldr	r2, [pc, #232]	; (dd8 <CMU_ClockSelectGet+0x108>)
     cee:	58d3      	ldr	r3, [r2, r3]
     cf0:	469f      	mov	pc, r3
        case CMU_HFCLKSTATUS_SELECTED_LFXO:
          ret = cmuSelect_LFXO;
     cf2:	2002      	movs	r0, #2
     cf4:	e05e      	b.n	db4 <CMU_ClockSelectGet+0xe4>
        case CMU_HFCLKSTATUS_SELECTED_LFRCO:
          ret = cmuSelect_LFRCO;
          break;

        case CMU_HFCLKSTATUS_SELECTED_HFXO:
          ret = cmuSelect_HFXO;
     cf6:	2004      	movs	r0, #4
          break;
     cf8:	e05c      	b.n	db4 <CMU_ClockSelectGet+0xe4>

#if defined(CMU_HFCLKSTATUS_SELECTED_HFRCODIV2)
        case CMU_HFCLKSTATUS_SELECTED_HFRCODIV2:
          ret = cmuSelect_HFRCODIV2;
     cfa:	200b      	movs	r0, #11
          break;
     cfc:	e05a      	b.n	db4 <CMU_ClockSelectGet+0xe4>
#endif

#if defined(CMU_HFCLKSTATUS_SELECTED_CLKIN0)
        case CMU_HFCLKSTATUS_SELECTED_CLKIN0:
          ret = cmuSelect_CLKIN0;
     cfe:	200c      	movs	r0, #12
          break;
     d00:	e058      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_USHFRCO;
          break;
#endif

        default:
          ret = cmuSelect_HFRCO;
     d02:	2005      	movs	r0, #5
          break;
     d04:	e056      	b.n	db4 <CMU_ClockSelectGet+0xe4>
#endif
          break;
      }

#elif defined(_CMU_LFACLKSEL_MASK)
      switch (CMU->LFACLKSEL & _CMU_LFACLKSEL_LFA_MASK) {
     d06:	4a33      	ldr	r2, [pc, #204]	; (dd4 <CMU_ClockSelectGet+0x104>)
     d08:	2380      	movs	r3, #128	; 0x80
     d0a:	58d2      	ldr	r2, [r2, r3]
     d0c:	3b79      	subs	r3, #121	; 0x79
     d0e:	4013      	ands	r3, r2
     d10:	2b02      	cmp	r3, #2
     d12:	d052      	beq.n	dba <CMU_ClockSelectGet+0xea>
     d14:	2b04      	cmp	r3, #4
     d16:	d005      	beq.n	d24 <CMU_ClockSelectGet+0x54>
     d18:	2b01      	cmp	r3, #1
     d1a:	d001      	beq.n	d20 <CMU_ClockSelectGet+0x50>
          ret = cmuSelect_PLFRCO;
          break;
#endif

        default:
          ret = cmuSelect_Disabled;
     d1c:	2001      	movs	r0, #1
          break;
     d1e:	e049      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_LFRCO;
     d20:	2003      	movs	r0, #3
     d22:	e047      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_ULFRCO;
     d24:	200a      	movs	r0, #10
          break;
     d26:	e045      	b.n	db4 <CMU_ClockSelectGet+0xe4>
#endif
          break;
      }

#elif defined(_CMU_LFBCLKSEL_MASK)
      switch (CMU->LFBCLKSEL & _CMU_LFBCLKSEL_LFB_MASK) {
     d28:	4a2a      	ldr	r2, [pc, #168]	; (dd4 <CMU_ClockSelectGet+0x104>)
     d2a:	2384      	movs	r3, #132	; 0x84
     d2c:	58d2      	ldr	r2, [r2, r3]
     d2e:	3b7d      	subs	r3, #125	; 0x7d
     d30:	4013      	ands	r3, r2
     d32:	2b02      	cmp	r3, #2
     d34:	d043      	beq.n	dbe <CMU_ClockSelectGet+0xee>
     d36:	d905      	bls.n	d44 <CMU_ClockSelectGet+0x74>
     d38:	2b03      	cmp	r3, #3
     d3a:	d007      	beq.n	d4c <CMU_ClockSelectGet+0x7c>
     d3c:	2b04      	cmp	r3, #4
     d3e:	d107      	bne.n	d50 <CMU_ClockSelectGet+0x80>
        case CMU_LFBCLKSEL_LFB_LFXO:
          ret = cmuSelect_LFXO;
          break;

        case CMU_LFBCLKSEL_LFB_ULFRCO:
          ret = cmuSelect_ULFRCO;
     d40:	200a      	movs	r0, #10
          break;
     d42:	e037      	b.n	db4 <CMU_ClockSelectGet+0xe4>
      switch (CMU->LFBCLKSEL & _CMU_LFBCLKSEL_LFB_MASK) {
     d44:	2b01      	cmp	r3, #1
     d46:	d103      	bne.n	d50 <CMU_ClockSelectGet+0x80>
          ret = cmuSelect_LFRCO;
     d48:	2003      	movs	r0, #3
     d4a:	e033      	b.n	db4 <CMU_ClockSelectGet+0xe4>

        case CMU_LFBCLKSEL_LFB_HFCLKLE:
          ret = cmuSelect_HFCLKLE;
     d4c:	2006      	movs	r0, #6
          break;
     d4e:	e031      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_PLFRCO;
          break;
#endif

        default:
          ret = cmuSelect_Disabled;
     d50:	2001      	movs	r0, #1
          break;
     d52:	e02f      	b.n	db4 <CMU_ClockSelectGet+0xe4>
      break;
#endif

#if defined(_CMU_LFECLKSEL_LFE_MASK)
    case CMU_LFECLKSEL_REG:
      switch (CMU->LFECLKSEL & _CMU_LFECLKSEL_LFE_MASK) {
     d54:	4a1f      	ldr	r2, [pc, #124]	; (dd4 <CMU_ClockSelectGet+0x104>)
     d56:	2388      	movs	r3, #136	; 0x88
     d58:	58d2      	ldr	r2, [r2, r3]
     d5a:	3b81      	subs	r3, #129	; 0x81
     d5c:	4013      	ands	r3, r2
     d5e:	2b02      	cmp	r3, #2
     d60:	d02f      	beq.n	dc2 <CMU_ClockSelectGet+0xf2>
     d62:	2b04      	cmp	r3, #4
     d64:	d005      	beq.n	d72 <CMU_ClockSelectGet+0xa2>
     d66:	2b01      	cmp	r3, #1
     d68:	d001      	beq.n	d6e <CMU_ClockSelectGet+0x9e>
          ret = cmuSelect_PLFRCO;
          break;
#endif

        default:
          ret = cmuSelect_Disabled;
     d6a:	2001      	movs	r0, #1
          break;
     d6c:	e022      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_LFRCO;
     d6e:	2003      	movs	r0, #3
     d70:	e020      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_ULFRCO;
     d72:	200a      	movs	r0, #10
          break;
     d74:	e01e      	b.n	db4 <CMU_ClockSelectGet+0xe4>
      break;
#endif /* CMU_LFCCLKSEL_REG */

    case CMU_DBGCLKSEL_REG:
#if defined(_CMU_DBGCLKSEL_DBG_MASK)
      switch (CMU->DBGCLKSEL & _CMU_DBGCLKSEL_DBG_MASK) {
     d76:	4b17      	ldr	r3, [pc, #92]	; (dd4 <CMU_ClockSelectGet+0x104>)
     d78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     d7a:	2303      	movs	r3, #3
     d7c:	4013      	ands	r3, r2
     d7e:	d022      	beq.n	dc6 <CMU_ClockSelectGet+0xf6>
     d80:	2b01      	cmp	r3, #1
     d82:	d101      	bne.n	d88 <CMU_ClockSelectGet+0xb8>
        case CMU_DBGCLKSEL_DBG_HFCLK:
          ret = cmuSelect_HFCLK;
     d84:	2009      	movs	r0, #9
     d86:	e015      	b.n	db4 <CMU_ClockSelectGet+0xe4>
        case CMU_DBGCLKSEL_DBG_AUXHFRCO:
          ret = cmuSelect_AUXHFRCO;
          break;

        default:
          ret = cmuSelect_Disabled;
     d88:	2001      	movs	r0, #1
          break;
     d8a:	e013      	b.n	db4 <CMU_ClockSelectGet+0xe4>
      break;
#endif

#if defined(_CMU_ADCCTRL_ADC0CLKSEL_MASK)
    case CMU_ADC0ASYNCSEL_REG:
      switch (CMU->ADCCTRL & _CMU_ADCCTRL_ADC0CLKSEL_MASK) {
     d8c:	4a11      	ldr	r2, [pc, #68]	; (dd4 <CMU_ClockSelectGet+0x104>)
     d8e:	23ae      	movs	r3, #174	; 0xae
     d90:	005b      	lsls	r3, r3, #1
     d92:	58d2      	ldr	r2, [r2, r3]
     d94:	3b2d      	subs	r3, #45	; 0x2d
     d96:	3bff      	subs	r3, #255	; 0xff
     d98:	4013      	ands	r3, r2
     d9a:	2b20      	cmp	r3, #32
     d9c:	d005      	beq.n	daa <CMU_ClockSelectGet+0xda>
     d9e:	2b30      	cmp	r3, #48	; 0x30
     da0:	d005      	beq.n	dae <CMU_ClockSelectGet+0xde>
     da2:	2b10      	cmp	r3, #16
     da4:	d011      	beq.n	dca <CMU_ClockSelectGet+0xfa>
        case CMU_ADCCTRL_ADC0CLKSEL_DISABLED:
          ret = cmuSelect_Disabled;
     da6:	2001      	movs	r0, #1
     da8:	e004      	b.n	db4 <CMU_ClockSelectGet+0xe4>
        case CMU_ADCCTRL_ADC0CLKSEL_AUXHFRCO:
          ret = cmuSelect_AUXHFRCO;
          break;

        case CMU_ADCCTRL_ADC0CLKSEL_HFXO:
          ret = cmuSelect_HFXO;
     daa:	2004      	movs	r0, #4
          break;
     dac:	e002      	b.n	db4 <CMU_ClockSelectGet+0xe4>

        case CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK:
          ret = cmuSelect_HFSRCCLK;
     dae:	2008      	movs	r0, #8
          break;
     db0:	e000      	b.n	db4 <CMU_ClockSelectGet+0xe4>
      }
      break;
#endif

    default:
      ret = cmuSelect_Error;
     db2:	2000      	movs	r0, #0
      EFM_ASSERT(false);
      break;
  }

  return ret;
}
     db4:	4770      	bx	lr
          ret = cmuSelect_LFRCO;
     db6:	2003      	movs	r0, #3
     db8:	e7fc      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_LFXO;
     dba:	2002      	movs	r0, #2
     dbc:	e7fa      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_LFXO;
     dbe:	2002      	movs	r0, #2
     dc0:	e7f8      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_LFXO;
     dc2:	2002      	movs	r0, #2
     dc4:	e7f6      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_AUXHFRCO;
     dc6:	2007      	movs	r0, #7
     dc8:	e7f4      	b.n	db4 <CMU_ClockSelectGet+0xe4>
          ret = cmuSelect_AUXHFRCO;
     dca:	2007      	movs	r0, #7
     dcc:	e7f2      	b.n	db4 <CMU_ClockSelectGet+0xe4>
     dce:	46c0      	nop			; (mov r8, r8)
     dd0:	00006078 	.word	0x00006078
     dd4:	400e4000 	.word	0x400e4000
     dd8:	0000609c 	.word	0x0000609c

00000ddc <lfClkGet>:
{
     ddc:	b510      	push	{r4, lr}
     dde:	0004      	movs	r4, r0
  sel = (uint32_t)CMU_ClockSelectGet(lfClkBranch);
     de0:	f7ff ff76 	bl	cd0 <CMU_ClockSelectGet>
  switch (lfClkBranch) {
     de4:	4b1e      	ldr	r3, [pc, #120]	; (e60 <lfClkGet+0x84>)
     de6:	429c      	cmp	r4, r3
     de8:	d015      	beq.n	e16 <lfClkGet+0x3a>
     dea:	4b1e      	ldr	r3, [pc, #120]	; (e64 <lfClkGet+0x88>)
     dec:	429c      	cmp	r4, r3
     dee:	d018      	beq.n	e22 <lfClkGet+0x46>
     df0:	4b1d      	ldr	r3, [pc, #116]	; (e68 <lfClkGet+0x8c>)
     df2:	429c      	cmp	r4, r3
     df4:	d009      	beq.n	e0a <lfClkGet+0x2e>
  switch (sel) {
     df6:	2802      	cmp	r0, #2
     df8:	d01e      	beq.n	e38 <lfClkGet+0x5c>
     dfa:	d918      	bls.n	e2e <lfClkGet+0x52>
     dfc:	2803      	cmp	r0, #3
     dfe:	d01e      	beq.n	e3e <lfClkGet+0x62>
     e00:	2804      	cmp	r0, #4
     e02:	d12b      	bne.n	e5c <lfClkGet+0x80>
      ret = SystemULFRCOClockGet();
     e04:	f002 f841 	bl	2e8a <SystemULFRCOClockGet>
      break;
     e08:	e015      	b.n	e36 <lfClkGet+0x5a>
      sel = (CMU->LFACLKSEL & _CMU_LFACLKSEL_LFA_MASK) >> _CMU_LFACLKSEL_LFA_SHIFT;
     e0a:	4a18      	ldr	r2, [pc, #96]	; (e6c <lfClkGet+0x90>)
     e0c:	2380      	movs	r3, #128	; 0x80
     e0e:	58d3      	ldr	r3, [r2, r3]
     e10:	2007      	movs	r0, #7
     e12:	4018      	ands	r0, r3
      break;
     e14:	e7ef      	b.n	df6 <lfClkGet+0x1a>
      sel = (CMU->LFBCLKSEL & _CMU_LFBCLKSEL_LFB_MASK) >> _CMU_LFBCLKSEL_LFB_SHIFT;
     e16:	4a15      	ldr	r2, [pc, #84]	; (e6c <lfClkGet+0x90>)
     e18:	2384      	movs	r3, #132	; 0x84
     e1a:	58d3      	ldr	r3, [r2, r3]
     e1c:	2007      	movs	r0, #7
     e1e:	4018      	ands	r0, r3
      break;
     e20:	e7e9      	b.n	df6 <lfClkGet+0x1a>
      sel = (CMU->LFECLKSEL & _CMU_LFECLKSEL_LFE_MASK) >> _CMU_LFECLKSEL_LFE_SHIFT;
     e22:	4a12      	ldr	r2, [pc, #72]	; (e6c <lfClkGet+0x90>)
     e24:	2388      	movs	r3, #136	; 0x88
     e26:	58d3      	ldr	r3, [r2, r3]
     e28:	2007      	movs	r0, #7
     e2a:	4018      	ands	r0, r3
      break;
     e2c:	e7e3      	b.n	df6 <lfClkGet+0x1a>
  switch (sel) {
     e2e:	2801      	cmp	r0, #1
     e30:	d114      	bne.n	e5c <lfClkGet+0x80>
      ret = SystemLFRCOClockGet();
     e32:	f002 f827 	bl	2e84 <SystemLFRCOClockGet>
}
     e36:	bd10      	pop	{r4, pc}
      ret = SystemLFXOClockGet();
     e38:	f002 f82a 	bl	2e90 <SystemLFXOClockGet>
      break;
     e3c:	e7fb      	b.n	e36 <lfClkGet+0x5a>
      ret = SystemCoreClockGet()
     e3e:	f001 ffff 	bl	2e40 <SystemCoreClockGet>
            / SL_Log2ToDiv(((CMU->HFPRESC & _CMU_HFPRESC_HFCLKLEPRESC_MASK)
     e42:	4a0a      	ldr	r2, [pc, #40]	; (e6c <lfClkGet+0x90>)
     e44:	2380      	movs	r3, #128	; 0x80
     e46:	005b      	lsls	r3, r3, #1
     e48:	58d2      	ldr	r2, [r2, r3]
                            >> _CMU_HFPRESC_HFCLKLEPRESC_SHIFT) + 1UL);
     e4a:	0e12      	lsrs	r2, r2, #24
     e4c:	3bfd      	subs	r3, #253	; 0xfd
     e4e:	4013      	ands	r3, r2
            / SL_Log2ToDiv(((CMU->HFPRESC & _CMU_HFPRESC_HFCLKLEPRESC_MASK)
     e50:	3301      	adds	r3, #1
 *   Dividend.
 ******************************************************************************/
__STATIC_INLINE uint32_t SL_Log2ToDiv(uint32_t log2)
{
  EFM_ASSERT(log2 < 32U);
  return 1UL << log2;
     e52:	2101      	movs	r1, #1
     e54:	4099      	lsls	r1, r3
      ret = SystemCoreClockGet()
     e56:	f002 fa87 	bl	3368 <__udivsi3>
      break;
     e5a:	e7ec      	b.n	e36 <lfClkGet+0x5a>
      ret = 0;
     e5c:	2000      	movs	r0, #0
  return ret;
     e5e:	e7ea      	b.n	e36 <lfClkGet+0x5a>
     e60:	00200003 	.word	0x00200003
     e64:	00240005 	.word	0x00240005
     e68:	001e0002 	.word	0x001e0002
     e6c:	400e4000 	.word	0x400e4000

00000e70 <dbgClkGet>:
{
     e70:	b510      	push	{r4, lr}
  clk = CMU_ClockSelectGet(cmuClock_DBG);
     e72:	4807      	ldr	r0, [pc, #28]	; (e90 <dbgClkGet+0x20>)
     e74:	f7ff ff2c 	bl	cd0 <CMU_ClockSelectGet>
  switch (clk) {
     e78:	2807      	cmp	r0, #7
     e7a:	d004      	beq.n	e86 <dbgClkGet+0x16>
     e7c:	2809      	cmp	r0, #9
     e7e:	d105      	bne.n	e8c <dbgClkGet+0x1c>
      ret = SystemHFClockGet();
     e80:	f001 ffb4 	bl	2dec <SystemHFClockGet>
}
     e84:	bd10      	pop	{r4, pc}
      ret = auxClkGet();
     e86:	f7ff fe6f 	bl	b68 <auxClkGet>
      break;
     e8a:	e7fb      	b.n	e84 <dbgClkGet+0x14>
      ret = 0;
     e8c:	2000      	movs	r0, #0
  return ret;
     e8e:	e7f9      	b.n	e84 <dbgClkGet+0x14>
     e90:	000e0006 	.word	0x000e0006

00000e94 <adcAsyncClkGet>:
{
     e94:	b510      	push	{r4, lr}
     e96:	1e04      	subs	r4, r0, #0
  switch (adc) {
     e98:	d001      	beq.n	e9e <adcAsyncClkGet+0xa>
      return 0;
     e9a:	2000      	movs	r0, #0
}
     e9c:	bd10      	pop	{r4, pc}
      clk = CMU_ClockSelectGet(cmuClock_ADC0ASYNC);
     e9e:	480a      	ldr	r0, [pc, #40]	; (ec8 <adcAsyncClkGet+0x34>)
     ea0:	f7ff ff16 	bl	cd0 <CMU_ClockSelectGet>
  switch (clk) {
     ea4:	2807      	cmp	r0, #7
     ea6:	d005      	beq.n	eb4 <adcAsyncClkGet+0x20>
     ea8:	2808      	cmp	r0, #8
     eaa:	d009      	beq.n	ec0 <adcAsyncClkGet+0x2c>
     eac:	2804      	cmp	r0, #4
     eae:	d004      	beq.n	eba <adcAsyncClkGet+0x26>
      ret = 0;
     eb0:	0020      	movs	r0, r4
     eb2:	e7f3      	b.n	e9c <adcAsyncClkGet+0x8>
      ret = auxClkGet();
     eb4:	f7ff fe58 	bl	b68 <auxClkGet>
      break;
     eb8:	e7f0      	b.n	e9c <adcAsyncClkGet+0x8>
      ret = SystemHFXOClockGet();
     eba:	f001 ffd5 	bl	2e68 <SystemHFXOClockGet>
      break;
     ebe:	e7ed      	b.n	e9c <adcAsyncClkGet+0x8>
      ret = hfSrcClkGet();
     ec0:	f7ff fe82 	bl	bc8 <hfSrcClkGet>
      break;
     ec4:	e7ea      	b.n	e9c <adcAsyncClkGet+0x8>
     ec6:	46c0      	nop			; (mov r8, r8)
     ec8:	003200b8 	.word	0x003200b8

00000ecc <CMU_ClockFreqGet>:
{
     ecc:	b510      	push	{r4, lr}
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     ece:	23f8      	movs	r3, #248	; 0xf8
     ed0:	039b      	lsls	r3, r3, #14
     ed2:	4018      	ands	r0, r3
     ed4:	2380      	movs	r3, #128	; 0x80
     ed6:	035b      	lsls	r3, r3, #13
     ed8:	4298      	cmp	r0, r3
     eda:	d100      	bne.n	ede <CMU_ClockFreqGet+0x12>
     edc:	e108      	b.n	10f0 <CMU_ClockFreqGet+0x224>
     ede:	d918      	bls.n	f12 <CMU_ClockFreqGet+0x46>
     ee0:	2380      	movs	r3, #128	; 0x80
     ee2:	039b      	lsls	r3, r3, #14
     ee4:	4298      	cmp	r0, r3
     ee6:	d100      	bne.n	eea <CMU_ClockFreqGet+0x1e>
     ee8:	e0dd      	b.n	10a6 <CMU_ClockFreqGet+0x1da>
     eea:	d858      	bhi.n	f9e <CMU_ClockFreqGet+0xd2>
     eec:	23b0      	movs	r3, #176	; 0xb0
     eee:	035b      	lsls	r3, r3, #13
     ef0:	4298      	cmp	r0, r3
     ef2:	d100      	bne.n	ef6 <CMU_ClockFreqGet+0x2a>
     ef4:	e0bb      	b.n	106e <CMU_ClockFreqGet+0x1a2>
     ef6:	d942      	bls.n	f7e <CMU_ClockFreqGet+0xb2>
     ef8:	23d0      	movs	r3, #208	; 0xd0
     efa:	035b      	lsls	r3, r3, #13
     efc:	4298      	cmp	r0, r3
     efe:	d100      	bne.n	f02 <CMU_ClockFreqGet+0x36>
     f00:	e0d5      	b.n	10ae <CMU_ClockFreqGet+0x1e2>
     f02:	23f0      	movs	r3, #240	; 0xf0
     f04:	035b      	lsls	r3, r3, #13
     f06:	4298      	cmp	r0, r3
     f08:	d126      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = lfClkGet(cmuClock_LFA);
     f0a:	487b      	ldr	r0, [pc, #492]	; (10f8 <CMU_ClockFreqGet+0x22c>)
     f0c:	f7ff ff66 	bl	ddc <lfClkGet>
      break;
     f10:	e06b      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     f12:	23c0      	movs	r3, #192	; 0xc0
     f14:	02db      	lsls	r3, r3, #11
     f16:	4298      	cmp	r0, r3
     f18:	d100      	bne.n	f1c <CMU_ClockFreqGet+0x50>
     f1a:	e074      	b.n	1006 <CMU_ClockFreqGet+0x13a>
     f1c:	d911      	bls.n	f42 <CMU_ClockFreqGet+0x76>
     f1e:	23a0      	movs	r3, #160	; 0xa0
     f20:	031b      	lsls	r3, r3, #12
     f22:	4298      	cmp	r0, r3
     f24:	d100      	bne.n	f28 <CMU_ClockFreqGet+0x5c>
     f26:	e07b      	b.n	1020 <CMU_ClockFreqGet+0x154>
     f28:	d918      	bls.n	f5c <CMU_ClockFreqGet+0x90>
     f2a:	23c0      	movs	r3, #192	; 0xc0
     f2c:	031b      	lsls	r3, r3, #12
     f2e:	4298      	cmp	r0, r3
     f30:	d100      	bne.n	f34 <CMU_ClockFreqGet+0x68>
     f32:	e08f      	b.n	1054 <CMU_ClockFreqGet+0x188>
     f34:	23e0      	movs	r3, #224	; 0xe0
     f36:	031b      	lsls	r3, r3, #12
     f38:	4298      	cmp	r0, r3
     f3a:	d10d      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = dbgClkGet();
     f3c:	f7ff ff98 	bl	e70 <dbgClkGet>
      break;
     f40:	e053      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     f42:	2380      	movs	r3, #128	; 0x80
     f44:	029b      	lsls	r3, r3, #10
     f46:	4298      	cmp	r0, r3
     f48:	d100      	bne.n	f4c <CMU_ClockFreqGet+0x80>
     f4a:	e076      	b.n	103a <CMU_ClockFreqGet+0x16e>
     f4c:	2380      	movs	r3, #128	; 0x80
     f4e:	02db      	lsls	r3, r3, #11
     f50:	4298      	cmp	r0, r3
     f52:	d04b      	beq.n	fec <CMU_ClockFreqGet+0x120>
     f54:	2800      	cmp	r0, #0
     f56:	d046      	beq.n	fe6 <CMU_ClockFreqGet+0x11a>
      ret = 0;
     f58:	2000      	movs	r0, #0
  return ret;
     f5a:	e046      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     f5c:	2380      	movs	r3, #128	; 0x80
     f5e:	031b      	lsls	r3, r3, #12
     f60:	4298      	cmp	r0, r3
     f62:	d1f9      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = SystemHFClockGet();
     f64:	f001 ff42 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFPERPRESCC & _CMU_HFPERPRESCC_PRESC_MASK)
     f68:	4a64      	ldr	r2, [pc, #400]	; (10fc <CMU_ClockFreqGet+0x230>)
     f6a:	238e      	movs	r3, #142	; 0x8e
     f6c:	005b      	lsls	r3, r3, #1
     f6e:	58d1      	ldr	r1, [r2, r3]
                   >> _CMU_HFPERPRESCC_PRESC_SHIFT);
     f70:	0a09      	lsrs	r1, r1, #8
     f72:	05c9      	lsls	r1, r1, #23
     f74:	0dc9      	lsrs	r1, r1, #23
      ret /= 1U + ((CMU->HFPERPRESCC & _CMU_HFPERPRESCC_PRESC_MASK)
     f76:	3101      	adds	r1, #1
     f78:	f002 f9f6 	bl	3368 <__udivsi3>
      break;
     f7c:	e035      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     f7e:	23a0      	movs	r3, #160	; 0xa0
     f80:	035b      	lsls	r3, r3, #13
     f82:	4298      	cmp	r0, r3
     f84:	d1e8      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = lfClkGet(cmuClock_LFE);
     f86:	485e      	ldr	r0, [pc, #376]	; (1100 <CMU_ClockFreqGet+0x234>)
     f88:	f7ff ff28 	bl	ddc <lfClkGet>
      ret >>= (CMU->LFEPRESC0 & _CMU_LFEPRESC0_RTCC_MASK)
     f8c:	4a5b      	ldr	r2, [pc, #364]	; (10fc <CMU_ClockFreqGet+0x230>)
     f8e:	2398      	movs	r3, #152	; 0x98
     f90:	005b      	lsls	r3, r3, #1
     f92:	58d2      	ldr	r2, [r2, r3]
              >> _CMU_LFEPRESC0_RTCC_SHIFT;
     f94:	3b2e      	subs	r3, #46	; 0x2e
     f96:	3bff      	subs	r3, #255	; 0xff
     f98:	4013      	ands	r3, r2
      ret >>= (CMU->LFEPRESC0 & _CMU_LFEPRESC0_RTCC_MASK)
     f9a:	40d8      	lsrs	r0, r3
      break;
     f9c:	e025      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     f9e:	23b8      	movs	r3, #184	; 0xb8
     fa0:	039b      	lsls	r3, r3, #14
     fa2:	4298      	cmp	r0, r3
     fa4:	d100      	bne.n	fa8 <CMU_ClockFreqGet+0xdc>
     fa6:	e072      	b.n	108e <CMU_ClockFreqGet+0x1c2>
     fa8:	d915      	bls.n	fd6 <CMU_ClockFreqGet+0x10a>
     faa:	23c0      	movs	r3, #192	; 0xc0
     fac:	039b      	lsls	r3, r3, #14
     fae:	4298      	cmp	r0, r3
     fb0:	d100      	bne.n	fb4 <CMU_ClockFreqGet+0xe8>
     fb2:	e08c      	b.n	10ce <CMU_ClockFreqGet+0x202>
     fb4:	23c8      	movs	r3, #200	; 0xc8
     fb6:	039b      	lsls	r3, r3, #14
     fb8:	4298      	cmp	r0, r3
     fba:	d1cd      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = adcAsyncClkGet(0);
     fbc:	2000      	movs	r0, #0
     fbe:	f7ff ff69 	bl	e94 <adcAsyncClkGet>
      ret /= 1U + ((CMU->ADCCTRL & _CMU_ADCCTRL_ADC0CLKDIV_MASK)
     fc2:	4a4e      	ldr	r2, [pc, #312]	; (10fc <CMU_ClockFreqGet+0x230>)
     fc4:	23ae      	movs	r3, #174	; 0xae
     fc6:	005b      	lsls	r3, r3, #1
     fc8:	58d3      	ldr	r3, [r2, r3]
                   >> _CMU_ADCCTRL_ADC0CLKDIV_SHIFT);
     fca:	2103      	movs	r1, #3
     fcc:	4019      	ands	r1, r3
      ret /= 1U + ((CMU->ADCCTRL & _CMU_ADCCTRL_ADC0CLKDIV_MASK)
     fce:	3101      	adds	r1, #1
     fd0:	f002 f9ca 	bl	3368 <__udivsi3>
      break;
     fd4:	e009      	b.n	fea <CMU_ClockFreqGet+0x11e>
  switch ((unsigned)clock & (CMU_CLK_BRANCH_MASK << CMU_CLK_BRANCH_POS)) {
     fd6:	2390      	movs	r3, #144	; 0x90
     fd8:	039b      	lsls	r3, r3, #14
     fda:	4298      	cmp	r0, r3
     fdc:	d1bc      	bne.n	f58 <CMU_ClockFreqGet+0x8c>
      ret = lfClkGet(cmuClock_LFE);
     fde:	4848      	ldr	r0, [pc, #288]	; (1100 <CMU_ClockFreqGet+0x234>)
     fe0:	f7ff fefc 	bl	ddc <lfClkGet>
      break;
     fe4:	e001      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = SystemHFClockGet();
     fe6:	f001 ff01 	bl	2dec <SystemHFClockGet>
}
     fea:	bd10      	pop	{r4, pc}
      ret = SystemHFClockGet();
     fec:	f001 fefe 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFPERPRESC & _CMU_HFPERPRESC_PRESC_MASK)
     ff0:	4a42      	ldr	r2, [pc, #264]	; (10fc <CMU_ClockFreqGet+0x230>)
     ff2:	2386      	movs	r3, #134	; 0x86
     ff4:	005b      	lsls	r3, r3, #1
     ff6:	58d1      	ldr	r1, [r2, r3]
                   >> _CMU_HFPERPRESC_PRESC_SHIFT);
     ff8:	0a09      	lsrs	r1, r1, #8
     ffa:	05c9      	lsls	r1, r1, #23
     ffc:	0dc9      	lsrs	r1, r1, #23
      ret /= 1U + ((CMU->HFPERPRESC & _CMU_HFPERPRESC_PRESC_MASK)
     ffe:	3101      	adds	r1, #1
    1000:	f002 f9b2 	bl	3368 <__udivsi3>
      break;
    1004:	e7f1      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = SystemHFClockGet();
    1006:	f001 fef1 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFPERPRESCB & _CMU_HFPERPRESCB_PRESC_MASK)
    100a:	4a3c      	ldr	r2, [pc, #240]	; (10fc <CMU_ClockFreqGet+0x230>)
    100c:	238c      	movs	r3, #140	; 0x8c
    100e:	005b      	lsls	r3, r3, #1
    1010:	58d1      	ldr	r1, [r2, r3]
                   >> _CMU_HFPERPRESCB_PRESC_SHIFT);
    1012:	0a09      	lsrs	r1, r1, #8
    1014:	05c9      	lsls	r1, r1, #23
    1016:	0dc9      	lsrs	r1, r1, #23
      ret /= 1U + ((CMU->HFPERPRESCB & _CMU_HFPERPRESCB_PRESC_MASK)
    1018:	3101      	adds	r1, #1
    101a:	f002 f9a5 	bl	3368 <__udivsi3>
      break;
    101e:	e7e4      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = SystemHFClockGet();
    1020:	f001 fee4 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFBUSPRESC & _CMU_HFBUSPRESC_MASK)
    1024:	4a35      	ldr	r2, [pc, #212]	; (10fc <CMU_ClockFreqGet+0x230>)
    1026:	2382      	movs	r3, #130	; 0x82
    1028:	005b      	lsls	r3, r3, #1
    102a:	58d1      	ldr	r1, [r2, r3]
                   >> _CMU_HFBUSPRESC_PRESC_SHIFT);
    102c:	0a09      	lsrs	r1, r1, #8
    102e:	05c9      	lsls	r1, r1, #23
    1030:	0dc9      	lsrs	r1, r1, #23
      ret /= 1U + ((CMU->HFBUSPRESC & _CMU_HFBUSPRESC_MASK)
    1032:	3101      	adds	r1, #1
    1034:	f002 f998 	bl	3368 <__udivsi3>
      break;
    1038:	e7d7      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = SystemHFClockGet();
    103a:	f001 fed7 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFCOREPRESC & _CMU_HFCOREPRESC_PRESC_MASK)
    103e:	4a2f      	ldr	r2, [pc, #188]	; (10fc <CMU_ClockFreqGet+0x230>)
    1040:	2384      	movs	r3, #132	; 0x84
    1042:	005b      	lsls	r3, r3, #1
    1044:	58d1      	ldr	r1, [r2, r3]
                   >> _CMU_HFCOREPRESC_PRESC_SHIFT);
    1046:	0a09      	lsrs	r1, r1, #8
    1048:	05c9      	lsls	r1, r1, #23
    104a:	0dc9      	lsrs	r1, r1, #23
      ret /= 1U + ((CMU->HFCOREPRESC & _CMU_HFCOREPRESC_PRESC_MASK)
    104c:	3101      	adds	r1, #1
    104e:	f002 f98b 	bl	3368 <__udivsi3>
      break;
    1052:	e7ca      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = SystemHFClockGet();
    1054:	f001 feca 	bl	2dec <SystemHFClockGet>
      ret /= 1U + ((CMU->HFEXPPRESC & _CMU_HFEXPPRESC_PRESC_MASK)
    1058:	4a28      	ldr	r2, [pc, #160]	; (10fc <CMU_ClockFreqGet+0x230>)
    105a:	238a      	movs	r3, #138	; 0x8a
    105c:	005b      	lsls	r3, r3, #1
    105e:	58d3      	ldr	r3, [r2, r3]
                   >> _CMU_HFEXPPRESC_PRESC_SHIFT);
    1060:	0a1b      	lsrs	r3, r3, #8
    1062:	211f      	movs	r1, #31
    1064:	4019      	ands	r1, r3
      ret /= 1U + ((CMU->HFEXPPRESC & _CMU_HFEXPPRESC_PRESC_MASK)
    1066:	3101      	adds	r1, #1
    1068:	f002 f97e 	bl	3368 <__udivsi3>
      break;
    106c:	e7bd      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = lfClkGet(cmuClock_LFA);
    106e:	4822      	ldr	r0, [pc, #136]	; (10f8 <CMU_ClockFreqGet+0x22c>)
    1070:	f7ff feb4 	bl	ddc <lfClkGet>
      ret /= SL_Log2ToDiv((CMU->LFAPRESC0 & _CMU_LFAPRESC0_LETIMER0_MASK)
    1074:	4a21      	ldr	r2, [pc, #132]	; (10fc <CMU_ClockFreqGet+0x230>)
    1076:	2390      	movs	r3, #144	; 0x90
    1078:	005b      	lsls	r3, r3, #1
    107a:	58d2      	ldr	r2, [r2, r3]
                          >> _CMU_LFAPRESC0_LETIMER0_SHIFT);
    107c:	0912      	lsrs	r2, r2, #4
      ret /= SL_Log2ToDiv((CMU->LFAPRESC0 & _CMU_LFAPRESC0_LETIMER0_MASK)
    107e:	3b12      	subs	r3, #18
    1080:	3bff      	subs	r3, #255	; 0xff
    1082:	4013      	ands	r3, r2
    1084:	2101      	movs	r1, #1
    1086:	4099      	lsls	r1, r3
    1088:	f002 f96e 	bl	3368 <__udivsi3>
      break;
    108c:	e7ad      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = lfClkGet(cmuClock_LFA);
    108e:	481a      	ldr	r0, [pc, #104]	; (10f8 <CMU_ClockFreqGet+0x22c>)
    1090:	f7ff fea4 	bl	ddc <lfClkGet>
      ret >>= (CMU->LFAPRESC0 & _CMU_LFAPRESC0_LESENSE_MASK)
    1094:	4a19      	ldr	r2, [pc, #100]	; (10fc <CMU_ClockFreqGet+0x230>)
    1096:	2390      	movs	r3, #144	; 0x90
    1098:	005b      	lsls	r3, r3, #1
    109a:	58d2      	ldr	r2, [r2, r3]
              >> _CMU_LFAPRESC0_LESENSE_SHIFT;
    109c:	3b1e      	subs	r3, #30
    109e:	3bff      	subs	r3, #255	; 0xff
    10a0:	4013      	ands	r3, r2
      ret >>= (CMU->LFAPRESC0 & _CMU_LFAPRESC0_LESENSE_MASK)
    10a2:	40d8      	lsrs	r0, r3
      break;
    10a4:	e7a1      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = lfClkGet(cmuClock_LFB);
    10a6:	4817      	ldr	r0, [pc, #92]	; (1104 <CMU_ClockFreqGet+0x238>)
    10a8:	f7ff fe98 	bl	ddc <lfClkGet>
      break;
    10ac:	e79d      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = lfClkGet(cmuClock_LFB);
    10ae:	4815      	ldr	r0, [pc, #84]	; (1104 <CMU_ClockFreqGet+0x238>)
    10b0:	f7ff fe94 	bl	ddc <lfClkGet>
      ret /= SL_Log2ToDiv((CMU->LFBPRESC0 & _CMU_LFBPRESC0_LEUART0_MASK)
    10b4:	4a11      	ldr	r2, [pc, #68]	; (10fc <CMU_ClockFreqGet+0x230>)
    10b6:	2394      	movs	r3, #148	; 0x94
    10b8:	005b      	lsls	r3, r3, #1
    10ba:	58d2      	ldr	r2, [r2, r3]
                          >> _CMU_LFBPRESC0_LEUART0_SHIFT);
    10bc:	0912      	lsrs	r2, r2, #4
      ret /= SL_Log2ToDiv((CMU->LFBPRESC0 & _CMU_LFBPRESC0_LEUART0_MASK)
    10be:	3b26      	subs	r3, #38	; 0x26
    10c0:	3bff      	subs	r3, #255	; 0xff
    10c2:	4013      	ands	r3, r2
    10c4:	2101      	movs	r1, #1
    10c6:	4099      	lsls	r1, r3
    10c8:	f002 f94e 	bl	3368 <__udivsi3>
      break;
    10cc:	e78d      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = lfClkGet(cmuClock_LFB);
    10ce:	480d      	ldr	r0, [pc, #52]	; (1104 <CMU_ClockFreqGet+0x238>)
    10d0:	f7ff fe84 	bl	ddc <lfClkGet>
      ret /= SL_Log2ToDiv(((CMU->LFBPRESC0 & _CMU_LFBPRESC0_CSEN_MASK)
    10d4:	4a09      	ldr	r2, [pc, #36]	; (10fc <CMU_ClockFreqGet+0x230>)
    10d6:	2394      	movs	r3, #148	; 0x94
    10d8:	005b      	lsls	r3, r3, #1
    10da:	58d2      	ldr	r2, [r2, r3]
                           >> _CMU_LFBPRESC0_CSEN_SHIFT) + 4UL);
    10dc:	0a12      	lsrs	r2, r2, #8
    10de:	3b26      	subs	r3, #38	; 0x26
    10e0:	3bff      	subs	r3, #255	; 0xff
    10e2:	4013      	ands	r3, r2
      ret /= SL_Log2ToDiv(((CMU->LFBPRESC0 & _CMU_LFBPRESC0_CSEN_MASK)
    10e4:	3304      	adds	r3, #4
    10e6:	2101      	movs	r1, #1
    10e8:	4099      	lsls	r1, r3
    10ea:	f002 f93d 	bl	3368 <__udivsi3>
      break;
    10ee:	e77c      	b.n	fea <CMU_ClockFreqGet+0x11e>
      ret = auxClkGet();
    10f0:	f7ff fd3a 	bl	b68 <auxClkGet>
      break;
    10f4:	e779      	b.n	fea <CMU_ClockFreqGet+0x11e>
    10f6:	46c0      	nop			; (mov r8, r8)
    10f8:	001e0002 	.word	0x001e0002
    10fc:	400e4000 	.word	0x400e4000
    1100:	00240005 	.word	0x00240005
    1104:	00200003 	.word	0x00200003

00001108 <CMU_ClockPrescSet>:
{
    1108:	b510      	push	{r4, lr}
    110a:	000c      	movs	r4, r1
  prescReg = ((unsigned)clock >> CMU_PRESC_REG_POS) & CMU_PRESC_REG_MASK;
    110c:	0902      	lsrs	r2, r0, #4
    110e:	230f      	movs	r3, #15
    1110:	4013      	ands	r3, r2
  switch (prescReg) {
    1112:	2b0c      	cmp	r3, #12
    1114:	d827      	bhi.n	1166 <CMU_ClockPrescSet+0x5e>
    1116:	009b      	lsls	r3, r3, #2
    1118:	4a9c      	ldr	r2, [pc, #624]	; (138c <CMU_ClockPrescSet+0x284>)
    111a:	58d3      	ldr	r3, [r2, r3]
    111c:	469f      	mov	pc, r3
      flashWaitStateMax();
    111e:	f7ff fd63 	bl	be8 <flashWaitStateMax>
      setHfLeConfig(CMU_MAX_FREQ_HFLE + 1UL);
    1122:	489b      	ldr	r0, [pc, #620]	; (1390 <CMU_ClockPrescSet+0x288>)
    1124:	f7ff fcf6 	bl	b14 <setHfLeConfig>
      hfperClkSafePrescaler();
    1128:	f000 f94e 	bl	13c8 <hfperClkSafePrescaler>
      CMU->HFPRESC = (CMU->HFPRESC & ~_CMU_HFPRESC_PRESC_MASK)
    112c:	4999      	ldr	r1, [pc, #612]	; (1394 <CMU_ClockPrescSet+0x28c>)
    112e:	2280      	movs	r2, #128	; 0x80
    1130:	0052      	lsls	r2, r2, #1
    1132:	588b      	ldr	r3, [r1, r2]
    1134:	4898      	ldr	r0, [pc, #608]	; (1398 <CMU_ClockPrescSet+0x290>)
    1136:	4003      	ands	r3, r0
                     | (presc << _CMU_HFPRESC_PRESC_SHIFT);
    1138:	0224      	lsls	r4, r4, #8
    113a:	431c      	orrs	r4, r3
      CMU->HFPRESC = (CMU->HFPRESC & ~_CMU_HFPRESC_PRESC_MASK)
    113c:	508c      	str	r4, [r1, r2]
      freq = SystemCoreClockGet();
    113e:	f001 fe7f 	bl	2e40 <SystemCoreClockGet>
  return ((*addr) >> bit) & 1;
    1142:	4b96      	ldr	r3, [pc, #600]	; (139c <CMU_ClockPrescSet+0x294>)
    1144:	681b      	ldr	r3, [r3, #0]
 * @brief
 *   Wait for voltage scaling to complete.
 ******************************************************************************/
__STATIC_INLINE void EMU_VScaleWait(void)
{
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    1146:	035b      	lsls	r3, r3, #13
    1148:	d4fb      	bmi.n	1142 <CMU_ClockPrescSet+0x3a>
 ******************************************************************************/
__STATIC_INLINE EMU_VScaleEM01_TypeDef EMU_VScaleGet(void)
{
  EMU_VScaleWait();
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
                                  ((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
    114a:	4b95      	ldr	r3, [pc, #596]	; (13a0 <CMU_ClockPrescSet+0x298>)
    114c:	685b      	ldr	r3, [r3, #4]
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
    114e:	0c1b      	lsrs	r3, r3, #16
    1150:	2103      	movs	r1, #3
    1152:	4019      	ands	r1, r3
      CMU_UpdateWaitStates(freq, (int)VSCALE_DEFAULT);
    1154:	f7ff fd5c 	bl	c10 <CMU_UpdateWaitStates>
      setHfLeConfig(CMU_ClockFreqGet(cmuClock_HFLE));
    1158:	4892      	ldr	r0, [pc, #584]	; (13a4 <CMU_ClockPrescSet+0x29c>)
    115a:	f7ff feb7 	bl	ecc <CMU_ClockFreqGet>
    115e:	f7ff fcd9 	bl	b14 <setHfLeConfig>
      hfperClkOptimizedPrescaler();
    1162:	f000 f945 	bl	13f0 <hfperClkOptimizedPrescaler>
}
    1166:	bd10      	pop	{r4, pc}
      CMU->HFEXPPRESC = (CMU->HFEXPPRESC & ~_CMU_HFEXPPRESC_PRESC_MASK)
    1168:	498a      	ldr	r1, [pc, #552]	; (1394 <CMU_ClockPrescSet+0x28c>)
    116a:	228a      	movs	r2, #138	; 0x8a
    116c:	0052      	lsls	r2, r2, #1
    116e:	588b      	ldr	r3, [r1, r2]
    1170:	4889      	ldr	r0, [pc, #548]	; (1398 <CMU_ClockPrescSet+0x290>)
    1172:	4003      	ands	r3, r0
                        | (presc << _CMU_HFEXPPRESC_PRESC_SHIFT);
    1174:	0224      	lsls	r4, r4, #8
    1176:	431c      	orrs	r4, r3
      CMU->HFEXPPRESC = (CMU->HFEXPPRESC & ~_CMU_HFEXPPRESC_PRESC_MASK)
    1178:	508c      	str	r4, [r1, r2]
      break;
    117a:	e7f4      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      CMU->HFPERPRESC = (CMU->HFPERPRESC & ~_CMU_HFPERPRESC_PRESC_MASK)
    117c:	4985      	ldr	r1, [pc, #532]	; (1394 <CMU_ClockPrescSet+0x28c>)
    117e:	2286      	movs	r2, #134	; 0x86
    1180:	0052      	lsls	r2, r2, #1
    1182:	588b      	ldr	r3, [r1, r2]
    1184:	4888      	ldr	r0, [pc, #544]	; (13a8 <CMU_ClockPrescSet+0x2a0>)
    1186:	4003      	ands	r3, r0
                        | (presc << _CMU_HFPERPRESC_PRESC_SHIFT);
    1188:	0224      	lsls	r4, r4, #8
    118a:	431c      	orrs	r4, r3
      CMU->HFPERPRESC = (CMU->HFPERPRESC & ~_CMU_HFPERPRESC_PRESC_MASK)
    118c:	508c      	str	r4, [r1, r2]
      break;
    118e:	e7ea      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      CMU->HFPERPRESCB = (CMU->HFPERPRESCB & ~_CMU_HFPERPRESCB_PRESC_MASK)
    1190:	4980      	ldr	r1, [pc, #512]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1192:	228c      	movs	r2, #140	; 0x8c
    1194:	0052      	lsls	r2, r2, #1
    1196:	588b      	ldr	r3, [r1, r2]
    1198:	4883      	ldr	r0, [pc, #524]	; (13a8 <CMU_ClockPrescSet+0x2a0>)
    119a:	4003      	ands	r3, r0
                         | (presc << _CMU_HFPERPRESCB_PRESC_SHIFT);
    119c:	0224      	lsls	r4, r4, #8
    119e:	431c      	orrs	r4, r3
      CMU->HFPERPRESCB = (CMU->HFPERPRESCB & ~_CMU_HFPERPRESCB_PRESC_MASK)
    11a0:	508c      	str	r4, [r1, r2]
      break;
    11a2:	e7e0      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      CMU->HFPERPRESCC = (CMU->HFPERPRESCC & ~_CMU_HFPERPRESCC_PRESC_MASK)
    11a4:	497b      	ldr	r1, [pc, #492]	; (1394 <CMU_ClockPrescSet+0x28c>)
    11a6:	228e      	movs	r2, #142	; 0x8e
    11a8:	0052      	lsls	r2, r2, #1
    11aa:	588b      	ldr	r3, [r1, r2]
    11ac:	487e      	ldr	r0, [pc, #504]	; (13a8 <CMU_ClockPrescSet+0x2a0>)
    11ae:	4003      	ands	r3, r0
                         | (presc << _CMU_HFPERPRESCC_PRESC_SHIFT);
    11b0:	0224      	lsls	r4, r4, #8
    11b2:	431c      	orrs	r4, r3
      CMU->HFPERPRESCC = (CMU->HFPERPRESCC & ~_CMU_HFPERPRESCC_PRESC_MASK)
    11b4:	508c      	str	r4, [r1, r2]
      break;
    11b6:	e7d6      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      flashWaitStateMax();
    11b8:	f7ff fd16 	bl	be8 <flashWaitStateMax>
      setHfLeConfig(CMU_MAX_FREQ_HFLE + 1UL);
    11bc:	4874      	ldr	r0, [pc, #464]	; (1390 <CMU_ClockPrescSet+0x288>)
    11be:	f7ff fca9 	bl	b14 <setHfLeConfig>
      CMU->HFCOREPRESC = (CMU->HFCOREPRESC & ~_CMU_HFCOREPRESC_PRESC_MASK)
    11c2:	4974      	ldr	r1, [pc, #464]	; (1394 <CMU_ClockPrescSet+0x28c>)
    11c4:	2284      	movs	r2, #132	; 0x84
    11c6:	0052      	lsls	r2, r2, #1
    11c8:	588b      	ldr	r3, [r1, r2]
    11ca:	4877      	ldr	r0, [pc, #476]	; (13a8 <CMU_ClockPrescSet+0x2a0>)
    11cc:	4003      	ands	r3, r0
                         | (presc << _CMU_HFCOREPRESC_PRESC_SHIFT);
    11ce:	0224      	lsls	r4, r4, #8
    11d0:	431c      	orrs	r4, r3
      CMU->HFCOREPRESC = (CMU->HFCOREPRESC & ~_CMU_HFCOREPRESC_PRESC_MASK)
    11d2:	508c      	str	r4, [r1, r2]
      freq = SystemCoreClockGet();
    11d4:	f001 fe34 	bl	2e40 <SystemCoreClockGet>
    11d8:	4b70      	ldr	r3, [pc, #448]	; (139c <CMU_ClockPrescSet+0x294>)
    11da:	681b      	ldr	r3, [r3, #0]
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    11dc:	035b      	lsls	r3, r3, #13
    11de:	d4fb      	bmi.n	11d8 <CMU_ClockPrescSet+0xd0>
                                  ((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
    11e0:	4b6f      	ldr	r3, [pc, #444]	; (13a0 <CMU_ClockPrescSet+0x298>)
    11e2:	685b      	ldr	r3, [r3, #4]
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
    11e4:	0c1b      	lsrs	r3, r3, #16
    11e6:	2103      	movs	r1, #3
    11e8:	4019      	ands	r1, r3
      CMU_UpdateWaitStates(freq, (int)VSCALE_DEFAULT);
    11ea:	f7ff fd11 	bl	c10 <CMU_UpdateWaitStates>
      setHfLeConfig(CMU_ClockFreqGet(cmuClock_HFLE));
    11ee:	486d      	ldr	r0, [pc, #436]	; (13a4 <CMU_ClockPrescSet+0x29c>)
    11f0:	f7ff fe6c 	bl	ecc <CMU_ClockFreqGet>
    11f4:	f7ff fc8e 	bl	b14 <setHfLeConfig>
      break;
    11f8:	e7b5      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      switch (clock) {
    11fa:	4b6c      	ldr	r3, [pc, #432]	; (13ac <CMU_ClockPrescSet+0x2a4>)
    11fc:	4298      	cmp	r0, r3
    11fe:	d01a      	beq.n	1236 <CMU_ClockPrescSet+0x12e>
    1200:	4b6b      	ldr	r3, [pc, #428]	; (13b0 <CMU_ClockPrescSet+0x2a8>)
    1202:	4298      	cmp	r0, r3
    1204:	d034      	beq.n	1270 <CMU_ClockPrescSet+0x168>
    1206:	4b6b      	ldr	r3, [pc, #428]	; (13b4 <CMU_ClockPrescSet+0x2ac>)
    1208:	4298      	cmp	r0, r3
    120a:	d1ac      	bne.n	1166 <CMU_ClockPrescSet+0x5e>
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    120c:	4a61      	ldr	r2, [pc, #388]	; (1394 <CMU_ClockPrescSet+0x28c>)
    120e:	23a2      	movs	r3, #162	; 0xa2
    1210:	005b      	lsls	r3, r3, #1
    1212:	58d3      	ldr	r3, [r2, r3]
    1214:	07db      	lsls	r3, r3, #31
    1216:	d405      	bmi.n	1224 <CMU_ClockPrescSet+0x11c>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    1218:	4a5e      	ldr	r2, [pc, #376]	; (1394 <CMU_ClockPrescSet+0x28c>)
    121a:	23a0      	movs	r3, #160	; 0xa0
    121c:	005b      	lsls	r3, r3, #1
    121e:	58d3      	ldr	r3, [r2, r3]
    1220:	035b      	lsls	r3, r3, #13
    1222:	d4f9      	bmi.n	1218 <CMU_ClockPrescSet+0x110>
          CMU->LFEPRESC0 = (CMU->LFEPRESC0 & ~_CMU_LFEPRESC0_RTCC_MASK)
    1224:	4a5b      	ldr	r2, [pc, #364]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1226:	2398      	movs	r3, #152	; 0x98
    1228:	005b      	lsls	r3, r3, #1
    122a:	58d0      	ldr	r0, [r2, r3]
    122c:	2103      	movs	r1, #3
    122e:	4388      	bics	r0, r1
                           | (presc << _CMU_LFEPRESC0_RTCC_SHIFT);
    1230:	4320      	orrs	r0, r4
          CMU->LFEPRESC0 = (CMU->LFEPRESC0 & ~_CMU_LFEPRESC0_RTCC_MASK)
    1232:	50d0      	str	r0, [r2, r3]
          break;
    1234:	e797      	b.n	1166 <CMU_ClockPrescSet+0x5e>

  /* Integer prescalers take argument less than 32768. */
  EFM_ASSERT(presc < 32768U);

  /* Count leading zeroes and "reverse" result. */
  log2 = 31UL - __CLZ(presc + (uint32_t) 1);
    1236:	1c48      	adds	r0, r1, #1
    1238:	f002 f99a 	bl	3570 <__clzsi2>
    123c:	21ff      	movs	r1, #255	; 0xff
    123e:	4001      	ands	r1, r0
    1240:	221f      	movs	r2, #31
    1242:	1a51      	subs	r1, r2, r1
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    1244:	4a53      	ldr	r2, [pc, #332]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1246:	23a2      	movs	r3, #162	; 0xa2
    1248:	005b      	lsls	r3, r3, #1
    124a:	58d3      	ldr	r3, [r2, r3]
    124c:	07db      	lsls	r3, r3, #31
    124e:	d405      	bmi.n	125c <CMU_ClockPrescSet+0x154>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    1250:	4a50      	ldr	r2, [pc, #320]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1252:	23a0      	movs	r3, #160	; 0xa0
    1254:	005b      	lsls	r3, r3, #1
    1256:	58d3      	ldr	r3, [r2, r3]
    1258:	075b      	lsls	r3, r3, #29
    125a:	d4f9      	bmi.n	1250 <CMU_ClockPrescSet+0x148>
          CMU->LFAPRESC0 = (CMU->LFAPRESC0 & ~_CMU_LFAPRESC0_LETIMER0_MASK)
    125c:	4c4d      	ldr	r4, [pc, #308]	; (1394 <CMU_ClockPrescSet+0x28c>)
    125e:	2090      	movs	r0, #144	; 0x90
    1260:	0040      	lsls	r0, r0, #1
    1262:	5823      	ldr	r3, [r4, r0]
    1264:	22f0      	movs	r2, #240	; 0xf0
    1266:	4393      	bics	r3, r2
                           | (presc << _CMU_LFAPRESC0_LETIMER0_SHIFT);
    1268:	0109      	lsls	r1, r1, #4
    126a:	430b      	orrs	r3, r1
          CMU->LFAPRESC0 = (CMU->LFAPRESC0 & ~_CMU_LFAPRESC0_LETIMER0_MASK)
    126c:	5023      	str	r3, [r4, r0]
          break;
    126e:	e77a      	b.n	1166 <CMU_ClockPrescSet+0x5e>
    1270:	1c48      	adds	r0, r1, #1
    1272:	f002 f97d 	bl	3570 <__clzsi2>
    1276:	21ff      	movs	r1, #255	; 0xff
    1278:	4001      	ands	r1, r0
    127a:	231f      	movs	r3, #31
    127c:	1a59      	subs	r1, r3, r1
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    127e:	4a45      	ldr	r2, [pc, #276]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1280:	3326      	adds	r3, #38	; 0x26
    1282:	33ff      	adds	r3, #255	; 0xff
    1284:	58d3      	ldr	r3, [r2, r3]
    1286:	07db      	lsls	r3, r3, #31
    1288:	d405      	bmi.n	1296 <CMU_ClockPrescSet+0x18e>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    128a:	4a42      	ldr	r2, [pc, #264]	; (1394 <CMU_ClockPrescSet+0x28c>)
    128c:	23a0      	movs	r3, #160	; 0xa0
    128e:	005b      	lsls	r3, r3, #1
    1290:	58d3      	ldr	r3, [r2, r3]
    1292:	075b      	lsls	r3, r3, #29
    1294:	d4f9      	bmi.n	128a <CMU_ClockPrescSet+0x182>
          CMU->LFAPRESC0 = (CMU->LFAPRESC0 & ~_CMU_LFAPRESC0_LESENSE_MASK)
    1296:	483f      	ldr	r0, [pc, #252]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1298:	2290      	movs	r2, #144	; 0x90
    129a:	0052      	lsls	r2, r2, #1
    129c:	5883      	ldr	r3, [r0, r2]
    129e:	2403      	movs	r4, #3
    12a0:	43a3      	bics	r3, r4
                           | (presc << _CMU_LFAPRESC0_LESENSE_SHIFT);
    12a2:	430b      	orrs	r3, r1
          CMU->LFAPRESC0 = (CMU->LFAPRESC0 & ~_CMU_LFAPRESC0_LESENSE_MASK)
    12a4:	5083      	str	r3, [r0, r2]
          break;
    12a6:	e75e      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      switch (clock) {
    12a8:	4b43      	ldr	r3, [pc, #268]	; (13b8 <CMU_ClockPrescSet+0x2b0>)
    12aa:	4298      	cmp	r0, r3
    12ac:	d020      	beq.n	12f0 <CMU_ClockPrescSet+0x1e8>
    12ae:	4b43      	ldr	r3, [pc, #268]	; (13bc <CMU_ClockPrescSet+0x2b4>)
    12b0:	4298      	cmp	r0, r3
    12b2:	d000      	beq.n	12b6 <CMU_ClockPrescSet+0x1ae>
    12b4:	e757      	b.n	1166 <CMU_ClockPrescSet+0x5e>
    12b6:	1c48      	adds	r0, r1, #1
    12b8:	f002 f95a 	bl	3570 <__clzsi2>
    12bc:	21ff      	movs	r1, #255	; 0xff
    12be:	4001      	ands	r1, r0
          presc = CMU_PrescToLog2(presc) - 4U;
    12c0:	221b      	movs	r2, #27
    12c2:	1a51      	subs	r1, r2, r1
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    12c4:	4a33      	ldr	r2, [pc, #204]	; (1394 <CMU_ClockPrescSet+0x28c>)
    12c6:	23a2      	movs	r3, #162	; 0xa2
    12c8:	005b      	lsls	r3, r3, #1
    12ca:	58d3      	ldr	r3, [r2, r3]
    12cc:	07db      	lsls	r3, r3, #31
    12ce:	d405      	bmi.n	12dc <CMU_ClockPrescSet+0x1d4>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    12d0:	4a30      	ldr	r2, [pc, #192]	; (1394 <CMU_ClockPrescSet+0x28c>)
    12d2:	23a0      	movs	r3, #160	; 0xa0
    12d4:	005b      	lsls	r3, r3, #1
    12d6:	58d3      	ldr	r3, [r2, r3]
    12d8:	065b      	lsls	r3, r3, #25
    12da:	d4f9      	bmi.n	12d0 <CMU_ClockPrescSet+0x1c8>
          CMU->LFBPRESC0 = (CMU->LFBPRESC0 & ~_CMU_LFBPRESC0_CSEN_MASK)
    12dc:	4c2d      	ldr	r4, [pc, #180]	; (1394 <CMU_ClockPrescSet+0x28c>)
    12de:	2094      	movs	r0, #148	; 0x94
    12e0:	0040      	lsls	r0, r0, #1
    12e2:	5823      	ldr	r3, [r4, r0]
    12e4:	4a36      	ldr	r2, [pc, #216]	; (13c0 <CMU_ClockPrescSet+0x2b8>)
    12e6:	4013      	ands	r3, r2
                           | (presc << _CMU_LFBPRESC0_CSEN_SHIFT);
    12e8:	0209      	lsls	r1, r1, #8
    12ea:	430b      	orrs	r3, r1
          CMU->LFBPRESC0 = (CMU->LFBPRESC0 & ~_CMU_LFBPRESC0_CSEN_MASK)
    12ec:	5023      	str	r3, [r4, r0]
          break;
    12ee:	e73a      	b.n	1166 <CMU_ClockPrescSet+0x5e>
    12f0:	1c48      	adds	r0, r1, #1
    12f2:	f002 f93d 	bl	3570 <__clzsi2>
    12f6:	21ff      	movs	r1, #255	; 0xff
    12f8:	4001      	ands	r1, r0
    12fa:	221f      	movs	r2, #31
    12fc:	1a51      	subs	r1, r2, r1
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    12fe:	4a25      	ldr	r2, [pc, #148]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1300:	23a2      	movs	r3, #162	; 0xa2
    1302:	005b      	lsls	r3, r3, #1
    1304:	58d3      	ldr	r3, [r2, r3]
    1306:	07db      	lsls	r3, r3, #31
    1308:	d405      	bmi.n	1316 <CMU_ClockPrescSet+0x20e>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    130a:	4a22      	ldr	r2, [pc, #136]	; (1394 <CMU_ClockPrescSet+0x28c>)
    130c:	23a0      	movs	r3, #160	; 0xa0
    130e:	005b      	lsls	r3, r3, #1
    1310:	58d3      	ldr	r3, [r2, r3]
    1312:	065b      	lsls	r3, r3, #25
    1314:	d4f9      	bmi.n	130a <CMU_ClockPrescSet+0x202>
          CMU->LFBPRESC0 = (CMU->LFBPRESC0 & ~_CMU_LFBPRESC0_LEUART0_MASK)
    1316:	4c1f      	ldr	r4, [pc, #124]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1318:	2094      	movs	r0, #148	; 0x94
    131a:	0040      	lsls	r0, r0, #1
    131c:	5823      	ldr	r3, [r4, r0]
    131e:	2230      	movs	r2, #48	; 0x30
    1320:	4393      	bics	r3, r2
                           | (presc << _CMU_LFBPRESC0_LEUART0_SHIFT);
    1322:	0109      	lsls	r1, r1, #4
    1324:	430b      	orrs	r3, r1
          CMU->LFBPRESC0 = (CMU->LFBPRESC0 & ~_CMU_LFBPRESC0_LEUART0_MASK)
    1326:	5023      	str	r3, [r4, r0]
          break;
    1328:	e71d      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      switch (clock) {
    132a:	4b22      	ldr	r3, [pc, #136]	; (13b4 <CMU_ClockPrescSet+0x2ac>)
    132c:	4298      	cmp	r0, r3
    132e:	d000      	beq.n	1332 <CMU_ClockPrescSet+0x22a>
    1330:	e719      	b.n	1166 <CMU_ClockPrescSet+0x5e>
  if ((CMU->FREEZE & CMU_FREEZE_REGFREEZE) != 0UL) {
    1332:	4a18      	ldr	r2, [pc, #96]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1334:	23a2      	movs	r3, #162	; 0xa2
    1336:	005b      	lsls	r3, r3, #1
    1338:	58d3      	ldr	r3, [r2, r3]
    133a:	07db      	lsls	r3, r3, #31
    133c:	d405      	bmi.n	134a <CMU_ClockPrescSet+0x242>
  while ((CMU->SYNCBUSY & mask) != 0UL) {
    133e:	4a15      	ldr	r2, [pc, #84]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1340:	23a0      	movs	r3, #160	; 0xa0
    1342:	005b      	lsls	r3, r3, #1
    1344:	58d3      	ldr	r3, [r2, r3]
    1346:	035b      	lsls	r3, r3, #13
    1348:	d4f9      	bmi.n	133e <CMU_ClockPrescSet+0x236>
          CMU->LFEPRESC0 = (CMU->LFEPRESC0 & ~_CMU_LFEPRESC0_RTCC_MASK)
    134a:	4a12      	ldr	r2, [pc, #72]	; (1394 <CMU_ClockPrescSet+0x28c>)
    134c:	2398      	movs	r3, #152	; 0x98
    134e:	005b      	lsls	r3, r3, #1
    1350:	58d0      	ldr	r0, [r2, r3]
    1352:	2103      	movs	r1, #3
    1354:	4388      	bics	r0, r1
                           | (presc << _CMU_LFEPRESC0_RTCC_SHIFT);
    1356:	4320      	orrs	r0, r4
          CMU->LFEPRESC0 = (CMU->LFEPRESC0 & ~_CMU_LFEPRESC0_RTCC_MASK)
    1358:	50d0      	str	r0, [r2, r3]
          break;
    135a:	e704      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      switch (clock) {
    135c:	4b19      	ldr	r3, [pc, #100]	; (13c4 <CMU_ClockPrescSet+0x2bc>)
    135e:	4298      	cmp	r0, r3
    1360:	d000      	beq.n	1364 <CMU_ClockPrescSet+0x25c>
    1362:	e700      	b.n	1166 <CMU_ClockPrescSet+0x5e>
          CMU->ADCCTRL = (CMU->ADCCTRL & ~_CMU_ADCCTRL_ADC0CLKDIV_MASK)
    1364:	4a0b      	ldr	r2, [pc, #44]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1366:	23ae      	movs	r3, #174	; 0xae
    1368:	005b      	lsls	r3, r3, #1
    136a:	58d0      	ldr	r0, [r2, r3]
    136c:	2103      	movs	r1, #3
    136e:	4388      	bics	r0, r1
                         | (presc << _CMU_ADCCTRL_ADC0CLKDIV_SHIFT);
    1370:	4320      	orrs	r0, r4
          CMU->ADCCTRL = (CMU->ADCCTRL & ~_CMU_ADCCTRL_ADC0CLKDIV_MASK)
    1372:	50d0      	str	r0, [r2, r3]
          break;
    1374:	e6f7      	b.n	1166 <CMU_ClockPrescSet+0x5e>
      CMU->HFBUSPRESC = (CMU->HFBUSPRESC & ~_CMU_HFBUSPRESC_MASK)
    1376:	4907      	ldr	r1, [pc, #28]	; (1394 <CMU_ClockPrescSet+0x28c>)
    1378:	2282      	movs	r2, #130	; 0x82
    137a:	0052      	lsls	r2, r2, #1
    137c:	5888      	ldr	r0, [r1, r2]
    137e:	4b0a      	ldr	r3, [pc, #40]	; (13a8 <CMU_ClockPrescSet+0x2a0>)
    1380:	4003      	ands	r3, r0
                        | (presc << _CMU_HFBUSPRESC_PRESC_SHIFT);
    1382:	0220      	lsls	r0, r4, #8
    1384:	4318      	orrs	r0, r3
      CMU->HFBUSPRESC = (CMU->HFBUSPRESC & ~_CMU_HFBUSPRESC_MASK)
    1386:	5088      	str	r0, [r1, r2]
}
    1388:	e6ed      	b.n	1166 <CMU_ClockPrescSet+0x5e>
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	000060bc 	.word	0x000060bc
    1390:	01e84801 	.word	0x01e84801
    1394:	400e4000 	.word	0x400e4000
    1398:	ffffe0ff 	.word	0xffffe0ff
    139c:	400e3004 	.word	0x400e3004
    13a0:	400e3000 	.word	0x400e3000
    13a4:	000a0500 	.word	0x000a0500
    13a8:	fffe00ff 	.word	0xfffe00ff
    13ac:	00161680 	.word	0x00161680
    13b0:	002e0680 	.word	0x002e0680
    13b4:	001409a0 	.word	0x001409a0
    13b8:	001a1790 	.word	0x001a1790
    13bc:	00302790 	.word	0x00302790
    13c0:	fffffcff 	.word	0xfffffcff
    13c4:	003200b8 	.word	0x003200b8

000013c8 <hfperClkSafePrescaler>:
{
    13c8:	b510      	push	{r4, lr}
  CMU_ClockPrescSet(cmuClock_HFPER, 3U);
    13ca:	2103      	movs	r1, #3
    13cc:	4805      	ldr	r0, [pc, #20]	; (13e4 <hfperClkSafePrescaler+0x1c>)
    13ce:	f7ff fe9b 	bl	1108 <CMU_ClockPrescSet>
  CMU_ClockPrescSet(cmuClock_HFPERB, 3U);
    13d2:	2103      	movs	r1, #3
    13d4:	4804      	ldr	r0, [pc, #16]	; (13e8 <hfperClkSafePrescaler+0x20>)
    13d6:	f7ff fe97 	bl	1108 <CMU_ClockPrescSet>
  CMU_ClockPrescSet(cmuClock_HFPERC, 3U);
    13da:	2103      	movs	r1, #3
    13dc:	4803      	ldr	r0, [pc, #12]	; (13ec <hfperClkSafePrescaler+0x24>)
    13de:	f7ff fe93 	bl	1108 <CMU_ClockPrescSet>
}
    13e2:	bd10      	pop	{r4, pc}
    13e4:	00054140 	.word	0x00054140
    13e8:	00074150 	.word	0x00074150
    13ec:	00094160 	.word	0x00094160

000013f0 <hfperClkOptimizedPrescaler>:
{
    13f0:	b570      	push	{r4, r5, r6, lr}
  hfClkFreq = SystemHFClockGet();
    13f2:	f001 fcfb 	bl	2dec <SystemHFClockGet>
    13f6:	0004      	movs	r4, r0
    13f8:	4b1d      	ldr	r3, [pc, #116]	; (1470 <hfperClkOptimizedPrescaler+0x80>)
    13fa:	681b      	ldr	r3, [r3, #0]
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    13fc:	035b      	lsls	r3, r3, #13
    13fe:	d4fb      	bmi.n	13f8 <hfperClkOptimizedPrescaler+0x8>
                                  ((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
    1400:	4b1c      	ldr	r3, [pc, #112]	; (1474 <hfperClkOptimizedPrescaler+0x84>)
    1402:	685a      	ldr	r2, [r3, #4]
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
    1404:	0c12      	lsrs	r2, r2, #16
    1406:	2303      	movs	r3, #3
    1408:	4013      	ands	r3, r2
  if ( EMU_VScaleGet() == emuVScaleEM01_LowPower) {
    140a:	2b02      	cmp	r3, #2
    140c:	d01b      	beq.n	1446 <hfperClkOptimizedPrescaler+0x56>
    divisor = (hfClkFreq + 50000000U - 1U) / 50000000U;
    140e:	491a      	ldr	r1, [pc, #104]	; (1478 <hfperClkOptimizedPrescaler+0x88>)
    1410:	4b1a      	ldr	r3, [pc, #104]	; (147c <hfperClkOptimizedPrescaler+0x8c>)
    1412:	18e0      	adds	r0, r4, r3
    1414:	f001 ffa8 	bl	3368 <__udivsi3>
    1418:	1e05      	subs	r5, r0, #0
    if (divisor > 0U) {
    141a:	d000      	beq.n	141e <hfperClkOptimizedPrescaler+0x2e>
      divisor--;
    141c:	3d01      	subs	r5, #1
    CMU_ClockPrescSet(cmuClock_HFPER, divisor);
    141e:	0029      	movs	r1, r5
    1420:	4817      	ldr	r0, [pc, #92]	; (1480 <hfperClkOptimizedPrescaler+0x90>)
    1422:	f7ff fe71 	bl	1108 <CMU_ClockPrescSet>
    CMU_ClockPrescSet(cmuClock_HFPERC, divisor);
    1426:	0029      	movs	r1, r5
    1428:	4816      	ldr	r0, [pc, #88]	; (1484 <hfperClkOptimizedPrescaler+0x94>)
    142a:	f7ff fe6d 	bl	1108 <CMU_ClockPrescSet>
    divisor = (hfClkFreq + 72000000U - 1U) / 72000000U;
    142e:	4b16      	ldr	r3, [pc, #88]	; (1488 <hfperClkOptimizedPrescaler+0x98>)
    1430:	18e0      	adds	r0, r4, r3
    1432:	4916      	ldr	r1, [pc, #88]	; (148c <hfperClkOptimizedPrescaler+0x9c>)
    1434:	f001 ff98 	bl	3368 <__udivsi3>
    1438:	1e01      	subs	r1, r0, #0
    if (divisor > 0U) {
    143a:	d000      	beq.n	143e <hfperClkOptimizedPrescaler+0x4e>
      divisor--;
    143c:	3901      	subs	r1, #1
    CMU_ClockPrescSet(cmuClock_HFPERB, divisor);
    143e:	4814      	ldr	r0, [pc, #80]	; (1490 <hfperClkOptimizedPrescaler+0xa0>)
    1440:	f7ff fe62 	bl	1108 <CMU_ClockPrescSet>
}
    1444:	bd70      	pop	{r4, r5, r6, pc}
    divisor = (hfClkFreq + 20000000U - 1U) / 20000000U; // ceil(x)
    1446:	4b13      	ldr	r3, [pc, #76]	; (1494 <hfperClkOptimizedPrescaler+0xa4>)
    1448:	18e0      	adds	r0, r4, r3
    144a:	4913      	ldr	r1, [pc, #76]	; (1498 <hfperClkOptimizedPrescaler+0xa8>)
    144c:	f001 ff8c 	bl	3368 <__udivsi3>
    1450:	1e04      	subs	r4, r0, #0
    if (divisor > 0U) {
    1452:	d000      	beq.n	1456 <hfperClkOptimizedPrescaler+0x66>
      divisor--;                                        // Convert to prescaler
    1454:	3c01      	subs	r4, #1
    CMU_ClockPrescSet(cmuClock_HFPER, divisor);
    1456:	0021      	movs	r1, r4
    1458:	4809      	ldr	r0, [pc, #36]	; (1480 <hfperClkOptimizedPrescaler+0x90>)
    145a:	f7ff fe55 	bl	1108 <CMU_ClockPrescSet>
    CMU_ClockPrescSet(cmuClock_HFPERB, divisor);
    145e:	0021      	movs	r1, r4
    1460:	480b      	ldr	r0, [pc, #44]	; (1490 <hfperClkOptimizedPrescaler+0xa0>)
    1462:	f7ff fe51 	bl	1108 <CMU_ClockPrescSet>
    CMU_ClockPrescSet(cmuClock_HFPERC, divisor);
    1466:	0021      	movs	r1, r4
    1468:	4806      	ldr	r0, [pc, #24]	; (1484 <hfperClkOptimizedPrescaler+0x94>)
    146a:	f7ff fe4d 	bl	1108 <CMU_ClockPrescSet>
    146e:	e7e9      	b.n	1444 <hfperClkOptimizedPrescaler+0x54>
    1470:	400e3004 	.word	0x400e3004
    1474:	400e3000 	.word	0x400e3000
    1478:	02faf080 	.word	0x02faf080
    147c:	02faf07f 	.word	0x02faf07f
    1480:	00054140 	.word	0x00054140
    1484:	00094160 	.word	0x00094160
    1488:	044aa1ff 	.word	0x044aa1ff
    148c:	044aa200 	.word	0x044aa200
    1490:	00074150 	.word	0x00074150
    1494:	01312cff 	.word	0x01312cff
    1498:	01312d00 	.word	0x01312d00

0000149c <CMU_HFRCOBandGet>:
 * @return
 *   HFRCO frequency.
 ******************************************************************************/
CMU_HFRCOFreq_TypeDef CMU_HFRCOBandGet(void)
{
  return (CMU_HFRCOFreq_TypeDef)SystemHfrcoFreq;
    149c:	4b01      	ldr	r3, [pc, #4]	; (14a4 <CMU_HFRCOBandGet+0x8>)
    149e:	6818      	ldr	r0, [r3, #0]
}
    14a0:	4770      	bx	lr
    14a2:	46c0      	nop			; (mov r8, r8)
    14a4:	20000030 	.word	0x20000030

000014a8 <CMU_OscillatorTuningGet>:
 ******************************************************************************/
uint32_t CMU_OscillatorTuningGet(CMU_Osc_TypeDef osc)
{
  uint32_t ret;

  switch (osc) {
    14a8:	2803      	cmp	r0, #3
    14aa:	d00a      	beq.n	14c2 <CMU_OscillatorTuningGet+0x1a>
    14ac:	2804      	cmp	r0, #4
    14ae:	d00d      	beq.n	14cc <CMU_OscillatorTuningGet+0x24>
    14b0:	2801      	cmp	r0, #1
    14b2:	d001      	beq.n	14b8 <CMU_OscillatorTuningGet+0x10>
                                   );
      break;
#endif

    default:
      ret = 0;
    14b4:	2000      	movs	r0, #0
      EFM_ASSERT(false);
      break;
  }

  return ret;
    14b6:	e003      	b.n	14c0 <CMU_OscillatorTuningGet+0x18>
      ret = (CMU->LFRCOCTRL & _CMU_LFRCOCTRL_TUNING_MASK)
    14b8:	4b07      	ldr	r3, [pc, #28]	; (14d8 <CMU_OscillatorTuningGet+0x30>)
    14ba:	6a18      	ldr	r0, [r3, #32]
    14bc:	05c0      	lsls	r0, r0, #23
    14be:	0dc0      	lsrs	r0, r0, #23
}
    14c0:	4770      	bx	lr
      ret = (CMU->HFRCOCTRL & _CMU_HFRCOCTRL_TUNING_MASK)
    14c2:	4b05      	ldr	r3, [pc, #20]	; (14d8 <CMU_OscillatorTuningGet+0x30>)
    14c4:	691b      	ldr	r3, [r3, #16]
    14c6:	207f      	movs	r0, #127	; 0x7f
    14c8:	4018      	ands	r0, r3
      break;
    14ca:	e7f9      	b.n	14c0 <CMU_OscillatorTuningGet+0x18>
      ret = (CMU->AUXHFRCOCTRL & _CMU_AUXHFRCOCTRL_TUNING_MASK)
    14cc:	4b02      	ldr	r3, [pc, #8]	; (14d8 <CMU_OscillatorTuningGet+0x30>)
    14ce:	699b      	ldr	r3, [r3, #24]
    14d0:	207f      	movs	r0, #127	; 0x7f
    14d2:	4018      	ands	r0, r3
      break;
    14d4:	e7f4      	b.n	14c0 <CMU_OscillatorTuningGet+0x18>
    14d6:	46c0      	nop			; (mov r8, r8)
    14d8:	400e4000 	.word	0x400e4000

000014dc <CMU_OscillatorTuningSet>:
{
#if defined(_CMU_HFXOSTEADYSTATECTRL_REGISH_MASK)
  uint32_t regIshUpper;
#endif

  switch (osc) {
    14dc:	2803      	cmp	r0, #3
    14de:	d011      	beq.n	1504 <CMU_OscillatorTuningSet+0x28>
    14e0:	2804      	cmp	r0, #4
    14e2:	d01c      	beq.n	151e <CMU_OscillatorTuningSet+0x42>
    14e4:	2801      	cmp	r0, #1
    14e6:	d000      	beq.n	14ea <CMU_OscillatorTuningSet+0xe>

    default:
      EFM_ASSERT(false);
      break;
  }
}
    14e8:	4770      	bx	lr
      val &= (_CMU_LFRCOCTRL_TUNING_MASK >> _CMU_LFRCOCTRL_TUNING_SHIFT);
    14ea:	05c9      	lsls	r1, r1, #23
    14ec:	0dc9      	lsrs	r1, r1, #23
    14ee:	4b12      	ldr	r3, [pc, #72]	; (1538 <CMU_OscillatorTuningSet+0x5c>)
    14f0:	681b      	ldr	r3, [r3, #0]
      while (BUS_RegBitRead(&CMU->SYNCBUSY,
    14f2:	015b      	lsls	r3, r3, #5
    14f4:	d4fb      	bmi.n	14ee <CMU_OscillatorTuningSet+0x12>
      CMU->LFRCOCTRL = (CMU->LFRCOCTRL & ~(_CMU_LFRCOCTRL_TUNING_MASK))
    14f6:	4a11      	ldr	r2, [pc, #68]	; (153c <CMU_OscillatorTuningSet+0x60>)
    14f8:	6a13      	ldr	r3, [r2, #32]
    14fa:	0a5b      	lsrs	r3, r3, #9
    14fc:	025b      	lsls	r3, r3, #9
                       | (val << _CMU_LFRCOCTRL_TUNING_SHIFT);
    14fe:	4319      	orrs	r1, r3
      CMU->LFRCOCTRL = (CMU->LFRCOCTRL & ~(_CMU_LFRCOCTRL_TUNING_MASK))
    1500:	6211      	str	r1, [r2, #32]
      break;
    1502:	e7f1      	b.n	14e8 <CMU_OscillatorTuningSet+0xc>
      val &= (_CMU_HFRCOCTRL_TUNING_MASK >> _CMU_HFRCOCTRL_TUNING_SHIFT);
    1504:	227f      	movs	r2, #127	; 0x7f
    1506:	400a      	ands	r2, r1
    1508:	4b0b      	ldr	r3, [pc, #44]	; (1538 <CMU_OscillatorTuningSet+0x5c>)
    150a:	681b      	ldr	r3, [r3, #0]
      while (BUS_RegBitRead(&CMU->SYNCBUSY,
    150c:	01db      	lsls	r3, r3, #7
    150e:	d4fb      	bmi.n	1508 <CMU_OscillatorTuningSet+0x2c>
      CMU->HFRCOCTRL = (CMU->HFRCOCTRL & ~(_CMU_HFRCOCTRL_TUNING_MASK))
    1510:	4b0a      	ldr	r3, [pc, #40]	; (153c <CMU_OscillatorTuningSet+0x60>)
    1512:	6919      	ldr	r1, [r3, #16]
    1514:	207f      	movs	r0, #127	; 0x7f
    1516:	4381      	bics	r1, r0
                       | (val << _CMU_HFRCOCTRL_TUNING_SHIFT);
    1518:	4311      	orrs	r1, r2
      CMU->HFRCOCTRL = (CMU->HFRCOCTRL & ~(_CMU_HFRCOCTRL_TUNING_MASK))
    151a:	6119      	str	r1, [r3, #16]
      break;
    151c:	e7e4      	b.n	14e8 <CMU_OscillatorTuningSet+0xc>
      val &= (_CMU_AUXHFRCOCTRL_TUNING_MASK >> _CMU_AUXHFRCOCTRL_TUNING_SHIFT);
    151e:	227f      	movs	r2, #127	; 0x7f
    1520:	400a      	ands	r2, r1
    1522:	4b05      	ldr	r3, [pc, #20]	; (1538 <CMU_OscillatorTuningSet+0x5c>)
    1524:	681b      	ldr	r3, [r3, #0]
      while (BUS_RegBitRead(&CMU->SYNCBUSY,
    1526:	019b      	lsls	r3, r3, #6
    1528:	d4fb      	bmi.n	1522 <CMU_OscillatorTuningSet+0x46>
      CMU->AUXHFRCOCTRL = (CMU->AUXHFRCOCTRL & ~(_CMU_AUXHFRCOCTRL_TUNING_MASK))
    152a:	4b04      	ldr	r3, [pc, #16]	; (153c <CMU_OscillatorTuningSet+0x60>)
    152c:	6999      	ldr	r1, [r3, #24]
    152e:	207f      	movs	r0, #127	; 0x7f
    1530:	4381      	bics	r1, r0
                          | (val << _CMU_AUXHFRCOCTRL_TUNING_SHIFT);
    1532:	4311      	orrs	r1, r2
      CMU->AUXHFRCOCTRL = (CMU->AUXHFRCOCTRL & ~(_CMU_AUXHFRCOCTRL_TUNING_MASK))
    1534:	6199      	str	r1, [r3, #24]
}
    1536:	e7d7      	b.n	14e8 <CMU_OscillatorTuningSet+0xc>
    1538:	400e4140 	.word	0x400e4140
    153c:	400e4000 	.word	0x400e4000

00001540 <CMU_OscillatorTuningWait>:
  return (CMU->HFXOCTRL & _CMU_HFXOCTRL_PEAKDETMODE_MASK)
    1540:	4b0b      	ldr	r3, [pc, #44]	; (1570 <CMU_OscillatorTuningWait+0x30>)
    1542:	6a5a      	ldr	r2, [r3, #36]	; 0x24
         >> _CMU_HFXOCTRL_PEAKDETMODE_SHIFT;
    1544:	0912      	lsrs	r2, r2, #4
    1546:	2303      	movs	r3, #3
    1548:	4013      	ands	r3, r2
  EFM_ASSERT(osc == cmuOsc_HFXO);

  /* Currently implemented for HFXO with PEAKDETSHUNTOPTMODE only. */
  (void)osc;

  if (getHfxoTuningMode() == HFXO_TUNING_MODE_AUTO) {
    154a:	2b01      	cmp	r3, #1
    154c:	d004      	beq.n	1558 <CMU_OscillatorTuningWait+0x18>
    waitFlags = HFXO_TUNING_READY_FLAGS;
  } else {
    /* Set wait flags for each command and wait. */
    switch (mode) {
    154e:	2900      	cmp	r1, #0
    1550:	d10c      	bne.n	156c <CMU_OscillatorTuningWait+0x2c>
      case cmuHFXOTuningMode_ShuntCommand:
        waitFlags = CMU_STATUS_HFXOSHUNTOPTRDY;
        break;
#endif
      case cmuHFXOTuningMode_Auto:
        waitFlags = HFXO_TUNING_READY_FLAGS;
    1552:	2280      	movs	r2, #128	; 0x80
    1554:	03d2      	lsls	r2, r2, #15
    1556:	e001      	b.n	155c <CMU_OscillatorTuningWait+0x1c>
    waitFlags = HFXO_TUNING_READY_FLAGS;
    1558:	2280      	movs	r2, #128	; 0x80
    155a:	03d2      	lsls	r2, r2, #15
        waitFlags = _CMU_STATUS_MASK;
        EFM_ASSERT(false);
        break;
    }
  }
  while ((CMU->STATUS & waitFlags) != waitFlags) {
    155c:	4904      	ldr	r1, [pc, #16]	; (1570 <CMU_OscillatorTuningWait+0x30>)
    155e:	2390      	movs	r3, #144	; 0x90
    1560:	58cb      	ldr	r3, [r1, r3]
    1562:	4013      	ands	r3, r2
    1564:	4293      	cmp	r3, r2
    1566:	d1f9      	bne.n	155c <CMU_OscillatorTuningWait+0x1c>
  if ((waitFlags & CMU_STATUS_HFXOPEAKDETRDY) != 0UL) {
    return (CMU->IF & CMU_IF_HFXOPEAKDETERR) != 0UL ? true : false;
  }
#endif
  return true;
}
    1568:	2001      	movs	r0, #1
    156a:	4770      	bx	lr
        waitFlags = _CMU_STATUS_MASK;
    156c:	4a01      	ldr	r2, [pc, #4]	; (1574 <CMU_OscillatorTuningWait+0x34>)
    156e:	e7f5      	b.n	155c <CMU_OscillatorTuningWait+0x1c>
    1570:	400e4000 	.word	0x400e4000
    1574:	3a4133ff 	.word	0x3a4133ff

00001578 <CMU_OscillatorEnable>:
{
    1578:	b5f0      	push	{r4, r5, r6, r7, lr}
    157a:	46c6      	mov	lr, r8
    157c:	b500      	push	{lr}
  switch (osc) {
    157e:	2804      	cmp	r0, #4
    1580:	d900      	bls.n	1584 <CMU_OscillatorEnable+0xc>
    1582:	e080      	b.n	1686 <CMU_OscillatorEnable+0x10e>
    1584:	0083      	lsls	r3, r0, #2
    1586:	4c41      	ldr	r4, [pc, #260]	; (168c <CMU_OscillatorEnable+0x114>)
    1588:	58e3      	ldr	r3, [r4, r3]
    158a:	469f      	mov	pc, r3
      disBit = CMU_OSCENCMD_HFRCODIS;
    158c:	2302      	movs	r3, #2
      enBit  = CMU_OSCENCMD_HFRCOEN;
    158e:	2601      	movs	r6, #1
      ensBitPos = _CMU_STATUS_HFRCOENS_SHIFT;
    1590:	2400      	movs	r4, #0
      rdyBitPos = _CMU_STATUS_HFRCORDY_SHIFT;
    1592:	2501      	movs	r5, #1
    1594:	e014      	b.n	15c0 <CMU_OscillatorEnable+0x48>
      disBit = CMU_OSCENCMD_AUXHFRCODIS;
    1596:	2320      	movs	r3, #32
      enBit  = CMU_OSCENCMD_AUXHFRCOEN;
    1598:	2610      	movs	r6, #16
      ensBitPos = _CMU_STATUS_AUXHFRCOENS_SHIFT;
    159a:	2404      	movs	r4, #4
      rdyBitPos = _CMU_STATUS_AUXHFRCORDY_SHIFT;
    159c:	2505      	movs	r5, #5
      break;
    159e:	e00f      	b.n	15c0 <CMU_OscillatorEnable+0x48>
      disBit = CMU_OSCENCMD_LFRCODIS;
    15a0:	2380      	movs	r3, #128	; 0x80
      enBit  = CMU_OSCENCMD_LFRCOEN;
    15a2:	2640      	movs	r6, #64	; 0x40
      ensBitPos = _CMU_STATUS_LFRCOENS_SHIFT;
    15a4:	2406      	movs	r4, #6
      rdyBitPos = _CMU_STATUS_LFRCORDY_SHIFT;
    15a6:	2507      	movs	r5, #7
      break;
    15a8:	e00a      	b.n	15c0 <CMU_OscillatorEnable+0x48>
      disBit = CMU_OSCENCMD_LFXODIS;
    15aa:	2380      	movs	r3, #128	; 0x80
    15ac:	009b      	lsls	r3, r3, #2
      enBit  = CMU_OSCENCMD_LFXOEN;
    15ae:	2680      	movs	r6, #128	; 0x80
    15b0:	0076      	lsls	r6, r6, #1
      ensBitPos = _CMU_STATUS_LFXOENS_SHIFT;
    15b2:	2408      	movs	r4, #8
      rdyBitPos = _CMU_STATUS_LFXORDY_SHIFT;
    15b4:	2509      	movs	r5, #9
      break;
    15b6:	e003      	b.n	15c0 <CMU_OscillatorEnable+0x48>
      disBit = CMU_OSCENCMD_HFXODIS;
    15b8:	2308      	movs	r3, #8
      enBit  = CMU_OSCENCMD_HFXOEN;
    15ba:	2604      	movs	r6, #4
      ensBitPos = _CMU_STATUS_HFXOENS_SHIFT;
    15bc:	2402      	movs	r4, #2
      rdyBitPos = _CMU_STATUS_HFXORDY_SHIFT;
    15be:	2503      	movs	r5, #3
  if (enable) {
    15c0:	2900      	cmp	r1, #0
    15c2:	d04e      	beq.n	1662 <CMU_OscillatorEnable+0xea>
    if (osc == cmuOsc_HFXO) {
    15c4:	2802      	cmp	r0, #2
    15c6:	d02d      	beq.n	1624 <CMU_OscillatorEnable+0xac>
    bool firstHfxoEnable = false;
    15c8:	2100      	movs	r1, #0
    CMU->OSCENCMD = enBit;
    15ca:	4b31      	ldr	r3, [pc, #196]	; (1690 <CMU_OscillatorEnable+0x118>)
    15cc:	661e      	str	r6, [r3, #96]	; 0x60
    15ce:	4b31      	ldr	r3, [pc, #196]	; (1694 <CMU_OscillatorEnable+0x11c>)
    15d0:	681b      	ldr	r3, [r3, #0]
    15d2:	40e3      	lsrs	r3, r4
    while (BUS_RegBitRead(&CMU->STATUS, ensBitPos) == 0UL) {
    15d4:	07db      	lsls	r3, r3, #31
    15d6:	d5fa      	bpl.n	15ce <CMU_OscillatorEnable+0x56>
    if (wait) {
    15d8:	2a00      	cmp	r2, #0
    15da:	d054      	beq.n	1686 <CMU_OscillatorEnable+0x10e>
    15dc:	4b2d      	ldr	r3, [pc, #180]	; (1694 <CMU_OscillatorEnable+0x11c>)
    15de:	681b      	ldr	r3, [r3, #0]
    15e0:	40eb      	lsrs	r3, r5
      while (BUS_RegBitRead(&CMU->STATUS, rdyBitPos) == 0UL) {
    15e2:	07db      	lsls	r3, r3, #31
    15e4:	d5fa      	bpl.n	15dc <CMU_OscillatorEnable+0x64>
      if ((osc == cmuOsc_HFXO) && firstHfxoEnable) {
    15e6:	2802      	cmp	r0, #2
    15e8:	d14d      	bne.n	1686 <CMU_OscillatorEnable+0x10e>
    15ea:	2900      	cmp	r1, #0
    15ec:	d04b      	beq.n	1686 <CMU_OscillatorEnable+0x10e>
        if ((CMU->HFXOCTRL & _CMU_HFXOCTRL_MODE_MASK)
    15ee:	4b28      	ldr	r3, [pc, #160]	; (1690 <CMU_OscillatorEnable+0x118>)
    15f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    15f2:	2303      	movs	r3, #3
    15f4:	4013      	ands	r3, r2
    15f6:	2b03      	cmp	r3, #3
    15f8:	d12f      	bne.n	165a <CMU_OscillatorEnable+0xe2>
        hfxoTrimStatus = CMU_OscillatorTuningGet(cmuOsc_HFXO);
    15fa:	2002      	movs	r0, #2
    15fc:	f7ff ff54 	bl	14a8 <CMU_OscillatorTuningGet>
    1600:	0004      	movs	r4, r0
        CMU_OscillatorEnable(cmuOsc_HFXO, false, true);
    1602:	2201      	movs	r2, #1
    1604:	2100      	movs	r1, #0
    1606:	2002      	movs	r0, #2
    1608:	f7ff ffb6 	bl	1578 <CMU_OscillatorEnable>
        CMU_OscillatorTuningSet(cmuOsc_HFXO, hfxoTrimStatus);
    160c:	0021      	movs	r1, r4
    160e:	2002      	movs	r0, #2
    1610:	f7ff ff64 	bl	14dc <CMU_OscillatorTuningSet>
        CMU->OSCENCMD = enBit;
    1614:	4b1e      	ldr	r3, [pc, #120]	; (1690 <CMU_OscillatorEnable+0x118>)
    1616:	661e      	str	r6, [r3, #96]	; 0x60
    1618:	4b1e      	ldr	r3, [pc, #120]	; (1694 <CMU_OscillatorEnable+0x11c>)
    161a:	681b      	ldr	r3, [r3, #0]
    161c:	40eb      	lsrs	r3, r5
        while (BUS_RegBitRead(&CMU->STATUS, rdyBitPos) == 0UL) {
    161e:	07db      	lsls	r3, r3, #31
    1620:	d5fa      	bpl.n	1618 <CMU_OscillatorEnable+0xa0>
    1622:	e030      	b.n	1686 <CMU_OscillatorEnable+0x10e>
  return (CMU->HFXOCTRL & _CMU_HFXOCTRL_PEAKDETMODE_MASK)
    1624:	4b1a      	ldr	r3, [pc, #104]	; (1690 <CMU_OscillatorEnable+0x118>)
    1626:	6a5f      	ldr	r7, [r3, #36]	; 0x24
         >> _CMU_HFXOCTRL_PEAKDETMODE_SHIFT;
    1628:	093f      	lsrs	r7, r7, #4
    162a:	2303      	movs	r3, #3
    162c:	403b      	ands	r3, r7
      if (getHfxoTuningMode() == HFXO_TUNING_MODE_AUTO) {
    162e:	2b01      	cmp	r3, #1
    1630:	d001      	beq.n	1636 <CMU_OscillatorEnable+0xbe>
    bool firstHfxoEnable = false;
    1632:	2100      	movs	r1, #0
    1634:	e7c9      	b.n	15ca <CMU_OscillatorEnable+0x52>
        EFM_ASSERT((EMU->PWRCTRL & EMU_PWRCTRL_REGPWRSEL_DVDD) != 0UL);
    1636:	4b18      	ldr	r3, [pc, #96]	; (1698 <CMU_OscillatorEnable+0x120>)
    1638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
        if ((CMU->HFXOCTRL & (_CMU_HFXOCTRL_MODE_MASK)) == CMU_HFXOCTRL_MODE_DIGEXTCLK) {
    163a:	4b15      	ldr	r3, [pc, #84]	; (1690 <CMU_OscillatorEnable+0x118>)
    163c:	6a5f      	ldr	r7, [r3, #36]	; 0x24
    163e:	2303      	movs	r3, #3
    1640:	403b      	ands	r3, r7
    1642:	2b03      	cmp	r3, #3
    1644:	d1c1      	bne.n	15ca <CMU_OscillatorEnable+0x52>
  CMU->HFXOCTRL = (CMU->HFXOCTRL & ~_CMU_HFXOCTRL_PEAKDETMODE_MASK)
    1646:	4b12      	ldr	r3, [pc, #72]	; (1690 <CMU_OscillatorEnable+0x118>)
    1648:	4698      	mov	r8, r3
    164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    164c:	2730      	movs	r7, #48	; 0x30
    164e:	43bb      	bics	r3, r7
                  | (mode << _CMU_HFXOCTRL_PEAKDETMODE_SHIFT);
    1650:	3f10      	subs	r7, #16
    1652:	433b      	orrs	r3, r7
  CMU->HFXOCTRL = (CMU->HFXOCTRL & ~_CMU_HFXOCTRL_PEAKDETMODE_MASK)
    1654:	4647      	mov	r7, r8
    1656:	627b      	str	r3, [r7, #36]	; 0x24
    1658:	e7b7      	b.n	15ca <CMU_OscillatorEnable+0x52>
          (void)CMU_OscillatorTuningWait(cmuOsc_HFXO, cmuHFXOTuningMode_Auto);
    165a:	2100      	movs	r1, #0
    165c:	f7ff ff70 	bl	1540 <CMU_OscillatorTuningWait>
    1660:	e7cb      	b.n	15fa <CMU_OscillatorEnable+0x82>
    CMU->OSCENCMD = disBit;
    1662:	490b      	ldr	r1, [pc, #44]	; (1690 <CMU_OscillatorEnable+0x118>)
    1664:	660b      	str	r3, [r1, #96]	; 0x60
    while ((CMU->STATUS & (0x1 << ensBitPos)) != 0U) {
    1666:	490a      	ldr	r1, [pc, #40]	; (1690 <CMU_OscillatorEnable+0x118>)
    1668:	2390      	movs	r3, #144	; 0x90
    166a:	58c9      	ldr	r1, [r1, r3]
    166c:	3b8f      	subs	r3, #143	; 0x8f
    166e:	40a3      	lsls	r3, r4
    1670:	420b      	tst	r3, r1
    1672:	d1f8      	bne.n	1666 <CMU_OscillatorEnable+0xee>
    if (wait) {
    1674:	2a00      	cmp	r2, #0
    1676:	d006      	beq.n	1686 <CMU_OscillatorEnable+0x10e>
      while ((CMU->STATUS & (0x1 << rdyBitPos)) != 0U) {
    1678:	4a05      	ldr	r2, [pc, #20]	; (1690 <CMU_OscillatorEnable+0x118>)
    167a:	2390      	movs	r3, #144	; 0x90
    167c:	58d2      	ldr	r2, [r2, r3]
    167e:	3b8f      	subs	r3, #143	; 0x8f
    1680:	40ab      	lsls	r3, r5
    1682:	4213      	tst	r3, r2
    1684:	d1f8      	bne.n	1678 <CMU_OscillatorEnable+0x100>
}
    1686:	bc04      	pop	{r2}
    1688:	4690      	mov	r8, r2
    168a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    168c:	000060f0 	.word	0x000060f0
    1690:	400e4000 	.word	0x400e4000
    1694:	400e4090 	.word	0x400e4090
    1698:	400e3000 	.word	0x400e3000

0000169c <CMU_ClockSelectSet>:
{
    169c:	b570      	push	{r4, r5, r6, lr}
    169e:	0005      	movs	r5, r0
    16a0:	000c      	movs	r4, r1
  if (clock == cmuClock_HF) {
    16a2:	2811      	cmp	r0, #17
    16a4:	d009      	beq.n	16ba <CMU_ClockSelectSet+0x1e>
  uint32_t              vScaleFrequency = 0; /* Use default. */
    16a6:	2600      	movs	r6, #0
  selRegId = ((unsigned)clock >> CMU_SEL_REG_POS) & CMU_SEL_REG_MASK;
    16a8:	200f      	movs	r0, #15
    16aa:	4028      	ands	r0, r5
  switch (selRegId) {
    16ac:	2808      	cmp	r0, #8
    16ae:	d900      	bls.n	16b2 <CMU_ClockSelectSet+0x16>
    16b0:	e08c      	b.n	17cc <CMU_ClockSelectSet+0x130>
    16b2:	0080      	lsls	r0, r0, #2
    16b4:	4b5e      	ldr	r3, [pc, #376]	; (1830 <CMU_ClockSelectSet+0x194>)
    16b6:	581b      	ldr	r3, [r3, r0]
    16b8:	469f      	mov	pc, r3
    if (ref == cmuSelect_HFXO) {
    16ba:	2904      	cmp	r1, #4
    16bc:	d003      	beq.n	16c6 <CMU_ClockSelectSet+0x2a>
    } else if ((ref == cmuSelect_HFRCO)
    16be:	2905      	cmp	r1, #5
    16c0:	d00b      	beq.n	16da <CMU_ClockSelectSet+0x3e>
  uint32_t              vScaleFrequency = 0; /* Use default. */
    16c2:	2600      	movs	r6, #0
    16c4:	e7f0      	b.n	16a8 <CMU_ClockSelectSet+0xc>
      vScaleFrequency = SystemHFXOClockGet();
    16c6:	f001 fbcf 	bl	2e68 <SystemHFXOClockGet>
    16ca:	0006      	movs	r6, r0
    if (vScaleFrequency != 0UL) {
    16cc:	2e00      	cmp	r6, #0
    16ce:	d0eb      	beq.n	16a8 <CMU_ClockSelectSet+0xc>
      EMU_VScaleEM01ByClock(vScaleFrequency, false);
    16d0:	2100      	movs	r1, #0
    16d2:	0030      	movs	r0, r6
    16d4:	f000 f900 	bl	18d8 <EMU_VScaleEM01ByClock>
    16d8:	e7e6      	b.n	16a8 <CMU_ClockSelectSet+0xc>
               && ((uint32_t)CMU_HFRCOBandGet()
    16da:	f7ff fedf 	bl	149c <CMU_HFRCOBandGet>
    16de:	0006      	movs	r6, r0
    16e0:	4b54      	ldr	r3, [pc, #336]	; (1834 <CMU_ClockSelectSet+0x198>)
    16e2:	4298      	cmp	r0, r3
    16e4:	d8f2      	bhi.n	16cc <CMU_ClockSelectSet+0x30>
  uint32_t              vScaleFrequency = 0; /* Use default. */
    16e6:	2600      	movs	r6, #0
    16e8:	e7de      	b.n	16a8 <CMU_ClockSelectSet+0xc>
      selReg = (selReg == NULL) ? &CMU->LFBCLKSEL : selReg;
    16ea:	4d53      	ldr	r5, [pc, #332]	; (1838 <CMU_ClockSelectSet+0x19c>)
    16ec:	e04a      	b.n	1784 <CMU_ClockSelectSet+0xe8>
      switch (ref) {
    16ee:	2c0c      	cmp	r4, #12
    16f0:	d86c      	bhi.n	17cc <CMU_ClockSelectSet+0x130>
    16f2:	00a4      	lsls	r4, r4, #2
    16f4:	4b51      	ldr	r3, [pc, #324]	; (183c <CMU_ClockSelectSet+0x1a0>)
    16f6:	591b      	ldr	r3, [r3, r4]
    16f8:	469f      	mov	pc, r3
          osc = cmuOsc_LFXO;
    16fa:	2000      	movs	r0, #0
          select = CMU_HFCLKSEL_HF_LFXO;
    16fc:	2404      	movs	r4, #4
    16fe:	e010      	b.n	1722 <CMU_ClockSelectSet+0x86>
          setHfLeConfig(CMU_MAX_FREQ_HFLE + 1UL);
    1700:	484f      	ldr	r0, [pc, #316]	; (1840 <CMU_ClockSelectSet+0x1a4>)
    1702:	f7ff fa07 	bl	b14 <setHfLeConfig>
          osc = cmuOsc_HFXO;
    1706:	2002      	movs	r0, #2
          select = CMU_HFCLKSEL_HF_HFXO;
    1708:	2402      	movs	r4, #2
    170a:	e00a      	b.n	1722 <CMU_ClockSelectSet+0x86>
          setHfLeConfig(CMU_MAX_FREQ_HFLE + 1UL);
    170c:	484c      	ldr	r0, [pc, #304]	; (1840 <CMU_ClockSelectSet+0x1a4>)
    170e:	f7ff fa01 	bl	b14 <setHfLeConfig>
          osc = cmuOsc_HFRCO;
    1712:	2003      	movs	r0, #3
          select = CMU_HFCLKSEL_HF_HFRCO;
    1714:	2401      	movs	r4, #1
    1716:	e004      	b.n	1722 <CMU_ClockSelectSet+0x86>
          osc = cmuOsc_LFRCO;
    1718:	2001      	movs	r0, #1
          select = CMU_HFCLKSEL_HF_LFRCO;
    171a:	2403      	movs	r4, #3
    171c:	e001      	b.n	1722 <CMU_ClockSelectSet+0x86>
          osc = cmuOsc_HFRCO;
    171e:	2003      	movs	r0, #3
          select = CMU_HFCLKSEL_HF_HFRCODIV2;
    1720:	2405      	movs	r4, #5
        CMU_OscillatorEnable(osc, true, true);
    1722:	2201      	movs	r2, #1
    1724:	2101      	movs	r1, #1
    1726:	f7ff ff27 	bl	1578 <CMU_OscillatorEnable>
      flashWaitStateMax();
    172a:	f7ff fa5d 	bl	be8 <flashWaitStateMax>
      hfperClkSafePrescaler();
    172e:	f7ff fe4b 	bl	13c8 <hfperClkSafePrescaler>
      if (vScaleFrequency != 0UL) {
    1732:	2e00      	cmp	r6, #0
    1734:	d003      	beq.n	173e <CMU_ClockSelectSet+0xa2>
    1736:	4b43      	ldr	r3, [pc, #268]	; (1844 <CMU_ClockSelectSet+0x1a8>)
    1738:	681b      	ldr	r3, [r3, #0]
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    173a:	035b      	lsls	r3, r3, #13
    173c:	d4fb      	bmi.n	1736 <CMU_ClockSelectSet+0x9a>
      CMU->HFCLKSEL = select;
    173e:	4b42      	ldr	r3, [pc, #264]	; (1848 <CMU_ClockSelectSet+0x1ac>)
    1740:	675c      	str	r4, [r3, #116]	; 0x74
      setHfLeConfig(CMU_ClockFreqGet(cmuClock_HFLE));
    1742:	4842      	ldr	r0, [pc, #264]	; (184c <CMU_ClockSelectSet+0x1b0>)
    1744:	f7ff fbc2 	bl	ecc <CMU_ClockFreqGet>
    1748:	f7ff f9e4 	bl	b14 <setHfLeConfig>
      freq = SystemCoreClockGet();
    174c:	f001 fb78 	bl	2e40 <SystemCoreClockGet>
    1750:	4b3c      	ldr	r3, [pc, #240]	; (1844 <CMU_ClockSelectSet+0x1a8>)
    1752:	681b      	ldr	r3, [r3, #0]
    1754:	035b      	lsls	r3, r3, #13
    1756:	d4fb      	bmi.n	1750 <CMU_ClockSelectSet+0xb4>
                                  ((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
    1758:	4b3d      	ldr	r3, [pc, #244]	; (1850 <CMU_ClockSelectSet+0x1b4>)
    175a:	685b      	ldr	r3, [r3, #4]
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
    175c:	0c1b      	lsrs	r3, r3, #16
    175e:	2103      	movs	r1, #3
    1760:	4019      	ands	r1, r3
      CMU_UpdateWaitStates(freq, (int)VSCALE_DEFAULT);
    1762:	f7ff fa55 	bl	c10 <CMU_UpdateWaitStates>
      if (vScaleFrequency == 0UL) {
    1766:	2e00      	cmp	r6, #0
    1768:	d004      	beq.n	1774 <CMU_ClockSelectSet+0xd8>
      hfperClkOptimizedPrescaler();
    176a:	f7ff fe41 	bl	13f0 <hfperClkOptimizedPrescaler>
      break;
    176e:	e02d      	b.n	17cc <CMU_ClockSelectSet+0x130>
          select = CMU_HFCLKSEL_HF_CLKIN0;
    1770:	2407      	movs	r4, #7
    1772:	e7da      	b.n	172a <CMU_ClockSelectSet+0x8e>
        EMU_VScaleEM01ByClock(0, true);
    1774:	2101      	movs	r1, #1
    1776:	2000      	movs	r0, #0
    1778:	f000 f8ae 	bl	18d8 <EMU_VScaleEM01ByClock>
    177c:	e7f5      	b.n	176a <CMU_ClockSelectSet+0xce>
      selReg = (selReg == NULL) ? &CMU->LFECLKSEL : selReg;
    177e:	4d35      	ldr	r5, [pc, #212]	; (1854 <CMU_ClockSelectSet+0x1b8>)
    1780:	e000      	b.n	1784 <CMU_ClockSelectSet+0xe8>
  switch (selRegId) {
    1782:	4d35      	ldr	r5, [pc, #212]	; (1858 <CMU_ClockSelectSet+0x1bc>)
      switch (ref) {
    1784:	2c0a      	cmp	r4, #10
    1786:	d821      	bhi.n	17cc <CMU_ClockSelectSet+0x130>
    1788:	00a4      	lsls	r4, r4, #2
    178a:	4b34      	ldr	r3, [pc, #208]	; (185c <CMU_ClockSelectSet+0x1c0>)
    178c:	591b      	ldr	r3, [r3, r4]
    178e:	469f      	mov	pc, r3
          tmp = _CMU_LFACLKSEL_LFA_DISABLED;
    1790:	2300      	movs	r3, #0
    1792:	e01a      	b.n	17ca <CMU_ClockSelectSet+0x12e>
          CMU_OscillatorEnable(cmuOsc_LFXO, true, true);
    1794:	2201      	movs	r2, #1
    1796:	2101      	movs	r1, #1
    1798:	2000      	movs	r0, #0
    179a:	f7ff feed 	bl	1578 <CMU_OscillatorEnable>
          tmp = _CMU_LFACLKSEL_LFA_LFXO;
    179e:	2302      	movs	r3, #2
          break;
    17a0:	e013      	b.n	17ca <CMU_ClockSelectSet+0x12e>
          CMU_OscillatorEnable(cmuOsc_LFRCO, true, true);
    17a2:	2201      	movs	r2, #1
    17a4:	2101      	movs	r1, #1
    17a6:	2001      	movs	r0, #1
    17a8:	f7ff fee6 	bl	1578 <CMU_OscillatorEnable>
          tmp = _CMU_LFACLKSEL_LFA_LFRCO;
    17ac:	2301      	movs	r3, #1
          break;
    17ae:	e00c      	b.n	17ca <CMU_ClockSelectSet+0x12e>
          setHfLeConfig(SystemCoreClockGet());
    17b0:	f001 fb46 	bl	2e40 <SystemCoreClockGet>
    17b4:	f7ff f9ae 	bl	b14 <setHfLeConfig>
  uint32_t tmp = *addr;
    17b8:	4a29      	ldr	r2, [pc, #164]	; (1860 <CMU_ClockSelectSet+0x1c4>)
    17ba:	6813      	ldr	r3, [r2, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
    17bc:	2101      	movs	r1, #1
    17be:	438b      	bics	r3, r1
    17c0:	430b      	orrs	r3, r1
    17c2:	6013      	str	r3, [r2, #0]
          tmp = _CMU_LFBCLKSEL_LFB_HFCLKLE;
    17c4:	2303      	movs	r3, #3
          break;
    17c6:	e000      	b.n	17ca <CMU_ClockSelectSet+0x12e>
          tmp = _CMU_LFACLKSEL_LFA_ULFRCO;
    17c8:	2304      	movs	r3, #4
      *selReg = tmp;
    17ca:	602b      	str	r3, [r5, #0]
}
    17cc:	bd70      	pop	{r4, r5, r6, pc}
      switch (ref) {
    17ce:	2c07      	cmp	r4, #7
    17d0:	d005      	beq.n	17de <CMU_ClockSelectSet+0x142>
    17d2:	2c09      	cmp	r4, #9
    17d4:	d1fa      	bne.n	17cc <CMU_ClockSelectSet+0x130>
          CMU->DBGCLKSEL = CMU_DBGCLKSEL_DBG_HFCLK;
    17d6:	4b1c      	ldr	r3, [pc, #112]	; (1848 <CMU_ClockSelectSet+0x1ac>)
    17d8:	2201      	movs	r2, #1
    17da:	671a      	str	r2, [r3, #112]	; 0x70
          break;
    17dc:	e7f6      	b.n	17cc <CMU_ClockSelectSet+0x130>
          CMU->DBGCLKSEL = CMU_DBGCLKSEL_DBG_AUXHFRCO;
    17de:	4b1a      	ldr	r3, [pc, #104]	; (1848 <CMU_ClockSelectSet+0x1ac>)
    17e0:	2200      	movs	r2, #0
    17e2:	671a      	str	r2, [r3, #112]	; 0x70
          break;
    17e4:	e7f2      	b.n	17cc <CMU_ClockSelectSet+0x130>
      switch (ref) {
    17e6:	2c04      	cmp	r4, #4
    17e8:	d01a      	beq.n	1820 <CMU_ClockSelectSet+0x184>
    17ea:	d905      	bls.n	17f8 <CMU_ClockSelectSet+0x15c>
    17ec:	2c07      	cmp	r4, #7
    17ee:	d010      	beq.n	1812 <CMU_ClockSelectSet+0x176>
    17f0:	2c08      	cmp	r4, #8
    17f2:	d1eb      	bne.n	17cc <CMU_ClockSelectSet+0x130>
          tmp = _CMU_ADCCTRL_ADC0CLKSEL_HFSRCCLK;
    17f4:	2203      	movs	r2, #3
    17f6:	e002      	b.n	17fe <CMU_ClockSelectSet+0x162>
      switch (ref) {
    17f8:	2c01      	cmp	r4, #1
    17fa:	d1e7      	bne.n	17cc <CMU_ClockSelectSet+0x130>
          tmp = _CMU_ADCCTRL_ADC0CLKSEL_DISABLED;
    17fc:	2200      	movs	r2, #0
      CMU->ADCCTRL = (CMU->ADCCTRL & ~_CMU_ADCCTRL_ADC0CLKSEL_MASK)
    17fe:	4812      	ldr	r0, [pc, #72]	; (1848 <CMU_ClockSelectSet+0x1ac>)
    1800:	21ae      	movs	r1, #174	; 0xae
    1802:	0049      	lsls	r1, r1, #1
    1804:	5843      	ldr	r3, [r0, r1]
    1806:	2430      	movs	r4, #48	; 0x30
    1808:	43a3      	bics	r3, r4
                     | (tmp << _CMU_ADCCTRL_ADC0CLKSEL_SHIFT);
    180a:	0112      	lsls	r2, r2, #4
    180c:	4313      	orrs	r3, r2
      CMU->ADCCTRL = (CMU->ADCCTRL & ~_CMU_ADCCTRL_ADC0CLKSEL_MASK)
    180e:	5043      	str	r3, [r0, r1]
      break;
    1810:	e7dc      	b.n	17cc <CMU_ClockSelectSet+0x130>
          CMU_OscillatorEnable(cmuOsc_AUXHFRCO, true, true);
    1812:	2201      	movs	r2, #1
    1814:	2101      	movs	r1, #1
    1816:	2004      	movs	r0, #4
    1818:	f7ff feae 	bl	1578 <CMU_OscillatorEnable>
          tmp = _CMU_ADCCTRL_ADC0CLKSEL_AUXHFRCO;
    181c:	2201      	movs	r2, #1
          break;
    181e:	e7ee      	b.n	17fe <CMU_ClockSelectSet+0x162>
          CMU_OscillatorEnable(cmuOsc_HFXO, true, true);
    1820:	2201      	movs	r2, #1
    1822:	2101      	movs	r1, #1
    1824:	2002      	movs	r0, #2
    1826:	f7ff fea7 	bl	1578 <CMU_OscillatorEnable>
          tmp = _CMU_ADCCTRL_ADC0CLKSEL_HFXO;
    182a:	2202      	movs	r2, #2
          break;
    182c:	e7e7      	b.n	17fe <CMU_ClockSelectSet+0x162>
    182e:	46c0      	nop			; (mov r8, r8)
    1830:	00006104 	.word	0x00006104
    1834:	01312d00 	.word	0x01312d00
    1838:	400e4084 	.word	0x400e4084
    183c:	00006128 	.word	0x00006128
    1840:	01e84801 	.word	0x01e84801
    1844:	400e3004 	.word	0x400e3004
    1848:	400e4000 	.word	0x400e4000
    184c:	000a0500 	.word	0x000a0500
    1850:	400e3000 	.word	0x400e3000
    1854:	400e4088 	.word	0x400e4088
    1858:	400e4080 	.word	0x400e4080
    185c:	0000615c 	.word	0x0000615c
    1860:	400e40b0 	.word	0x400e40b0

00001864 <CORE_CriticalDisableIrq>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1864:	b672      	cpsid	i
 *   (Fault exception handlers will still be enabled).
 ******************************************************************************/
SL_WEAK void CORE_CriticalDisableIrq(void)
{
  __disable_irq();
}
    1866:	4770      	bx	lr

00001868 <CORE_CriticalEnableIrq>:
  __ASM volatile ("cpsie i" : : : "memory");
    1868:	b662      	cpsie	i
 *   Enable interrupts by clearing PRIMASK.
 ******************************************************************************/
SL_WEAK void CORE_CriticalEnableIrq(void)
{
  __enable_irq();
}
    186a:	4770      	bx	lr

0000186c <EMU_VScaleEM01>:
 * @note
 *  This function ignores @ref vScaleEM01LowPowerVoltageEnable set from @ref
 *  EMU_EM01Init().
 ******************************************************************************/
void EMU_VScaleEM01(EMU_VScaleEM01_TypeDef voltage, bool wait)
{
    186c:	b570      	push	{r4, r5, r6, lr}
    186e:	0006      	movs	r6, r0
    1870:	000d      	movs	r5, r1
  uint32_t hfSrcClockFrequency;
  uint32_t hfPresc = 1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
    1872:	4a16      	ldr	r2, [pc, #88]	; (18cc <EMU_VScaleEM01+0x60>)
    1874:	2380      	movs	r3, #128	; 0x80
    1876:	005b      	lsls	r3, r3, #1
    1878:	58d3      	ldr	r3, [r2, r3]
                           >> _CMU_HFPRESC_PRESC_SHIFT);
  uint32_t hfFreq = SystemHFClockGet();
    187a:	f001 fab7 	bl	2dec <SystemHFClockGet>
    187e:	0004      	movs	r4, r0
  return ((*addr) >> bit) & 1;
    1880:	4b13      	ldr	r3, [pc, #76]	; (18d0 <EMU_VScaleEM01+0x64>)
    1882:	681b      	ldr	r3, [r3, #0]
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    1884:	035b      	lsls	r3, r3, #13
    1886:	d4fb      	bmi.n	1880 <EMU_VScaleEM01+0x14>
                                  ((EMU->STATUS & _EMU_STATUS_VSCALE_MASK)
    1888:	4b12      	ldr	r3, [pc, #72]	; (18d4 <EMU_VScaleEM01+0x68>)
    188a:	685a      	ldr	r2, [r3, #4]
  return (EMU_VScaleEM01_TypeDef)((uint32_t)
    188c:	0c12      	lsrs	r2, r2, #16
    188e:	2303      	movs	r3, #3
    1890:	4013      	ands	r3, r2
  EMU_VScaleEM01_TypeDef current = EMU_VScaleGet();

  if (current == voltage) {
    1892:	429e      	cmp	r6, r3
    1894:	d00f      	beq.n	18b6 <EMU_VScaleEM01+0x4a>
    return;
  }

  hfSrcClockFrequency = hfFreq * hfPresc;

  if (voltage == emuVScaleEM01_LowPower) {
    1896:	2e02      	cmp	r6, #2
    1898:	d00e      	beq.n	18b8 <EMU_VScaleEM01+0x4c>
  return EMU_CMD_EM01VSCALE0 << (_EMU_STATUS_VSCALE_VSCALE0 - (uint32_t)level);
    189a:	2202      	movs	r2, #2
    189c:	1b92      	subs	r2, r2, r6
    189e:	2310      	movs	r3, #16
    18a0:	4093      	lsls	r3, r2
    EFM_ASSERT(hfSrcClockFrequency <= CMU_VSCALEEM01_LOWPOWER_VOLTAGE_CLOCK_MAX);
    /* Update wait states before scaling down voltage. */
    CMU_UpdateWaitStates(hfFreq, (int)emuVScaleEM01_LowPower);
  }

  EMU->CMD = vScaleEM01Cmd(voltage);
    18a2:	4a0c      	ldr	r2, [pc, #48]	; (18d4 <EMU_VScaleEM01+0x68>)
    18a4:	6113      	str	r3, [r2, #16]

  if (wait) {
    18a6:	2d00      	cmp	r5, #0
    18a8:	d003      	beq.n	18b2 <EMU_VScaleEM01+0x46>
    18aa:	4b09      	ldr	r3, [pc, #36]	; (18d0 <EMU_VScaleEM01+0x64>)
    18ac:	681b      	ldr	r3, [r3, #0]
  while (BUS_RegBitRead(&EMU->STATUS, _EMU_STATUS_VSCALEBUSY_SHIFT) != 0U) {
    18ae:	035b      	lsls	r3, r3, #13
    18b0:	d4fb      	bmi.n	18aa <EMU_VScaleEM01+0x3e>
    EMU_VScaleWait();
  }

  if (voltage == emuVScaleEM01_HighPerformance) {
    18b2:	2e00      	cmp	r6, #0
    18b4:	d005      	beq.n	18c2 <EMU_VScaleEM01+0x56>
    /* Update wait states after scaling up voltage. */
    CMU_UpdateWaitStates(hfFreq, (int)emuVScaleEM01_HighPerformance);
  }
}
    18b6:	bd70      	pop	{r4, r5, r6, pc}
    CMU_UpdateWaitStates(hfFreq, (int)emuVScaleEM01_LowPower);
    18b8:	2102      	movs	r1, #2
    18ba:	0020      	movs	r0, r4
    18bc:	f7ff f9a8 	bl	c10 <CMU_UpdateWaitStates>
    18c0:	e7eb      	b.n	189a <EMU_VScaleEM01+0x2e>
    CMU_UpdateWaitStates(hfFreq, (int)emuVScaleEM01_HighPerformance);
    18c2:	2100      	movs	r1, #0
    18c4:	0020      	movs	r0, r4
    18c6:	f7ff f9a3 	bl	c10 <CMU_UpdateWaitStates>
    18ca:	e7f4      	b.n	18b6 <EMU_VScaleEM01+0x4a>
    18cc:	400e4000 	.word	0x400e4000
    18d0:	400e3004 	.word	0x400e3004
    18d4:	400e3000 	.word	0x400e3000

000018d8 <EMU_VScaleEM01ByClock>:
{
    18d8:	b570      	push	{r4, r5, r6, lr}
    18da:	000d      	movs	r5, r1
  uint32_t hfPresc = 1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
    18dc:	4a0f      	ldr	r2, [pc, #60]	; (191c <EMU_VScaleEM01ByClock+0x44>)
    18de:	2380      	movs	r3, #128	; 0x80
    18e0:	005b      	lsls	r3, r3, #1
    18e2:	58d2      	ldr	r2, [r2, r3]
                           >> _CMU_HFPRESC_PRESC_SHIFT);
    18e4:	0a12      	lsrs	r2, r2, #8
    18e6:	3be1      	subs	r3, #225	; 0xe1
    18e8:	4013      	ands	r3, r2
  uint32_t hfPresc = 1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
    18ea:	1c5c      	adds	r4, r3, #1
  if (clockFrequency == 0U) {
    18ec:	2800      	cmp	r0, #0
    18ee:	d00b      	beq.n	1908 <EMU_VScaleEM01ByClock+0x30>
  if (vScaleEM01Config.vScaleEM01LowPowerVoltageEnable
    18f0:	4b0b      	ldr	r3, [pc, #44]	; (1920 <EMU_VScaleEM01ByClock+0x48>)
    18f2:	781b      	ldrb	r3, [r3, #0]
    18f4:	2b00      	cmp	r3, #0
    18f6:	d002      	beq.n	18fe <EMU_VScaleEM01ByClock+0x26>
      && (hfSrcClockFrequency < CMU_VSCALEEM01_LOWPOWER_VOLTAGE_CLOCK_MAX)) {
    18f8:	4b0a      	ldr	r3, [pc, #40]	; (1924 <EMU_VScaleEM01ByClock+0x4c>)
    18fa:	4298      	cmp	r0, r3
    18fc:	d908      	bls.n	1910 <EMU_VScaleEM01ByClock+0x38>
    EMU_VScaleEM01(emuVScaleEM01_HighPerformance, wait);
    18fe:	0029      	movs	r1, r5
    1900:	2000      	movs	r0, #0
    1902:	f7ff ffb3 	bl	186c <EMU_VScaleEM01>
}
    1906:	bd70      	pop	{r4, r5, r6, pc}
    hfSrcClockFrequency = SystemHFClockGet() * hfPresc;
    1908:	f001 fa70 	bl	2dec <SystemHFClockGet>
    190c:	4360      	muls	r0, r4
    190e:	e7ef      	b.n	18f0 <EMU_VScaleEM01ByClock+0x18>
    EMU_VScaleEM01(emuVScaleEM01_LowPower, wait);
    1910:	0029      	movs	r1, r5
    1912:	2002      	movs	r0, #2
    1914:	f7ff ffaa 	bl	186c <EMU_VScaleEM01>
    1918:	e7f5      	b.n	1906 <EMU_VScaleEM01ByClock+0x2e>
    191a:	46c0      	nop			; (mov r8, r8)
    191c:	400e4000 	.word	0x400e4000
    1920:	200000c4 	.word	0x200000c4
    1924:	01312cff 	.word	0x01312cff

00001928 <GPIO_PinModeSet>:
 ******************************************************************************/
void GPIO_PinModeSet(GPIO_Port_TypeDef port,
                     unsigned int pin,
                     GPIO_Mode_TypeDef mode,
                     unsigned int out)
{
    1928:	b5f0      	push	{r4, r5, r6, r7, lr}
  EFM_ASSERT(GPIO_PORT_PIN_VALID(port, pin));

  /* If disabling a pin, do not modify DOUT to reduce the chance of */
  /* a glitch/spike (may not be sufficient precaution in all use cases). */
  if (mode != gpioModeDisabled) {
    192a:	2a00      	cmp	r2, #0
    192c:	d00a      	beq.n	1944 <GPIO_PinModeSet+0x1c>
    if (out) {
    192e:	2b00      	cmp	r3, #0
    1930:	d02a      	beq.n	1988 <GPIO_PinModeSet+0x60>
#if defined(_GPIO_P_DOUTSET_MASK)
  GPIO->P[port].DOUTSET = 1 << pin;
#elif defined(GPIO_HAS_SET_CLEAR)
  GPIO->P_SET[port].DOUT = 1 << pin;
#else
  BUS_RegMaskedSet(&GPIO->P[port].DOUT, 1 << pin);
    1932:	0045      	lsls	r5, r0, #1
    1934:	182d      	adds	r5, r5, r0
    1936:	012c      	lsls	r4, r5, #4
    1938:	2501      	movs	r5, #1
    193a:	408d      	lsls	r5, r1
  uint32_t aliasAddr = PER_BITSET_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
    193c:	4e27      	ldr	r6, [pc, #156]	; (19dc <GPIO_PinModeSet+0xb4>)
    193e:	46b4      	mov	ip, r6
    1940:	4464      	add	r4, ip
  *(volatile uint32_t *)aliasAddr = mask;
    1942:	6025      	str	r5, [r4, #0]
    }
  }

  /* There are two registers controlling the pins for each port. The MODEL
   * register controls pins 0-7 and MODEH controls pins 8-15. */
  if (pin < 8) {
    1944:	2907      	cmp	r1, #7
    1946:	d829      	bhi.n	199c <GPIO_PinModeSet+0x74>
    GPIO->P[port].MODEL = (GPIO->P[port].MODEL & ~(0xFu << (pin * 4)))
    1948:	0045      	lsls	r5, r0, #1
    194a:	182e      	adds	r6, r5, r0
    194c:	0134      	lsls	r4, r6, #4
    194e:	4e24      	ldr	r6, [pc, #144]	; (19e0 <GPIO_PinModeSet+0xb8>)
    1950:	46b4      	mov	ip, r6
    1952:	4464      	add	r4, ip
    1954:	6864      	ldr	r4, [r4, #4]
    1956:	008f      	lsls	r7, r1, #2
    1958:	260f      	movs	r6, #15
    195a:	40be      	lsls	r6, r7
    195c:	43b4      	bics	r4, r6
                          | (mode << (pin * 4));
    195e:	0016      	movs	r6, r2
    1960:	40be      	lsls	r6, r7
    1962:	4334      	orrs	r4, r6
    GPIO->P[port].MODEL = (GPIO->P[port].MODEL & ~(0xFu << (pin * 4)))
    1964:	182d      	adds	r5, r5, r0
    1966:	012e      	lsls	r6, r5, #4
    1968:	4466      	add	r6, ip
    196a:	6074      	str	r4, [r6, #4]
  } else {
    GPIO->P[port].MODEH = (GPIO->P[port].MODEH & ~(0xFu << ((pin - 8) * 4)))
                          | (mode << ((pin - 8) * 4));
  }

  if (mode == gpioModeDisabled) {
    196c:	2a00      	cmp	r2, #0
    196e:	d10a      	bne.n	1986 <GPIO_PinModeSet+0x5e>
    if (out) {
    1970:	2b00      	cmp	r3, #0
    1972:	d128      	bne.n	19c6 <GPIO_PinModeSet+0x9e>
  BUS_RegMaskedClear(&GPIO->P[port].DOUT, 1 << pin);
    1974:	0043      	lsls	r3, r0, #1
    1976:	1818      	adds	r0, r3, r0
    1978:	0103      	lsls	r3, r0, #4
    197a:	2201      	movs	r2, #1
    197c:	408a      	lsls	r2, r1
  uint32_t aliasAddr = PER_BITCLR_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
    197e:	4919      	ldr	r1, [pc, #100]	; (19e4 <GPIO_PinModeSet+0xbc>)
    1980:	468c      	mov	ip, r1
    1982:	4463      	add	r3, ip
  *(volatile uint32_t *)aliasAddr = mask;
    1984:	601a      	str	r2, [r3, #0]
      GPIO_PinOutSet(port, pin);
    } else {
      GPIO_PinOutClear(port, pin);
    }
  }
}
    1986:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1988:	0045      	lsls	r5, r0, #1
    198a:	182d      	adds	r5, r5, r0
    198c:	012c      	lsls	r4, r5, #4
    198e:	2501      	movs	r5, #1
    1990:	408d      	lsls	r5, r1
  uint32_t aliasAddr = PER_BITCLR_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
    1992:	4e14      	ldr	r6, [pc, #80]	; (19e4 <GPIO_PinModeSet+0xbc>)
    1994:	46b4      	mov	ip, r6
    1996:	4464      	add	r4, ip
  *(volatile uint32_t *)aliasAddr = mask;
    1998:	6025      	str	r5, [r4, #0]
    199a:	e7d3      	b.n	1944 <GPIO_PinModeSet+0x1c>
    GPIO->P[port].MODEH = (GPIO->P[port].MODEH & ~(0xFu << ((pin - 8) * 4)))
    199c:	0045      	lsls	r5, r0, #1
    199e:	182e      	adds	r6, r5, r0
    19a0:	0134      	lsls	r4, r6, #4
    19a2:	4e0f      	ldr	r6, [pc, #60]	; (19e0 <GPIO_PinModeSet+0xb8>)
    19a4:	46b4      	mov	ip, r6
    19a6:	4464      	add	r4, ip
    19a8:	68a4      	ldr	r4, [r4, #8]
    19aa:	4e0f      	ldr	r6, [pc, #60]	; (19e8 <GPIO_PinModeSet+0xc0>)
    19ac:	198e      	adds	r6, r1, r6
    19ae:	00b6      	lsls	r6, r6, #2
    19b0:	270f      	movs	r7, #15
    19b2:	40b7      	lsls	r7, r6
    19b4:	43bc      	bics	r4, r7
                          | (mode << ((pin - 8) * 4));
    19b6:	0017      	movs	r7, r2
    19b8:	40b7      	lsls	r7, r6
    19ba:	433c      	orrs	r4, r7
    GPIO->P[port].MODEH = (GPIO->P[port].MODEH & ~(0xFu << ((pin - 8) * 4)))
    19bc:	182d      	adds	r5, r5, r0
    19be:	012e      	lsls	r6, r5, #4
    19c0:	4466      	add	r6, ip
    19c2:	60b4      	str	r4, [r6, #8]
    19c4:	e7d2      	b.n	196c <GPIO_PinModeSet+0x44>
  BUS_RegMaskedSet(&GPIO->P[port].DOUT, 1 << pin);
    19c6:	0043      	lsls	r3, r0, #1
    19c8:	1818      	adds	r0, r3, r0
    19ca:	0103      	lsls	r3, r0, #4
    19cc:	3201      	adds	r2, #1
    19ce:	408a      	lsls	r2, r1
  uint32_t aliasAddr = PER_BITSET_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
    19d0:	4902      	ldr	r1, [pc, #8]	; (19dc <GPIO_PinModeSet+0xb4>)
    19d2:	468c      	mov	ip, r1
    19d4:	4463      	add	r3, ip
  *(volatile uint32_t *)aliasAddr = mask;
    19d6:	601a      	str	r2, [r3, #0]
    19d8:	e7d5      	b.n	1986 <GPIO_PinModeSet+0x5e>
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	4608800c 	.word	0x4608800c
    19e0:	40088000 	.word	0x40088000
    19e4:	4408800c 	.word	0x4408800c
    19e8:	3ffffff8 	.word	0x3ffffff8

000019ec <flushRx>:
 * @brief
 *   Empty received data buffer.
 ******************************************************************************/
static void flushRx(I2C_TypeDef *i2c)
{
  while (i2c->STATUS & I2C_STATUS_RXDATAV) {
    19ec:	e000      	b.n	19f0 <flushRx+0x4>
    i2c->RXDATA;
    19ee:	69c3      	ldr	r3, [r0, #28]
  while (i2c->STATUS & I2C_STATUS_RXDATAV) {
    19f0:	68c3      	ldr	r3, [r0, #12]
    19f2:	05db      	lsls	r3, r3, #23
    19f4:	d4fb      	bmi.n	19ee <flushRx+0x2>
#if defined(_SILICON_LABS_32B_SERIES_2)
  /* SW needs to clear RXDATAV IF on Series 2 devices.
     Flag is kept high by HW if buffer is not empty. */
  I2C_IntClear(i2c, I2C_IF_RXDATAV);
#endif
}
    19f6:	4770      	bx	lr

000019f8 <I2C_BusFreqSet>:
 ******************************************************************************/
void I2C_BusFreqSet(I2C_TypeDef *i2c,
                    uint32_t freqRef,
                    uint32_t freqScl,
                    I2C_ClockHLR_TypeDef i2cMode)
{
    19f8:	b570      	push	{r4, r5, r6, lr}
    19fa:	0004      	movs	r4, r0
    19fc:	1e15      	subs	r5, r2, #0
  uint32_t n, minFreq, denominator;
  int32_t div;

  /* Avoid dividing by 0. */
  EFM_ASSERT(freqScl);
  if (!freqScl) {
    19fe:	d02d      	beq.n	1a5c <I2C_BusFreqSet+0x64>
    return;
  }

  /* Ensure mode is valid */
  i2cMode &= _I2C_CTRL_CLHR_MASK >> _I2C_CTRL_CLHR_SHIFT;
    1a00:	2603      	movs	r6, #3
    1a02:	401e      	ands	r6, r3

  /* Set the CLHR (clock low-to-high ratio). */
  i2c->CTRL &= ~_I2C_CTRL_CLHR_MASK;
    1a04:	6803      	ldr	r3, [r0, #0]
    1a06:	4a1b      	ldr	r2, [pc, #108]	; (1a74 <I2C_BusFreqSet+0x7c>)
    1a08:	4013      	ands	r3, r2
    1a0a:	6003      	str	r3, [r0, #0]
  BUS_RegMaskedWrite(&i2c->CTRL,
                     _I2C_CTRL_CLHR_MASK,
                     i2cMode << _I2C_CTRL_CLHR_SHIFT);
    1a0c:	0232      	lsls	r2, r6, #8
  *(volatile uint32_t *)aliasAddr = mask;
    1a0e:	20c0      	movs	r0, #192	; 0xc0
    1a10:	0080      	lsls	r0, r0, #2
    1a12:	2380      	movs	r3, #128	; 0x80
    1a14:	04db      	lsls	r3, r3, #19
    1a16:	18e3      	adds	r3, r4, r3
    1a18:	6018      	str	r0, [r3, #0]
  uint32_t aliasAddr = PER_BITSET_MEM_BASE + ((uint32_t)addr - PER_MEM_BASE);
    1a1a:	23c0      	movs	r3, #192	; 0xc0
    1a1c:	04db      	lsls	r3, r3, #19
    1a1e:	18e3      	adds	r3, r4, r3
  *(volatile uint32_t *)aliasAddr = mask;
    1a20:	601a      	str	r2, [r3, #0]

  if (freqRef == 0) {
    1a22:	2900      	cmp	r1, #0
    1a24:	d105      	bne.n	1a32 <I2C_BusFreqSet+0x3a>
    if (i2c == I2C0) {
    1a26:	4b14      	ldr	r3, [pc, #80]	; (1a78 <I2C_BusFreqSet+0x80>)
    1a28:	429c      	cmp	r4, r3
    1a2a:	d018      	beq.n	1a5e <I2C_BusFreqSet+0x66>
      freqRef = CMU_ClockFreqGet(cmuClock_I2C0);
#if defined(I2C1)
    } else if (i2c == I2C1) {
    1a2c:	4b13      	ldr	r3, [pc, #76]	; (1a7c <I2C_BusFreqSet+0x84>)
    1a2e:	429c      	cmp	r4, r3
    1a30:	d01a      	beq.n	1a68 <I2C_BusFreqSet+0x70>
    }
  }

  /* Check the minumum HF peripheral clock. */
  minFreq = UINT_MAX;
  if (i2c->CTRL & I2C_CTRL_SLAVE) {
    1a32:	6823      	ldr	r3, [r4, #0]
   *
   * For more details, see the reference manual
   * I2C Clock Generation chapter.  */

  /* n = Nlow + Nhigh */
  n = (uint32_t)i2cNSum[i2cMode];
    1a34:	4b12      	ldr	r3, [pc, #72]	; (1a80 <I2C_BusFreqSet+0x88>)
    1a36:	5d9b      	ldrb	r3, [r3, r6]
  denominator = n * freqScl;
    1a38:	436b      	muls	r3, r5

  /* Explicitly ensure denominator is never zero. */
  if (denominator == 0) {
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d00e      	beq.n	1a5c <I2C_BusFreqSet+0x64>
    EFM_ASSERT(0);
    return;
  }
  /* Perform integer division so that div is rounded up. */
  div = ((freqRef - (I2C_CR_MAX * freqScl) + denominator - 1)
    1a3e:	00ed      	lsls	r5, r5, #3
    1a40:	1b48      	subs	r0, r1, r5
    1a42:	18c0      	adds	r0, r0, r3
    1a44:	3801      	subs	r0, #1
         / denominator) - 1;
    1a46:	0019      	movs	r1, r3
    1a48:	f001 fc8e 	bl	3368 <__udivsi3>
    1a4c:	3801      	subs	r0, #1
  EFM_ASSERT(div >= 0);
  EFM_ASSERT((uint32_t)div <= _I2C_CLKDIV_DIV_MASK);

  /* The clock divisor must be at least 1 in slave mode according to the reference */
  /* manual (in which case there is normally no need to set the bus frequency). */
  if ((i2c->CTRL & I2C_CTRL_SLAVE) && (div == 0)) {
    1a4e:	6823      	ldr	r3, [r4, #0]
    1a50:	079b      	lsls	r3, r3, #30
    1a52:	d502      	bpl.n	1a5a <I2C_BusFreqSet+0x62>
    1a54:	2800      	cmp	r0, #0
    1a56:	d100      	bne.n	1a5a <I2C_BusFreqSet+0x62>
    div = 1;
    1a58:	3001      	adds	r0, #1
  }
  i2c->CLKDIV = (uint32_t)div;
    1a5a:	6120      	str	r0, [r4, #16]
}
    1a5c:	bd70      	pop	{r4, r5, r6, pc}
      freqRef = CMU_ClockFreqGet(cmuClock_I2C0);
    1a5e:	4809      	ldr	r0, [pc, #36]	; (1a84 <I2C_BusFreqSet+0x8c>)
    1a60:	f7ff fa34 	bl	ecc <CMU_ClockFreqGet>
    1a64:	0001      	movs	r1, r0
    1a66:	e7e4      	b.n	1a32 <I2C_BusFreqSet+0x3a>
      freqRef = CMU_ClockFreqGet(cmuClock_I2C1);
    1a68:	4807      	ldr	r0, [pc, #28]	; (1a88 <I2C_BusFreqSet+0x90>)
    1a6a:	f7ff fa2f 	bl	ecc <CMU_ClockFreqGet>
    1a6e:	0001      	movs	r1, r0
    1a70:	e7df      	b.n	1a32 <I2C_BusFreqSet+0x3a>
    1a72:	46c0      	nop			; (mov r8, r8)
    1a74:	fffffcff 	.word	0xfffffcff
    1a78:	40089000 	.word	0x40089000
    1a7c:	40089400 	.word	0x40089400
    1a80:	000061d4 	.word	0x000061d4
    1a84:	00086200 	.word	0x00086200
    1a88:	00087200 	.word	0x00087200

00001a8c <I2C_Enable>:
  uint32_t tmp = *addr;
    1a8c:	6803      	ldr	r3, [r0, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
    1a8e:	2201      	movs	r2, #1
    1a90:	4393      	bics	r3, r2
    1a92:	4319      	orrs	r1, r3
    1a94:	6001      	str	r1, [r0, #0]
#if defined (_I2C_EN_MASK)
  BUS_RegBitWrite(&(i2c->EN), _I2C_EN_EN_SHIFT, enable);
#else
  BUS_RegBitWrite(&(i2c->CTRL), _I2C_CTRL_EN_SHIFT, enable);
#endif
}
    1a96:	4770      	bx	lr

00001a98 <I2C_Init>:
 *
 * @param[in] init
 *   A pointer to the I2C initialization structure.
 ******************************************************************************/
void I2C_Init(I2C_TypeDef *i2c, const I2C_Init_TypeDef *init)
{
    1a98:	b570      	push	{r4, r5, r6, lr}
    1a9a:	0004      	movs	r4, r0
    1a9c:	000d      	movs	r5, r1
  EFM_ASSERT(I2C_REF_VALID(i2c));

  i2c->IEN = 0;
    1a9e:	2300      	movs	r3, #0
    1aa0:	6403      	str	r3, [r0, #64]	; 0x40
__STATIC_INLINE void I2C_IntClear(I2C_TypeDef *i2c, uint32_t flags)
{
#if defined (I2C_HAS_SET_CLEAR)
  i2c->IF_CLR = flags;
#else
  i2c->IFC = flags;
    1aa2:	4b0a      	ldr	r3, [pc, #40]	; (1acc <I2C_Init+0x34>)
    1aa4:	63c3      	str	r3, [r0, #60]	; 0x3c
  I2C_IntClear(i2c, _I2C_IF_MASK);

  /* Set SLAVE select mode. */
  BUS_RegBitWrite(&(i2c->CTRL), _I2C_CTRL_SLAVE_SHIFT, init->master ? 0 : 1);
    1aa6:	784a      	ldrb	r2, [r1, #1]
    1aa8:	2301      	movs	r3, #1
    1aaa:	405a      	eors	r2, r3
  uint32_t tmp = *addr;
    1aac:	6803      	ldr	r3, [r0, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
    1aae:	2102      	movs	r1, #2
    1ab0:	438b      	bics	r3, r1
    1ab2:	0052      	lsls	r2, r2, #1
    1ab4:	4313      	orrs	r3, r2
    1ab6:	6003      	str	r3, [r0, #0]

  I2C_BusFreqSet(i2c, init->refFreq, init->freq, init->clhr);
    1ab8:	7b2b      	ldrb	r3, [r5, #12]
    1aba:	68aa      	ldr	r2, [r5, #8]
    1abc:	6869      	ldr	r1, [r5, #4]
    1abe:	f7ff ff9b 	bl	19f8 <I2C_BusFreqSet>

  I2C_Enable(i2c, init->enable);
    1ac2:	7829      	ldrb	r1, [r5, #0]
    1ac4:	0020      	movs	r0, r4
    1ac6:	f7ff ffe1 	bl	1a8c <I2C_Enable>
}
    1aca:	bd70      	pop	{r4, r5, r6, pc}
    1acc:	0007ffff 	.word	0x0007ffff

00001ad0 <I2C_Reset>:
 *
 * @param[in] i2c
 *   A pointer to the I2C peripheral register block.
 ******************************************************************************/
void I2C_Reset(I2C_TypeDef *i2c)
{
    1ad0:	b510      	push	{r4, lr}
    1ad2:	0004      	movs	r4, r0
  // Cancel ongoing operations and clear TX buffer
  i2c->CMD       = I2C_CMD_CLEARPC | I2C_CMD_CLEARTX | I2C_CMD_ABORT;
    1ad4:	23e0      	movs	r3, #224	; 0xe0
    1ad6:	6043      	str	r3, [r0, #4]
  i2c->CTRL      = _I2C_CTRL_RESETVALUE;
    1ad8:	2300      	movs	r3, #0
    1ada:	6003      	str	r3, [r0, #0]
  i2c->CLKDIV    = _I2C_CLKDIV_RESETVALUE;
    1adc:	6103      	str	r3, [r0, #16]
  i2c->SADDR     = _I2C_SADDR_RESETVALUE;
    1ade:	6143      	str	r3, [r0, #20]
  i2c->SADDRMASK = _I2C_SADDRMASK_RESETVALUE;
    1ae0:	6183      	str	r3, [r0, #24]
  i2c->IEN       = _I2C_IEN_RESETVALUE;
    1ae2:	6403      	str	r3, [r0, #64]	; 0x40
#if defined (_I2C_EN_EN_MASK)
  i2c->EN      = _I2C_EN_RESETVALUE;
#endif

  // Empty received data buffer
  flushRx(i2c);
    1ae4:	f7ff ff82 	bl	19ec <flushRx>
    1ae8:	4b01      	ldr	r3, [pc, #4]	; (1af0 <I2C_Reset+0x20>)
    1aea:	63e3      	str	r3, [r4, #60]	; 0x3c
  I2C_IntClear(i2c, _I2C_IF_MASK);
  /* Do not reset the route register; setting should be done independently. */
}
    1aec:	bd10      	pop	{r4, pc}
    1aee:	46c0      	nop			; (mov r8, r8)
    1af0:	0007ffff 	.word	0x0007ffff

00001af4 <I2C_Transfer>:
 *   @li #i2cTransferDone - transfer completed successfully.
 *   @li otherwise some sort of error has occurred.
 *
 ******************************************************************************/
I2C_TransferReturn_TypeDef I2C_Transfer(I2C_TypeDef *i2c)
{
    1af4:	b5f0      	push	{r4, r5, r6, r7, lr}
  I2C_TransferSeq_TypeDef *seq;

  EFM_ASSERT(I2C_REF_VALID(i2c));

  /* Support up to 2 I2C buses. */
  if (i2c == I2C0) {
    1af6:	4b9a      	ldr	r3, [pc, #616]	; (1d60 <I2C_Transfer+0x26c>)
    1af8:	4298      	cmp	r0, r3
    1afa:	d013      	beq.n	1b24 <I2C_Transfer+0x30>
    transfer = i2cTransfer;
  }
#if (I2C_COUNT > 1)
  else if (i2c == I2C1) {
    1afc:	4b99      	ldr	r3, [pc, #612]	; (1d64 <I2C_Transfer+0x270>)
    1afe:	4298      	cmp	r0, r3
    1b00:	d000      	beq.n	1b04 <I2C_Transfer+0x10>
    1b02:	e12a      	b.n	1d5a <I2C_Transfer+0x266>
    transfer = i2cTransfer + 1;
    1b04:	4b98      	ldr	r3, [pc, #608]	; (1d68 <I2C_Transfer+0x274>)
    1b06:	330c      	adds	r3, #12
#endif
  else {
    return i2cTransferUsageFault;
  }

  seq = transfer->seq;
    1b08:	689c      	ldr	r4, [r3, #8]
  for (;; ) {
    pending = i2c->IF;
    1b0a:	6b41      	ldr	r1, [r0, #52]	; 0x34

    /* If some sort of fault, abort transfer. */
    if (pending & I2C_IF_ERRORS) {
    1b0c:	22c0      	movs	r2, #192	; 0xc0
    1b0e:	00d2      	lsls	r2, r2, #3
    1b10:	4211      	tst	r1, r2
    1b12:	d109      	bne.n	1b28 <I2C_Transfer+0x34>
      /* to determine how to handle a fault/recovery if possible. */
      transfer->state = i2cStateDone;
      goto done;
    }

    switch (transfer->state) {
    1b14:	781a      	ldrb	r2, [r3, #0]
    1b16:	2a08      	cmp	r2, #8
    1b18:	d900      	bls.n	1b1c <I2C_Transfer+0x28>
    1b1a:	e10d      	b.n	1d38 <I2C_Transfer+0x244>
    1b1c:	0092      	lsls	r2, r2, #2
    1b1e:	4d93      	ldr	r5, [pc, #588]	; (1d6c <I2C_Transfer+0x278>)
    1b20:	58aa      	ldr	r2, [r5, r2]
    1b22:	4697      	mov	pc, r2
    transfer = i2cTransfer;
    1b24:	4b90      	ldr	r3, [pc, #576]	; (1d68 <I2C_Transfer+0x274>)
    1b26:	e7ef      	b.n	1b08 <I2C_Transfer+0x14>
      if (pending & I2C_IF_ARBLOST) {
    1b28:	058a      	lsls	r2, r1, #22
    1b2a:	d504      	bpl.n	1b36 <I2C_Transfer+0x42>
        transfer->result = i2cTransferArbLost;
    1b2c:	22fd      	movs	r2, #253	; 0xfd
    1b2e:	705a      	strb	r2, [r3, #1]
      transfer->state = i2cStateDone;
    1b30:	2209      	movs	r2, #9
    1b32:	701a      	strb	r2, [r3, #0]
      goto done;
    1b34:	e011      	b.n	1b5a <I2C_Transfer+0x66>
      } else if (pending & I2C_IF_BUSERR) {
    1b36:	054a      	lsls	r2, r1, #21
    1b38:	d5fa      	bpl.n	1b30 <I2C_Transfer+0x3c>
        transfer->result = i2cTransferBusErr;
    1b3a:	22fe      	movs	r2, #254	; 0xfe
    1b3c:	705a      	strb	r2, [r3, #1]
    1b3e:	e7f7      	b.n	1b30 <I2C_Transfer+0x3c>
      /***************************************************/
      /* Send the first start+address (first byte if 10 bit). */
      /***************************************************/
      case i2cStateStartAddrSend:
        if (seq->flags & I2C_FLAG_10BIT_ADDR) {
    1b40:	8861      	ldrh	r1, [r4, #2]
    1b42:	06ca      	lsls	r2, r1, #27
    1b44:	d50f      	bpl.n	1b66 <I2C_Transfer+0x72>
          tmp = (((uint32_t)(seq->addr) >> 8) & 0x06) | 0xf0;
    1b46:	8821      	ldrh	r1, [r4, #0]
    1b48:	0a09      	lsrs	r1, r1, #8
    1b4a:	2206      	movs	r2, #6
    1b4c:	400a      	ands	r2, r1
    1b4e:	21f0      	movs	r1, #240	; 0xf0
    1b50:	430a      	orrs	r2, r1
            /* Indicate read request */
            tmp |= 1;
          }
        }

        transfer->state = i2cStateAddrWFAckNack;
    1b52:	2101      	movs	r1, #1
    1b54:	7019      	strb	r1, [r3, #0]
        i2c->TXDATA     = tmp;/* Data not transmitted until the START is sent. */
    1b56:	62c2      	str	r2, [r0, #44]	; 0x2c
        i2c->CMD        = I2C_CMD_START;
    1b58:	6041      	str	r1, [r0, #4]
    }
  }

  done:

  if (transfer->state == i2cStateDone) {
    1b5a:	781a      	ldrb	r2, [r3, #0]
    1b5c:	2a09      	cmp	r2, #9
    1b5e:	d100      	bne.n	1b62 <I2C_Transfer+0x6e>
    1b60:	e0ef      	b.n	1d42 <I2C_Transfer+0x24e>
      transfer->result = i2cTransferDone;
    }
  }
  /* Until transfer is done, keep returning i2cTransferInProgress. */
  else {
    return i2cTransferInProgress;
    1b62:	2001      	movs	r0, #1
  }

  return transfer->result;
}
    1b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
          tmp = (uint32_t)(seq->addr) & 0xfe;
    1b66:	8822      	ldrh	r2, [r4, #0]
    1b68:	24fe      	movs	r4, #254	; 0xfe
    1b6a:	4014      	ands	r4, r2
    1b6c:	0022      	movs	r2, r4
          if (seq->flags & I2C_FLAG_READ) {
    1b6e:	0789      	lsls	r1, r1, #30
    1b70:	d5ef      	bpl.n	1b52 <I2C_Transfer+0x5e>
            tmp |= 1;
    1b72:	2201      	movs	r2, #1
    1b74:	4322      	orrs	r2, r4
    1b76:	e7ec      	b.n	1b52 <I2C_Transfer+0x5e>
        if (pending & I2C_IF_NACK) {
    1b78:	060a      	lsls	r2, r1, #24
    1b7a:	d413      	bmi.n	1ba4 <I2C_Transfer+0xb0>
        } else if (pending & I2C_IF_ACK) {
    1b7c:	064a      	lsls	r2, r1, #25
    1b7e:	d5ec      	bpl.n	1b5a <I2C_Transfer+0x66>
    1b80:	2240      	movs	r2, #64	; 0x40
    1b82:	63c2      	str	r2, [r0, #60]	; 0x3c
          if (seq->flags & I2C_FLAG_10BIT_ADDR) {
    1b84:	8862      	ldrh	r2, [r4, #2]
    1b86:	06d1      	lsls	r1, r2, #27
    1b88:	d415      	bmi.n	1bb6 <I2C_Transfer+0xc2>
            if (seq->flags & I2C_FLAG_READ) {
    1b8a:	0792      	lsls	r2, r2, #30
    1b8c:	d51a      	bpl.n	1bc4 <I2C_Transfer+0xd0>
              transfer->state = i2cStateWFData;
    1b8e:	2207      	movs	r2, #7
    1b90:	701a      	strb	r2, [r3, #0]
              if (seq->buf[transfer->bufIndx].len == 1) {
    1b92:	791a      	ldrb	r2, [r3, #4]
    1b94:	00d2      	lsls	r2, r2, #3
    1b96:	18a4      	adds	r4, r4, r2
    1b98:	8922      	ldrh	r2, [r4, #8]
    1b9a:	2a01      	cmp	r2, #1
    1b9c:	d1dd      	bne.n	1b5a <I2C_Transfer+0x66>
                i2c->CMD  = I2C_CMD_NACK;
    1b9e:	3207      	adds	r2, #7
    1ba0:	6042      	str	r2, [r0, #4]
    1ba2:	e7da      	b.n	1b5a <I2C_Transfer+0x66>
    1ba4:	2280      	movs	r2, #128	; 0x80
    1ba6:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->result = i2cTransferNack;
    1ba8:	327f      	adds	r2, #127	; 0x7f
    1baa:	705a      	strb	r2, [r3, #1]
          transfer->state  = i2cStateWFStopSent;
    1bac:	3af7      	subs	r2, #247	; 0xf7
    1bae:	701a      	strb	r2, [r3, #0]
          i2c->CMD         = I2C_CMD_STOP;
    1bb0:	3a06      	subs	r2, #6
    1bb2:	6042      	str	r2, [r0, #4]
    1bb4:	e7d1      	b.n	1b5a <I2C_Transfer+0x66>
            transfer->state = i2cStateAddrWF2ndAckNack;
    1bb6:	2202      	movs	r2, #2
    1bb8:	701a      	strb	r2, [r3, #0]
            i2c->TXDATA     = (uint32_t)(seq->addr) & 0xff;
    1bba:	8821      	ldrh	r1, [r4, #0]
    1bbc:	32fd      	adds	r2, #253	; 0xfd
    1bbe:	400a      	ands	r2, r1
    1bc0:	62c2      	str	r2, [r0, #44]	; 0x2c
    1bc2:	e7ca      	b.n	1b5a <I2C_Transfer+0x66>
              transfer->state = i2cStateDataSend;
    1bc4:	2205      	movs	r2, #5
    1bc6:	701a      	strb	r2, [r3, #0]
              continue;
    1bc8:	e79f      	b.n	1b0a <I2C_Transfer+0x16>
        if (pending & I2C_IF_NACK) {
    1bca:	060a      	lsls	r2, r1, #24
    1bcc:	d409      	bmi.n	1be2 <I2C_Transfer+0xee>
        } else if (pending & I2C_IF_ACK) {
    1bce:	064a      	lsls	r2, r1, #25
    1bd0:	d5c3      	bpl.n	1b5a <I2C_Transfer+0x66>
    1bd2:	2240      	movs	r2, #64	; 0x40
    1bd4:	63c2      	str	r2, [r0, #60]	; 0x3c
          if (seq->flags & I2C_FLAG_READ) {
    1bd6:	8862      	ldrh	r2, [r4, #2]
    1bd8:	0792      	lsls	r2, r2, #30
    1bda:	d50b      	bpl.n	1bf4 <I2C_Transfer+0x100>
            transfer->state = i2cStateRStartAddrSend;
    1bdc:	2203      	movs	r2, #3
    1bde:	701a      	strb	r2, [r3, #0]
    1be0:	e793      	b.n	1b0a <I2C_Transfer+0x16>
    1be2:	2280      	movs	r2, #128	; 0x80
    1be4:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->result = i2cTransferNack;
    1be6:	327f      	adds	r2, #127	; 0x7f
    1be8:	705a      	strb	r2, [r3, #1]
          transfer->state  = i2cStateWFStopSent;
    1bea:	3af7      	subs	r2, #247	; 0xf7
    1bec:	701a      	strb	r2, [r3, #0]
          i2c->CMD         = I2C_CMD_STOP;
    1bee:	3a06      	subs	r2, #6
    1bf0:	6042      	str	r2, [r0, #4]
    1bf2:	e7b2      	b.n	1b5a <I2C_Transfer+0x66>
            transfer->state = i2cStateDataSend;
    1bf4:	2205      	movs	r2, #5
    1bf6:	701a      	strb	r2, [r3, #0]
          continue;
    1bf8:	e787      	b.n	1b0a <I2C_Transfer+0x16>
        if (seq->flags & I2C_FLAG_10BIT_ADDR) {
    1bfa:	8861      	ldrh	r1, [r4, #2]
    1bfc:	06ca      	lsls	r2, r1, #27
    1bfe:	d50f      	bpl.n	1c20 <I2C_Transfer+0x12c>
          tmp = ((seq->addr >> 8) & 0x06) | 0xf0;
    1c00:	8824      	ldrh	r4, [r4, #0]
    1c02:	0a24      	lsrs	r4, r4, #8
    1c04:	2206      	movs	r2, #6
    1c06:	4022      	ands	r2, r4
    1c08:	24f0      	movs	r4, #240	; 0xf0
    1c0a:	4322      	orrs	r2, r4
        if (seq->flags & I2C_FLAG_WRITE_READ) {
    1c0c:	0749      	lsls	r1, r1, #29
    1c0e:	d501      	bpl.n	1c14 <I2C_Transfer+0x120>
          tmp |= 1;
    1c10:	2101      	movs	r1, #1
    1c12:	430a      	orrs	r2, r1
        transfer->state = i2cStateRAddrWFAckNack;
    1c14:	2104      	movs	r1, #4
    1c16:	7019      	strb	r1, [r3, #0]
        i2c->CMD    = I2C_CMD_START;
    1c18:	3903      	subs	r1, #3
    1c1a:	6041      	str	r1, [r0, #4]
        i2c->TXDATA = tmp;
    1c1c:	62c2      	str	r2, [r0, #44]	; 0x2c
        goto done;
    1c1e:	e79c      	b.n	1b5a <I2C_Transfer+0x66>
          tmp = seq->addr & 0xfe;
    1c20:	8824      	ldrh	r4, [r4, #0]
    1c22:	22fe      	movs	r2, #254	; 0xfe
    1c24:	4022      	ands	r2, r4
    1c26:	e7f1      	b.n	1c0c <I2C_Transfer+0x118>
        if (pending & I2C_IF_NACK) {
    1c28:	060a      	lsls	r2, r1, #24
    1c2a:	d40a      	bmi.n	1c42 <I2C_Transfer+0x14e>
        } else if (pending & I2C_IF_ACK) {
    1c2c:	064a      	lsls	r2, r1, #25
    1c2e:	d400      	bmi.n	1c32 <I2C_Transfer+0x13e>
    1c30:	e793      	b.n	1b5a <I2C_Transfer+0x66>
    1c32:	2240      	movs	r2, #64	; 0x40
    1c34:	63c2      	str	r2, [r0, #60]	; 0x3c
          if (seq->flags & I2C_FLAG_WRITE_READ) {
    1c36:	8862      	ldrh	r2, [r4, #2]
    1c38:	0752      	lsls	r2, r2, #29
    1c3a:	d50b      	bpl.n	1c54 <I2C_Transfer+0x160>
            transfer->state = i2cStateWFData;
    1c3c:	2207      	movs	r2, #7
    1c3e:	701a      	strb	r2, [r3, #0]
    1c40:	e78b      	b.n	1b5a <I2C_Transfer+0x66>
    1c42:	2280      	movs	r2, #128	; 0x80
    1c44:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->result = i2cTransferNack;
    1c46:	327f      	adds	r2, #127	; 0x7f
    1c48:	705a      	strb	r2, [r3, #1]
          transfer->state  = i2cStateWFStopSent;
    1c4a:	3af7      	subs	r2, #247	; 0xf7
    1c4c:	701a      	strb	r2, [r3, #0]
          i2c->CMD         = I2C_CMD_STOP;
    1c4e:	3a06      	subs	r2, #6
    1c50:	6042      	str	r2, [r0, #4]
    1c52:	e782      	b.n	1b5a <I2C_Transfer+0x66>
            transfer->state = i2cStateDataSend;
    1c54:	2205      	movs	r2, #5
    1c56:	701a      	strb	r2, [r3, #0]
            continue;
    1c58:	e757      	b.n	1b0a <I2C_Transfer+0x16>
        if (transfer->offset >= seq->buf[transfer->bufIndx].len) {
    1c5a:	885d      	ldrh	r5, [r3, #2]
    1c5c:	791a      	ldrb	r2, [r3, #4]
    1c5e:	00d1      	lsls	r1, r2, #3
    1c60:	1861      	adds	r1, r4, r1
    1c62:	8909      	ldrh	r1, [r1, #8]
    1c64:	428d      	cmp	r5, r1
    1c66:	d314      	bcc.n	1c92 <I2C_Transfer+0x19e>
          transfer->offset = 0;
    1c68:	2100      	movs	r1, #0
    1c6a:	8059      	strh	r1, [r3, #2]
          transfer->bufIndx++;
    1c6c:	3201      	adds	r2, #1
    1c6e:	b2d2      	uxtb	r2, r2
    1c70:	711a      	strb	r2, [r3, #4]
          if (seq->flags & I2C_FLAG_WRITE_READ) {
    1c72:	8861      	ldrh	r1, [r4, #2]
    1c74:	074d      	lsls	r5, r1, #29
    1c76:	d409      	bmi.n	1c8c <I2C_Transfer+0x198>
          if ((seq->flags & I2C_FLAG_WRITE) || (transfer->bufIndx > 1)) {
    1c78:	07c9      	lsls	r1, r1, #31
    1c7a:	d402      	bmi.n	1c82 <I2C_Transfer+0x18e>
    1c7c:	2a01      	cmp	r2, #1
    1c7e:	d800      	bhi.n	1c82 <I2C_Transfer+0x18e>
    1c80:	e743      	b.n	1b0a <I2C_Transfer+0x16>
            transfer->state = i2cStateWFStopSent;
    1c82:	2208      	movs	r2, #8
    1c84:	701a      	strb	r2, [r3, #0]
            i2c->CMD        = I2C_CMD_STOP;
    1c86:	3a06      	subs	r2, #6
    1c88:	6042      	str	r2, [r0, #4]
            goto done;
    1c8a:	e766      	b.n	1b5a <I2C_Transfer+0x66>
            transfer->state = i2cStateRStartAddrSend;
    1c8c:	2203      	movs	r2, #3
    1c8e:	701a      	strb	r2, [r3, #0]
            continue;
    1c90:	e73b      	b.n	1b0a <I2C_Transfer+0x16>
        i2c->TXDATA     = (uint32_t)(seq->buf[transfer->bufIndx].data[transfer->offset++]);
    1c92:	00d6      	lsls	r6, r2, #3
    1c94:	19a4      	adds	r4, r4, r6
    1c96:	6862      	ldr	r2, [r4, #4]
    1c98:	1c69      	adds	r1, r5, #1
    1c9a:	8059      	strh	r1, [r3, #2]
    1c9c:	5d52      	ldrb	r2, [r2, r5]
    1c9e:	62c2      	str	r2, [r0, #44]	; 0x2c
        transfer->state = i2cStateDataWFAckNack;
    1ca0:	2206      	movs	r2, #6
    1ca2:	701a      	strb	r2, [r3, #0]
        goto done;
    1ca4:	e759      	b.n	1b5a <I2C_Transfer+0x66>
        if (pending & I2C_IF_NACK) {
    1ca6:	060a      	lsls	r2, r1, #24
    1ca8:	d407      	bmi.n	1cba <I2C_Transfer+0x1c6>
        } else if (pending & I2C_IF_ACK) {
    1caa:	064a      	lsls	r2, r1, #25
    1cac:	d400      	bmi.n	1cb0 <I2C_Transfer+0x1bc>
    1cae:	e754      	b.n	1b5a <I2C_Transfer+0x66>
    1cb0:	2240      	movs	r2, #64	; 0x40
    1cb2:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->state = i2cStateDataSend;
    1cb4:	3a3b      	subs	r2, #59	; 0x3b
    1cb6:	701a      	strb	r2, [r3, #0]
          continue;
    1cb8:	e727      	b.n	1b0a <I2C_Transfer+0x16>
    1cba:	2280      	movs	r2, #128	; 0x80
    1cbc:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->result = i2cTransferNack;
    1cbe:	327f      	adds	r2, #127	; 0x7f
    1cc0:	705a      	strb	r2, [r3, #1]
          transfer->state  = i2cStateWFStopSent;
    1cc2:	3af7      	subs	r2, #247	; 0xf7
    1cc4:	701a      	strb	r2, [r3, #0]
          i2c->CMD         = I2C_CMD_STOP;
    1cc6:	3a06      	subs	r2, #6
    1cc8:	6042      	str	r2, [r0, #4]
    1cca:	e746      	b.n	1b5a <I2C_Transfer+0x66>
        if (pending & I2C_IF_RXDATAV) {
    1ccc:	068a      	lsls	r2, r1, #26
    1cce:	d400      	bmi.n	1cd2 <I2C_Transfer+0x1de>
    1cd0:	e743      	b.n	1b5a <I2C_Transfer+0x66>
          unsigned int  rxLen = seq->buf[transfer->bufIndx].len;
    1cd2:	791d      	ldrb	r5, [r3, #4]
    1cd4:	00ea      	lsls	r2, r5, #3
    1cd6:	18a2      	adds	r2, r4, r2
    1cd8:	8912      	ldrh	r2, [r2, #8]
    1cda:	0017      	movs	r7, r2
          data = (uint8_t)(i2c->RXDATA);
    1cdc:	69c1      	ldr	r1, [r0, #28]
    1cde:	b2c9      	uxtb	r1, r1
          if (transfer->offset < rxLen) {
    1ce0:	885e      	ldrh	r6, [r3, #2]
    1ce2:	42b2      	cmp	r2, r6
    1ce4:	d905      	bls.n	1cf2 <I2C_Transfer+0x1fe>
            seq->buf[transfer->bufIndx].data[transfer->offset++] = data;
    1ce6:	00ed      	lsls	r5, r5, #3
    1ce8:	1964      	adds	r4, r4, r5
    1cea:	6864      	ldr	r4, [r4, #4]
    1cec:	1c75      	adds	r5, r6, #1
    1cee:	805d      	strh	r5, [r3, #2]
    1cf0:	55a1      	strb	r1, [r4, r6]
          if (transfer->offset >= rxLen) {
    1cf2:	8859      	ldrh	r1, [r3, #2]
    1cf4:	428a      	cmp	r2, r1
    1cf6:	d809      	bhi.n	1d0c <I2C_Transfer+0x218>
            if (1 == rxLen) {
    1cf8:	2f01      	cmp	r7, #1
    1cfa:	d004      	beq.n	1d06 <I2C_Transfer+0x212>
            transfer->state = i2cStateWFStopSent;
    1cfc:	2208      	movs	r2, #8
    1cfe:	701a      	strb	r2, [r3, #0]
            i2c->CMD        = I2C_CMD_STOP;
    1d00:	3a06      	subs	r2, #6
    1d02:	6042      	str	r2, [r0, #4]
    1d04:	e729      	b.n	1b5a <I2C_Transfer+0x66>
              i2c->CMD  = I2C_CMD_NACK;
    1d06:	2208      	movs	r2, #8
    1d08:	6042      	str	r2, [r0, #4]
    1d0a:	e7f7      	b.n	1cfc <I2C_Transfer+0x208>
            i2c->CMD = I2C_CMD_ACK;
    1d0c:	2104      	movs	r1, #4
    1d0e:	6041      	str	r1, [r0, #4]
            if ( (1 < rxLen) && (transfer->offset == (rxLen - 1)) ) {
    1d10:	2f01      	cmp	r7, #1
    1d12:	d800      	bhi.n	1d16 <I2C_Transfer+0x222>
    1d14:	e721      	b.n	1b5a <I2C_Transfer+0x66>
    1d16:	8859      	ldrh	r1, [r3, #2]
    1d18:	3a01      	subs	r2, #1
    1d1a:	4291      	cmp	r1, r2
    1d1c:	d000      	beq.n	1d20 <I2C_Transfer+0x22c>
    1d1e:	e71c      	b.n	1b5a <I2C_Transfer+0x66>
              i2c->CMD  = I2C_CMD_NACK;
    1d20:	2208      	movs	r2, #8
    1d22:	6042      	str	r2, [r0, #4]
    1d24:	e719      	b.n	1b5a <I2C_Transfer+0x66>
        if (pending & I2C_IF_MSTOP) {
    1d26:	05ca      	lsls	r2, r1, #23
    1d28:	d400      	bmi.n	1d2c <I2C_Transfer+0x238>
    1d2a:	e716      	b.n	1b5a <I2C_Transfer+0x66>
    1d2c:	2280      	movs	r2, #128	; 0x80
    1d2e:	0052      	lsls	r2, r2, #1
    1d30:	63c2      	str	r2, [r0, #60]	; 0x3c
          transfer->state = i2cStateDone;
    1d32:	3af7      	subs	r2, #247	; 0xf7
    1d34:	701a      	strb	r2, [r3, #0]
    1d36:	e710      	b.n	1b5a <I2C_Transfer+0x66>
        transfer->result = i2cTransferSwFault;
    1d38:	22fb      	movs	r2, #251	; 0xfb
    1d3a:	705a      	strb	r2, [r3, #1]
        transfer->state  = i2cStateDone;
    1d3c:	3af2      	subs	r2, #242	; 0xf2
    1d3e:	701a      	strb	r2, [r3, #0]
        goto done;
    1d40:	e70b      	b.n	1b5a <I2C_Transfer+0x66>
    i2c->IEN = 0;
    1d42:	2200      	movs	r2, #0
    1d44:	6402      	str	r2, [r0, #64]	; 0x40
    if (transfer->result == i2cTransferInProgress) {
    1d46:	2201      	movs	r2, #1
    1d48:	569a      	ldrsb	r2, [r3, r2]
    1d4a:	2a01      	cmp	r2, #1
    1d4c:	d002      	beq.n	1d54 <I2C_Transfer+0x260>
  return transfer->result;
    1d4e:	2001      	movs	r0, #1
    1d50:	5618      	ldrsb	r0, [r3, r0]
    1d52:	e707      	b.n	1b64 <I2C_Transfer+0x70>
      transfer->result = i2cTransferDone;
    1d54:	2200      	movs	r2, #0
    1d56:	705a      	strb	r2, [r3, #1]
    1d58:	e7f9      	b.n	1d4e <I2C_Transfer+0x25a>
    return i2cTransferUsageFault;
    1d5a:	2004      	movs	r0, #4
    1d5c:	4240      	negs	r0, r0
    1d5e:	e701      	b.n	1b64 <I2C_Transfer+0x70>
    1d60:	40089000 	.word	0x40089000
    1d64:	40089400 	.word	0x40089400
    1d68:	200000c8 	.word	0x200000c8
    1d6c:	000061b0 	.word	0x000061b0

00001d70 <I2C_TransferInit>:
 *   @li #i2cTransferInProgress - indicates that the transfer is not finished.
 *   @li Otherwise, an error has occurred.
 ******************************************************************************/
I2C_TransferReturn_TypeDef I2C_TransferInit(I2C_TypeDef *i2c,
                                            I2C_TransferSeq_TypeDef *seq)
{
    1d70:	b510      	push	{r4, lr}
    1d72:	0004      	movs	r4, r0

  EFM_ASSERT(I2C_REF_VALID(i2c));
  EFM_ASSERT(seq);

  /* Support up to 2 I2C buses. */
  if (i2c == I2C0) {
    1d74:	4b1c      	ldr	r3, [pc, #112]	; (1de8 <I2C_TransferInit+0x78>)
    1d76:	4298      	cmp	r0, r3
    1d78:	d02b      	beq.n	1dd2 <I2C_TransferInit+0x62>
    transfer = i2cTransfer;
  }
#if (I2C_COUNT > 1)
  else if (i2c == I2C1) {
    1d7a:	4b1c      	ldr	r3, [pc, #112]	; (1dec <I2C_TransferInit+0x7c>)
    1d7c:	4298      	cmp	r0, r3
    1d7e:	d12a      	bne.n	1dd6 <I2C_TransferInit+0x66>
    transfer = i2cTransfer + 1;
    1d80:	4b1b      	ldr	r3, [pc, #108]	; (1df0 <I2C_TransferInit+0x80>)
    1d82:	330c      	adds	r3, #12
    return i2cTransferUsageFault;
  }

  /* Check if in a busy state. Since this software assumes a single master, */
  /* issue an abort. The BUSY state is normal after a reset. */
  if (i2c->STATE & I2C_STATE_BUSY) {
    1d84:	68a2      	ldr	r2, [r4, #8]
    1d86:	07d2      	lsls	r2, r2, #31
    1d88:	d501      	bpl.n	1d8e <I2C_TransferInit+0x1e>
    i2c->CMD = I2C_CMD_ABORT;
    1d8a:	2220      	movs	r2, #32
    1d8c:	6062      	str	r2, [r4, #4]

  /* Do not try to read 0 bytes. It is not */
  /* possible according to the I2C spec, since the slave will always start */
  /* sending the first byte ACK on an address. The read operation can */
  /* only be stopped by NACKing a received byte, i.e., minimum 1 byte. */
  if (((seq->flags & I2C_FLAG_READ) && !(seq->buf[0].len))
    1d8e:	884a      	ldrh	r2, [r1, #2]
    1d90:	0790      	lsls	r0, r2, #30
    1d92:	d502      	bpl.n	1d9a <I2C_TransferInit+0x2a>
    1d94:	8908      	ldrh	r0, [r1, #8]
    1d96:	2800      	cmp	r0, #0
    1d98:	d020      	beq.n	1ddc <I2C_TransferInit+0x6c>
      || ((seq->flags & I2C_FLAG_WRITE_READ) && !(seq->buf[1].len))
    1d9a:	0752      	lsls	r2, r2, #29
    1d9c:	d502      	bpl.n	1da4 <I2C_TransferInit+0x34>
    1d9e:	8a0a      	ldrh	r2, [r1, #16]
    1da0:	2a00      	cmp	r2, #0
    1da2:	d01e      	beq.n	1de2 <I2C_TransferInit+0x72>
      ) {
    return i2cTransferUsageFault;
  }

  /* Prepare for a transfer. */
  transfer->state   = i2cStateStartAddrSend;
    1da4:	2200      	movs	r2, #0
    1da6:	701a      	strb	r2, [r3, #0]
  transfer->result  = i2cTransferInProgress;
    1da8:	2001      	movs	r0, #1
    1daa:	7058      	strb	r0, [r3, #1]
  transfer->offset  = 0;
    1dac:	805a      	strh	r2, [r3, #2]
  transfer->bufIndx = 0;
    1dae:	711a      	strb	r2, [r3, #4]
  transfer->seq     = seq;
    1db0:	6099      	str	r1, [r3, #8]

  /* Ensure buffers are empty. */
  i2c->CMD = I2C_CMD_CLEARPC | I2C_CMD_CLEARTX;
    1db2:	23c0      	movs	r3, #192	; 0xc0
    1db4:	6063      	str	r3, [r4, #4]
  flushRx(i2c);
    1db6:	0020      	movs	r0, r4
    1db8:	f7ff fe18 	bl	19ec <flushRx>
    1dbc:	4b0d      	ldr	r3, [pc, #52]	; (1df4 <I2C_TransferInit+0x84>)
    1dbe:	63e3      	str	r3, [r4, #60]	; 0x3c
  I2C_IntClear(i2c, _I2C_IF_MASK);

  /* Enable relevant interrupts. */
  /* Notice that the I2C interrupt must also be enabled in the NVIC, but */
  /* that is left for an additional driver wrapper. */
  i2c->IEN |= I2C_IEN_NACK | I2C_IEN_ACK | I2C_IEN_MSTOP
    1dc0:	6c22      	ldr	r2, [r4, #64]	; 0x40
    1dc2:	23fc      	movs	r3, #252	; 0xfc
    1dc4:	00db      	lsls	r3, r3, #3
    1dc6:	4313      	orrs	r3, r2
    1dc8:	6423      	str	r3, [r4, #64]	; 0x40
              | I2C_IEN_RXDATAV | I2C_IEN_ERRORS;

  /* Start a transfer. */
  return I2C_Transfer(i2c);
    1dca:	0020      	movs	r0, r4
    1dcc:	f7ff fe92 	bl	1af4 <I2C_Transfer>
}
    1dd0:	bd10      	pop	{r4, pc}
    transfer = i2cTransfer;
    1dd2:	4b07      	ldr	r3, [pc, #28]	; (1df0 <I2C_TransferInit+0x80>)
    1dd4:	e7d6      	b.n	1d84 <I2C_TransferInit+0x14>
    return i2cTransferUsageFault;
    1dd6:	2004      	movs	r0, #4
    1dd8:	4240      	negs	r0, r0
    1dda:	e7f9      	b.n	1dd0 <I2C_TransferInit+0x60>
    return i2cTransferUsageFault;
    1ddc:	2004      	movs	r0, #4
    1dde:	4240      	negs	r0, r0
    1de0:	e7f6      	b.n	1dd0 <I2C_TransferInit+0x60>
    1de2:	2004      	movs	r0, #4
    1de4:	4240      	negs	r0, r0
    1de6:	e7f3      	b.n	1dd0 <I2C_TransferInit+0x60>
    1de8:	40089000 	.word	0x40089000
    1dec:	40089400 	.word	0x40089400
    1df0:	200000c8 	.word	0x200000c8
    1df4:	0007ffff 	.word	0x0007ffff

00001df8 <TIMER_Init>:
 *
 * @param[in] init
 *   A pointer to the TIMER initialization structure.
 ******************************************************************************/
void TIMER_Init(TIMER_TypeDef *timer, const TIMER_Init_TypeDef *init)
{
    1df8:	b510      	push	{r4, lr}
               | (init->ati              ?   TIMER_CFG_ATI       : 0);
  timer->EN_SET = TIMER_EN_EN;
#endif

  /* Stop the timer if specified to be disabled (doesn't hurt if already stopped). */
  if (!(init->enable)) {
    1dfa:	780b      	ldrb	r3, [r1, #0]
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d101      	bne.n	1e04 <TIMER_Init+0xc>
    timer->CMD = TIMER_CMD_STOP;
    1e00:	3302      	adds	r3, #2
    1e02:	6043      	str	r3, [r0, #4]
  }

  /* Reset the counter. */
  timer->CNT = _TIMER_CNT_RESETVALUE;
    1e04:	2300      	movs	r3, #0
    1e06:	6243      	str	r3, [r0, #36]	; 0x24
#if defined(_SILICON_LABS_32B_SERIES_2)
  ctrlRegVal = ((uint32_t)init->fallAction   << _TIMER_CTRL_FALLA_SHIFT)
               | ((uint32_t)init->riseAction << _TIMER_CTRL_RISEA_SHIFT)
               | (init->count2x              ?   TIMER_CTRL_X2CNT     : 0);
#else
  ctrlRegVal = ((uint32_t)init->prescale     << _TIMER_CTRL_PRESC_SHIFT)
    1e08:	788b      	ldrb	r3, [r1, #2]
    1e0a:	061b      	lsls	r3, r3, #24
               | ((uint32_t)init->clkSel     << _TIMER_CTRL_CLKSEL_SHIFT)
    1e0c:	78ca      	ldrb	r2, [r1, #3]
    1e0e:	0412      	lsls	r2, r2, #16
    1e10:	4313      	orrs	r3, r2
               | ((uint32_t)init->fallAction << _TIMER_CTRL_FALLA_SHIFT)
    1e12:	798a      	ldrb	r2, [r1, #6]
    1e14:	0292      	lsls	r2, r2, #10
    1e16:	4313      	orrs	r3, r2
               | ((uint32_t)init->riseAction << _TIMER_CTRL_RISEA_SHIFT)
    1e18:	79ca      	ldrb	r2, [r1, #7]
    1e1a:	0212      	lsls	r2, r2, #8
    1e1c:	4313      	orrs	r3, r2
               | ((uint32_t)init->mode       << _TIMER_CTRL_MODE_SHIFT)
    1e1e:	7a0a      	ldrb	r2, [r1, #8]
    1e20:	4313      	orrs	r3, r2
               | (init->debugRun             ?   TIMER_CTRL_DEBUGRUN  : 0)
    1e22:	784a      	ldrb	r2, [r1, #1]
    1e24:	2a00      	cmp	r2, #0
    1e26:	d028      	beq.n	1e7a <TIMER_Init+0x82>
    1e28:	2240      	movs	r2, #64	; 0x40
    1e2a:	4313      	orrs	r3, r2
               | (init->dmaClrAct            ?   TIMER_CTRL_DMACLRACT : 0)
    1e2c:	7a4a      	ldrb	r2, [r1, #9]
    1e2e:	2a00      	cmp	r2, #0
    1e30:	d025      	beq.n	1e7e <TIMER_Init+0x86>
    1e32:	2280      	movs	r2, #128	; 0x80
    1e34:	4313      	orrs	r3, r2
               | (init->quadModeX4           ?   TIMER_CTRL_QDM_X4    : 0)
    1e36:	7a8a      	ldrb	r2, [r1, #10]
    1e38:	2a00      	cmp	r2, #0
    1e3a:	d022      	beq.n	1e82 <TIMER_Init+0x8a>
    1e3c:	2220      	movs	r2, #32
    1e3e:	4313      	orrs	r3, r2
               | (init->oneShot              ?   TIMER_CTRL_OSMEN     : 0)
    1e40:	7aca      	ldrb	r2, [r1, #11]
    1e42:	2a00      	cmp	r2, #0
    1e44:	d01f      	beq.n	1e86 <TIMER_Init+0x8e>
    1e46:	2210      	movs	r2, #16
    1e48:	4313      	orrs	r3, r2
               | (init->sync                 ?   TIMER_CTRL_SYNC      : 0);
    1e4a:	7b0a      	ldrb	r2, [r1, #12]
    1e4c:	2a00      	cmp	r2, #0
    1e4e:	d01c      	beq.n	1e8a <TIMER_Init+0x92>
    1e50:	2208      	movs	r2, #8
  ctrlRegVal = ((uint32_t)init->prescale     << _TIMER_CTRL_PRESC_SHIFT)
    1e52:	4313      	orrs	r3, r2
#if defined(TIMER_CTRL_X2CNT) && defined(TIMER_CTRL_ATI)
  ctrlRegVal |= (init->count2x              ?   TIMER_CTRL_X2CNT     : 0)
    1e54:	790a      	ldrb	r2, [r1, #4]
    1e56:	2a00      	cmp	r2, #0
    1e58:	d019      	beq.n	1e8e <TIMER_Init+0x96>
    1e5a:	2280      	movs	r2, #128	; 0x80
    1e5c:	0192      	lsls	r2, r2, #6
                | (init->ati                ?   TIMER_CTRL_ATI       : 0);
    1e5e:	794c      	ldrb	r4, [r1, #5]
    1e60:	2c00      	cmp	r4, #0
    1e62:	d016      	beq.n	1e92 <TIMER_Init+0x9a>
    1e64:	2480      	movs	r4, #128	; 0x80
    1e66:	0564      	lsls	r4, r4, #21
    1e68:	4322      	orrs	r2, r4
  ctrlRegVal |= (init->count2x              ?   TIMER_CTRL_X2CNT     : 0)
    1e6a:	4313      	orrs	r3, r2
#endif
#endif

  timer->CTRL = ctrlRegVal;
    1e6c:	6003      	str	r3, [r0, #0]

  /* Start the timer if specified to be enabled (doesn't hurt if already started). */
  if (init->enable) {
    1e6e:	780b      	ldrb	r3, [r1, #0]
    1e70:	2b00      	cmp	r3, #0
    1e72:	d001      	beq.n	1e78 <TIMER_Init+0x80>
    timer->CMD = TIMER_CMD_START;
    1e74:	2301      	movs	r3, #1
    1e76:	6043      	str	r3, [r0, #4]
  }
}
    1e78:	bd10      	pop	{r4, pc}
               | (init->debugRun             ?   TIMER_CTRL_DEBUGRUN  : 0)
    1e7a:	2200      	movs	r2, #0
    1e7c:	e7d5      	b.n	1e2a <TIMER_Init+0x32>
               | (init->dmaClrAct            ?   TIMER_CTRL_DMACLRACT : 0)
    1e7e:	2200      	movs	r2, #0
    1e80:	e7d8      	b.n	1e34 <TIMER_Init+0x3c>
               | (init->quadModeX4           ?   TIMER_CTRL_QDM_X4    : 0)
    1e82:	2200      	movs	r2, #0
    1e84:	e7db      	b.n	1e3e <TIMER_Init+0x46>
               | (init->oneShot              ?   TIMER_CTRL_OSMEN     : 0)
    1e86:	2200      	movs	r2, #0
    1e88:	e7de      	b.n	1e48 <TIMER_Init+0x50>
               | (init->sync                 ?   TIMER_CTRL_SYNC      : 0);
    1e8a:	2200      	movs	r2, #0
    1e8c:	e7e1      	b.n	1e52 <TIMER_Init+0x5a>
  ctrlRegVal |= (init->count2x              ?   TIMER_CTRL_X2CNT     : 0)
    1e8e:	2200      	movs	r2, #0
    1e90:	e7e5      	b.n	1e5e <TIMER_Init+0x66>
                | (init->ati                ?   TIMER_CTRL_ATI       : 0);
    1e92:	2400      	movs	r4, #0
    1e94:	e7e8      	b.n	1e68 <TIMER_Init+0x70>
	...

00001e98 <initADC>:

/**************************************************************************//**
 * @brief  Initialize ADC function
 *****************************************************************************/
void initADC (uint32_t adchl)
{
    1e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e9a:	46c6      	mov	lr, r8
    1e9c:	b500      	push	{lr}
    1e9e:	b086      	sub	sp, #24
    1ea0:	4680      	mov	r8, r0
	// Reset ADC firstly
	ADC_Reset(ADC0);
    1ea2:	4f1b      	ldr	r7, [pc, #108]	; (1f10 <initADC+0x78>)
    1ea4:	0038      	movs	r0, r7
    1ea6:	f7fe fb03 	bl	4b0 <ADC_Reset>

	// Enable ADC0 clock
	CMU_ClockEnable(cmuClock_ADC0, true);
    1eaa:	2101      	movs	r1, #1
    1eac:	4819      	ldr	r0, [pc, #100]	; (1f14 <initADC+0x7c>)
    1eae:	f7fe fec1 	bl	c34 <CMU_ClockEnable>

	// Declare init structs
	ADC_Init_TypeDef init = ADC_INIT_DEFAULT;
    1eb2:	ac04      	add	r4, sp, #16
    1eb4:	2600      	movs	r6, #0
    1eb6:	7026      	strb	r6, [r4, #0]
    1eb8:	7066      	strb	r6, [r4, #1]
    1eba:	231f      	movs	r3, #31
    1ebc:	70a3      	strb	r3, [r4, #2]
    1ebe:	70e6      	strb	r6, [r4, #3]
    1ec0:	7126      	strb	r6, [r4, #4]
    1ec2:	7166      	strb	r6, [r4, #5]
	ADC_InitSingle_TypeDef initSingle = ADC_INITSINGLE_DEFAULT;
    1ec4:	ad01      	add	r5, sp, #4
    1ec6:	220c      	movs	r2, #12
    1ec8:	2100      	movs	r1, #0
    1eca:	0028      	movs	r0, r5
    1ecc:	f004 f895 	bl	5ffa <memset>
    1ed0:	23ff      	movs	r3, #255	; 0xff
    1ed2:	716b      	strb	r3, [r5, #5]

	// Modify init structs and initialize
	init.prescale = ADC_PrescaleCalc(adcFreq, 0); // Init to max ADC clock for Series 1
    1ed4:	2100      	movs	r1, #0
    1ed6:	4810      	ldr	r0, [pc, #64]	; (1f18 <initADC+0x80>)
    1ed8:	f7fe fa74 	bl	3c4 <ADC_PrescaleCalc>
    1edc:	70e0      	strb	r0, [r4, #3]

	initSingle.diff       = false;        // single ended
    1ede:	71ae      	strb	r6, [r5, #6]
	initSingle.reference  = adcRef2V5;    // internal 2.5V reference
    1ee0:	2301      	movs	r3, #1
    1ee2:	70ab      	strb	r3, [r5, #2]
	initSingle.resolution = adcRes12Bit;  // 12-bit resolution
    1ee4:	70ee      	strb	r6, [r5, #3]
	initSingle.acqTime    = adcAcqTime4;  // set acquisition time to meet minimum requirement
    1ee6:	3302      	adds	r3, #2
    1ee8:	706b      	strb	r3, [r5, #1]

	// Select ADC input. See README for corresponding EXP header pin.
	initSingle.posSel = adchl; // adcPosSelAPORT0XCH2;
    1eea:	4643      	mov	r3, r8
    1eec:	712b      	strb	r3, [r5, #4]
	init.timebase = ADC_TimebaseCalc(0);
    1eee:	2000      	movs	r0, #0
    1ef0:	f7fe fb0c 	bl	50c <ADC_TimebaseCalc>
    1ef4:	70a0      	strb	r0, [r4, #2]

	ADC_Init(ADC0, &init);
    1ef6:	0021      	movs	r1, r4
    1ef8:	0038      	movs	r0, r7
    1efa:	f7fe fa89 	bl	410 <ADC_Init>
	ADC_InitSingle(ADC0, &initSingle);
    1efe:	0029      	movs	r1, r5
    1f00:	0038      	movs	r0, r7
    1f02:	f7fe f9fd 	bl	300 <ADC_InitSingle>
}
    1f06:	b006      	add	sp, #24
    1f08:	bc04      	pop	{r2}
    1f0a:	4690      	mov	r8, r2
    1f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f0e:	46c0      	nop			; (mov r8, r8)
    1f10:	40082000 	.word	0x40082000
    1f14:	0008b200 	.word	0x0008b200
    1f18:	000f4240 	.word	0x000f4240

00001f1c <get_AD>:

int get_AD(uint32_t adchl)
{
    1f1c:	b510      	push	{r4, lr}
	int sample = 0;
	int temp = 0;

	// adcPosSelAPORT4XCH11 or adcPosSelAPORT4XCH13
	initADC(adchl);
    1f1e:	f7ff ffbb 	bl	1e98 <initADC>
 * @param[in] cmd
 *   A command indicating which type of sampling to start.
 ******************************************************************************/
__STATIC_INLINE void ADC_Start(ADC_TypeDef *adc, ADC_Start_TypeDef cmd)
{
  adc->CMD = (uint32_t)cmd;
    1f22:	4b0a      	ldr	r3, [pc, #40]	; (1f4c <get_AD+0x30>)
    1f24:	2201      	movs	r2, #1
    1f26:	609a      	str	r2, [r3, #8]
	ADC_Start(ADC0, adcStartSingle);

//	delayms(10);

	// Wait for conversion to be complete
	while(!(ADC0->STATUS & _ADC_STATUS_SINGLEDV_MASK));
    1f28:	4b08      	ldr	r3, [pc, #32]	; (1f4c <get_AD+0x30>)
    1f2a:	68db      	ldr	r3, [r3, #12]
    1f2c:	03db      	lsls	r3, r3, #15
    1f2e:	d5fb      	bpl.n	1f28 <get_AD+0xc>
  return adc->SINGLEDATA;
    1f30:	4b06      	ldr	r3, [pc, #24]	; (1f4c <get_AD+0x30>)
    1f32:	6c98      	ldr	r0, [r3, #72]	; 0x48

	// Get ADC result
	sample = ADC_DataSingleGet(ADC0);

	// Calculate input voltage in mV
	temp = (int)(((float)sample * 2500) / 4096);
    1f34:	f002 f9c2 	bl	42bc <__aeabi_i2f>
    1f38:	4905      	ldr	r1, [pc, #20]	; (1f50 <get_AD+0x34>)
    1f3a:	f001 fea9 	bl	3c90 <__aeabi_fmul>
    1f3e:	21e6      	movs	r1, #230	; 0xe6
    1f40:	0589      	lsls	r1, r1, #22
    1f42:	f001 fea5 	bl	3c90 <__aeabi_fmul>
    1f46:	f002 f999 	bl	427c <__aeabi_f2iz>

	return temp;
}
    1f4a:	bd10      	pop	{r4, pc}
    1f4c:	40082000 	.word	0x40082000
    1f50:	451c4000 	.word	0x451c4000

00001f54 <msgQueueFull>:

CAN_MessageObject_TypeDef sendMsg = {0}, recvMsg = {0};

bool msgQueueFull(msgQueue_t *msgQueue)
{
	if (msgQueue->num == QUEUE_LEN)
    1f54:	2300      	movs	r3, #0
    1f56:	56c3      	ldrsb	r3, [r0, r3]
    1f58:	2b05      	cmp	r3, #5
    1f5a:	d001      	beq.n	1f60 <msgQueueFull+0xc>
		return true;
	else
		return false;
    1f5c:	2000      	movs	r0, #0
}
    1f5e:	4770      	bx	lr
		return true;
    1f60:	2001      	movs	r0, #1
    1f62:	e7fc      	b.n	1f5e <msgQueueFull+0xa>

00001f64 <msgQueueEmpty>:

bool msgQueueEmpty(msgQueue_t *msgQueue)
{
	if (msgQueue->num == 0)
    1f64:	2300      	movs	r3, #0
    1f66:	56c3      	ldrsb	r3, [r0, r3]
    1f68:	2b00      	cmp	r3, #0
    1f6a:	d001      	beq.n	1f70 <msgQueueEmpty+0xc>
		return true;
	else
		return false;
    1f6c:	2000      	movs	r0, #0
}
    1f6e:	4770      	bx	lr
		return true;
    1f70:	2001      	movs	r0, #1
    1f72:	e7fc      	b.n	1f6e <msgQueueEmpty+0xa>

00001f74 <msgEnqueue>:

int msgEnqueue(msgQueue_t *msgQueue, CAN_MessageObject_TypeDef *msg)
{
    1f74:	b570      	push	{r4, r5, r6, lr}
    1f76:	0004      	movs	r4, r0
    1f78:	000d      	movs	r5, r1
	if (msgQueueFull(msgQueue))
    1f7a:	f7ff ffeb 	bl	1f54 <msgQueueFull>
    1f7e:	2800      	cmp	r0, #0
    1f80:	d11e      	bne.n	1fc0 <msgEnqueue+0x4c>
		return -1;

	memcpy((uint8_t *)(&msgQueue->queue[msgQueue->in++]), (uint8_t *)msg, sizeof(*msg));
    1f82:	2201      	movs	r2, #1
    1f84:	56a2      	ldrsb	r2, [r4, r2]
    1f86:	1c53      	adds	r3, r2, #1
    1f88:	7063      	strb	r3, [r4, #1]
    1f8a:	00d3      	lsls	r3, r2, #3
    1f8c:	1a9b      	subs	r3, r3, r2
    1f8e:	0098      	lsls	r0, r3, #2
    1f90:	1820      	adds	r0, r4, r0
    1f92:	3004      	adds	r0, #4
    1f94:	221c      	movs	r2, #28
    1f96:	0029      	movs	r1, r5
    1f98:	f004 f826 	bl	5fe8 <memcpy>
	if (msgQueue->in == QUEUE_LEN)
    1f9c:	2301      	movs	r3, #1
    1f9e:	56e3      	ldrsb	r3, [r4, r3]
    1fa0:	2b05      	cmp	r3, #5
    1fa2:	d00a      	beq.n	1fba <msgEnqueue+0x46>
		msgQueue->in = 0;

	CORE_CriticalDisableIrq();
    1fa4:	f7ff fc5e 	bl	1864 <CORE_CriticalDisableIrq>
	msgQueue->num++;
    1fa8:	2300      	movs	r3, #0
    1faa:	56e3      	ldrsb	r3, [r4, r3]
    1fac:	3301      	adds	r3, #1
    1fae:	7023      	strb	r3, [r4, #0]
	CORE_CriticalEnableIrq();
    1fb0:	f7ff fc5a 	bl	1868 <CORE_CriticalEnableIrq>

	return msgQueue->num;
    1fb4:	2000      	movs	r0, #0
    1fb6:	5620      	ldrsb	r0, [r4, r0]
}
    1fb8:	bd70      	pop	{r4, r5, r6, pc}
		msgQueue->in = 0;
    1fba:	2300      	movs	r3, #0
    1fbc:	7063      	strb	r3, [r4, #1]
    1fbe:	e7f1      	b.n	1fa4 <msgEnqueue+0x30>
		return -1;
    1fc0:	2001      	movs	r0, #1
    1fc2:	4240      	negs	r0, r0
    1fc4:	e7f8      	b.n	1fb8 <msgEnqueue+0x44>

00001fc6 <msgDequeue>:

CAN_MessageObject_TypeDef *msgDequeue(msgQueue_t *msgQueue)
{
    1fc6:	b570      	push	{r4, r5, r6, lr}
    1fc8:	0004      	movs	r4, r0
	CAN_MessageObject_TypeDef *pcanMsg = NULL;

	if (msgQueueEmpty(msgQueue))
    1fca:	f7ff ffcb 	bl	1f64 <msgQueueEmpty>
    1fce:	2800      	cmp	r0, #0
    1fd0:	d118      	bne.n	2004 <msgDequeue+0x3e>
		return pcanMsg;

	pcanMsg = &msgQueue->queue[msgQueue->out++];
    1fd2:	2102      	movs	r1, #2
    1fd4:	5661      	ldrsb	r1, [r4, r1]
    1fd6:	1c4b      	adds	r3, r1, #1
    1fd8:	b25b      	sxtb	r3, r3
    1fda:	70a3      	strb	r3, [r4, #2]
    1fdc:	00ca      	lsls	r2, r1, #3
    1fde:	1a52      	subs	r2, r2, r1
    1fe0:	0090      	lsls	r0, r2, #2
    1fe2:	1820      	adds	r0, r4, r0
    1fe4:	1d05      	adds	r5, r0, #4
	if (msgQueue->out == QUEUE_LEN)
    1fe6:	2b05      	cmp	r3, #5
    1fe8:	d009      	beq.n	1ffe <msgDequeue+0x38>
		msgQueue->out = 0;

	CORE_CriticalDisableIrq();
    1fea:	f7ff fc3b 	bl	1864 <CORE_CriticalDisableIrq>
	msgQueue->num--;
    1fee:	2300      	movs	r3, #0
    1ff0:	56e3      	ldrsb	r3, [r4, r3]
    1ff2:	3b01      	subs	r3, #1
    1ff4:	7023      	strb	r3, [r4, #0]
	CORE_CriticalEnableIrq();
    1ff6:	f7ff fc37 	bl	1868 <CORE_CriticalEnableIrq>

	return pcanMsg;
}
    1ffa:	0028      	movs	r0, r5
    1ffc:	bd70      	pop	{r4, r5, r6, pc}
		msgQueue->out = 0;
    1ffe:	2300      	movs	r3, #0
    2000:	70a3      	strb	r3, [r4, #2]
    2002:	e7f2      	b.n	1fea <msgDequeue+0x24>
		return pcanMsg;
    2004:	2500      	movs	r5, #0
    2006:	e7f8      	b.n	1ffa <msgDequeue+0x34>

00002008 <setUpCAN>:
 * @param can_Device: CAN0
 *
 * @param mode: Operating mode
 ******************************************************************************/
void setUpCAN(CAN_TypeDef *can_Device, CAN_Mode_TypeDef mode)
{
    2008:	b570      	push	{r4, r5, r6, lr}
    200a:	b082      	sub	sp, #8
    200c:	0004      	movs	r4, r0
    200e:	000e      	movs	r6, r1
	// Enable the clocks
	CMU_ClockEnable(cmuClock_HFPER, true);
    2010:	2101      	movs	r1, #1
    2012:	4821      	ldr	r0, [pc, #132]	; (2098 <setUpCAN+0x90>)
    2014:	f7fe fe0e 	bl	c34 <CMU_ClockEnable>

	if (can_Device == CAN0) {
    2018:	4b20      	ldr	r3, [pc, #128]	; (209c <setUpCAN+0x94>)
    201a:	429c      	cmp	r4, r3
    201c:	d01a      	beq.n	2054 <setUpCAN+0x4c>
		// Set the ROUTE to match the pins
		CAN_SetRoute(can_Device, true, 0, 0);
	}

	// Reset Message Objects
	CAN_ResetMessages(can_Device, 0);
    201e:	2100      	movs	r1, #0
    2020:	0020      	movs	r0, r4
    2022:	f7fe fd51 	bl	ac8 <CAN_ResetMessages>
	CAN_ResetMessages(can_Device, 1);
    2026:	2101      	movs	r1, #1
    2028:	0020      	movs	r0, r4
    202a:	f7fe fd4d 	bl	ac8 <CAN_ResetMessages>

	// Set the bit timing to get a bitrate of 125 kbit/s
	// The bitrate MUST be chosen based on the configuration of the clock.
	// The desired bitrate might be unreachable depending on the clock frequency.
	CAN_SetBitTiming(can_Device, CAN_CLK, 6, 7, 2, 1);
    202e:	2501      	movs	r5, #1
    2030:	9501      	str	r5, [sp, #4]
    2032:	2302      	movs	r3, #2
    2034:	9300      	str	r3, [sp, #0]
    2036:	3305      	adds	r3, #5
    2038:	2206      	movs	r2, #6
    203a:	4919      	ldr	r1, [pc, #100]	; (20a0 <setUpCAN+0x98>)
    203c:	0020      	movs	r0, r4
    203e:	f7fe fa9b 	bl	578 <CAN_SetBitTiming>
	//CAN_SetBitTiming(can_Device, 1000000U, 4, 4, 3, 3);  //2019.09.20 used by test.wanhai.
	//CAN_SetBitTiming(can_Device, CAN_CLK, 3, 4, 2, 1);

	// Set the CAN device mode
	CAN_SetMode(can_Device, mode);
    2042:	0031      	movs	r1, r6
    2044:	0020      	movs	r0, r4
    2046:	f7fe fad1 	bl	5ec <CAN_SetMode>
  uint32_t tmp = *addr;
    204a:	6823      	ldr	r3, [r4, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
    204c:	43ab      	bics	r3, r5
    204e:	6023      	str	r3, [r4, #0]

	// Enable CAN
	CAN_Enable(can_Device, true);
}
    2050:	b002      	add	sp, #8
    2052:	bd70      	pop	{r4, r5, r6, pc}
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2054:	4b13      	ldr	r3, [pc, #76]	; (20a4 <setUpCAN+0x9c>)
    2056:	2280      	movs	r2, #128	; 0x80
    2058:	0612      	lsls	r2, r2, #24
    205a:	601a      	str	r2, [r3, #0]
		CMU_ClockEnable(cmuClock_CAN0, true);
    205c:	2101      	movs	r1, #1
    205e:	4812      	ldr	r0, [pc, #72]	; (20a8 <setUpCAN+0xa0>)
    2060:	f7fe fde8 	bl	c34 <CMU_ClockEnable>
		CAN_Reset(can_Device);
    2064:	0020      	movs	r0, r4
    2066:	f7fe fae9 	bl	63c <CAN_Reset>
  uint32_t tmp = *addr;
    206a:	6823      	ldr	r3, [r4, #0]
  *addr = (tmp & ~(1 << bit)) | ((val & 1) << bit);
    206c:	2201      	movs	r2, #1
    206e:	4393      	bics	r3, r2
    2070:	4313      	orrs	r3, r2
    2072:	6023      	str	r3, [r4, #0]
		GPIO_PinModeSet(gpioPortC, 0, gpioModeInput, 0);
    2074:	2300      	movs	r3, #0
    2076:	2100      	movs	r1, #0
    2078:	2002      	movs	r0, #2
    207a:	f7ff fc55 	bl	1928 <GPIO_PinModeSet>
		GPIO_PinModeSet(gpioPortC, 1, gpioModePushPull, 0);
    207e:	2300      	movs	r3, #0
    2080:	2204      	movs	r2, #4
    2082:	2101      	movs	r1, #1
    2084:	2002      	movs	r0, #2
    2086:	f7ff fc4f 	bl	1928 <GPIO_PinModeSet>
		CAN_SetRoute(can_Device, true, 0, 0);
    208a:	2300      	movs	r3, #0
    208c:	2200      	movs	r2, #0
    208e:	2101      	movs	r1, #1
    2090:	0020      	movs	r0, r4
    2092:	f7fe fa65 	bl	560 <CAN_SetRoute>
    2096:	e7c2      	b.n	201e <setUpCAN+0x16>
    2098:	00054140 	.word	0x00054140
    209c:	40004000 	.word	0x40004000
    20a0:	000f4240 	.word	0x000f4240
    20a4:	e000e100 	.word	0xe000e100
    20a8:	00043e00 	.word	0x00043e00

000020ac <configMessageObj>:
                      uint8_t msgNum,
                      uint8_t id,
                      uint8_t dlc,
                      uint32_t mask,
                      bool tx)
{
    20ac:	b570      	push	{r4, r5, r6, lr}
    20ae:	b084      	sub	sp, #16
    20b0:	0005      	movs	r5, r0
    20b2:	000c      	movs	r4, r1
    20b4:	a908      	add	r1, sp, #32
    20b6:	7808      	ldrb	r0, [r1, #0]
    20b8:	a90a      	add	r1, sp, #40	; 0x28
    20ba:	7809      	ldrb	r1, [r1, #0]
	message->msgNum = msgNum;
    20bc:	7022      	strb	r2, [r4, #0]
	message->id = id;
    20be:	6063      	str	r3, [r4, #4]
	message->dlc = dlc;
    20c0:	7220      	strb	r0, [r4, #8]
	message->mask = mask;
    20c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    20c4:	6163      	str	r3, [r4, #20]

	//  CAN_ConfigureMessageObject(can, CAN_TX_IF, message->msgNum,
	//                             true, tx, false, true, true);
	if (tx) {
    20c6:	2900      	cmp	r1, #0
    20c8:	d113      	bne.n	20f2 <configMessageObj+0x46>
		// Configure valid, tx/rx, remoteTransfer for the given Message Object
		CAN_ConfigureMessageObject(can, CAN_TX_IF, message->msgNum,
						   true, tx, false, true, true);
	} else {
		// Configure valid, tx/rx, remoteTransfer for the given Message Object
		CAN_ConfigureMessageObject(can, CAN_RX_IF, message->msgNum,
    20ca:	2601      	movs	r6, #1
    20cc:	9603      	str	r6, [sp, #12]
    20ce:	9602      	str	r6, [sp, #8]
    20d0:	2300      	movs	r3, #0
    20d2:	9301      	str	r3, [sp, #4]
    20d4:	9100      	str	r1, [sp, #0]
    20d6:	3301      	adds	r3, #1
    20d8:	2101      	movs	r1, #1
    20da:	0028      	movs	r0, r5
    20dc:	f7fe fbc8 	bl	870 <CAN_ConfigureMessageObject>
							   true, tx, false, true, true);
		// Set filter to receive any message with any id
		// CAN_SetIdAndFilter(can, CAN_RX_IF, true, message, true);
		CAN_SetIdAndFilter(can, CAN_RX_IF, false, message, true);
    20e0:	9600      	str	r6, [sp, #0]
    20e2:	0023      	movs	r3, r4
    20e4:	2200      	movs	r2, #0
    20e6:	2101      	movs	r1, #1
    20e8:	0028      	movs	r0, r5
    20ea:	f7fe fb3d 	bl	768 <CAN_SetIdAndFilter>
	}
}
    20ee:	b004      	add	sp, #16
    20f0:	bd70      	pop	{r4, r5, r6, pc}
		CAN_ConfigureMessageObject(can, CAN_TX_IF, message->msgNum,
    20f2:	2301      	movs	r3, #1
    20f4:	9303      	str	r3, [sp, #12]
    20f6:	9302      	str	r3, [sp, #8]
    20f8:	2300      	movs	r3, #0
    20fa:	9301      	str	r3, [sp, #4]
    20fc:	9100      	str	r1, [sp, #0]
    20fe:	3301      	adds	r3, #1
    2100:	2100      	movs	r1, #0
    2102:	0028      	movs	r0, r5
    2104:	f7fe fbb4 	bl	870 <CAN_ConfigureMessageObject>
    2108:	e7f1      	b.n	20ee <configMessageObj+0x42>
	...

0000210c <CAN0_IRQHandler>:
/***************************************************************************//**
 * @brief CAN_IRQHandlers
 * Interrupt Service Routine for CAN interrupt
 ******************************************************************************/
void CAN0_IRQHandler(void)
{
    210c:	b510      	push	{r4, lr}
	uint32_t status = CAN0->STATUS;
    210e:	4b11      	ldr	r3, [pc, #68]	; (2154 <CAN0_IRQHandler+0x48>)
    2110:	685b      	ldr	r3, [r3, #4]

	if (status & CAN_STATUS_RXOK) {
    2112:	06da      	lsls	r2, r3, #27
    2114:	d518      	bpl.n	2148 <CAN0_IRQHandler+0x3c>
//		CAN0Received = true;

		status &= ~CAN_STATUS_RXOK;
    2116:	2210      	movs	r2, #16
    2118:	4393      	bics	r3, r2

		CAN0->STATUS = status;
    211a:	4a0e      	ldr	r2, [pc, #56]	; (2154 <CAN0_IRQHandler+0x48>)
    211c:	6053      	str	r3, [r2, #4]
#if 1
		for (int i = 0; i < recvMsg.dlc; i++)
    211e:	2300      	movs	r3, #0
    2120:	e004      	b.n	212c <CAN0_IRQHandler+0x20>
			recvMsg.data[i] = 0;
    2122:	4a0d      	ldr	r2, [pc, #52]	; (2158 <CAN0_IRQHandler+0x4c>)
    2124:	18d2      	adds	r2, r2, r3
    2126:	2100      	movs	r1, #0
    2128:	7251      	strb	r1, [r2, #9]
		for (int i = 0; i < recvMsg.dlc; i++)
    212a:	3301      	adds	r3, #1
    212c:	4a0a      	ldr	r2, [pc, #40]	; (2158 <CAN0_IRQHandler+0x4c>)
    212e:	7a12      	ldrb	r2, [r2, #8]
    2130:	429a      	cmp	r2, r3
    2132:	dcf6      	bgt.n	2122 <CAN0_IRQHandler+0x16>

		CAN_ReadMessage(CAN0, CAN_RX_IF, &recvMsg);
    2134:	4c08      	ldr	r4, [pc, #32]	; (2158 <CAN0_IRQHandler+0x4c>)
    2136:	0022      	movs	r2, r4
    2138:	2101      	movs	r1, #1
    213a:	4806      	ldr	r0, [pc, #24]	; (2154 <CAN0_IRQHandler+0x48>)
    213c:	f7fe fc6e 	bl	a1c <CAN_ReadMessage>
		msgEnqueue(&g_msgQueue, &recvMsg);
    2140:	0021      	movs	r1, r4
    2142:	4806      	ldr	r0, [pc, #24]	; (215c <CAN0_IRQHandler+0x50>)
    2144:	f7ff ff16 	bl	1f74 <msgEnqueue>
 * @param[in] flags
 *   Pending CAN message interrupt source(s) to clear.
 ******************************************************************************/
__STATIC_INLINE void CAN_MessageIntClear(CAN_TypeDef *can, uint32_t flags)
{
  can->IF0IFC = flags;
    2148:	4b02      	ldr	r3, [pc, #8]	; (2154 <CAN0_IRQHandler+0x48>)
    214a:	2201      	movs	r2, #1
    214c:	4252      	negs	r2, r2
    214e:	639a      	str	r2, [r3, #56]	; 0x38
#endif
	}
	//CAN0->STATUS = status;
	CAN_MessageIntClear(CAN0, 0xFFFFFFFF);
}
    2150:	bd10      	pop	{r4, pc}
    2152:	46c0      	nop			; (mov r8, r8)
    2154:	40004000 	.word	0x40004000
    2158:	200000e0 	.word	0x200000e0
    215c:	200001cc 	.word	0x200001cc

00002160 <CAN_Tx>:
//	if (CAN0Received == true)
//		CAN_Rx(&recvMsg);
//}

void CAN_Tx(CAN_MessageObject_TypeDef *message)
{
    2160:	b510      	push	{r4, lr}
    2162:	0002      	movs	r2, r0
	CAN_SendMessage(CAN0, CAN_TX_IF, message, true);
    2164:	2301      	movs	r3, #1
    2166:	2100      	movs	r1, #0
    2168:	4801      	ldr	r0, [pc, #4]	; (2170 <CAN_Tx+0x10>)
    216a:	f7fe fbcf 	bl	90c <CAN_SendMessage>
}
    216e:	bd10      	pop	{r4, pc}
    2170:	40004000 	.word	0x40004000

00002174 <poll_CAN_Tx>:

void poll_CAN_Tx(CAN_MessageObject_TypeDef *canMsg, mainFrame_t *frame)
{
    2174:	b510      	push	{r4, lr}
    2176:	0004      	movs	r4, r0
	uint32_t status = 0;

	memcpy(canMsg->data, frame, sizeof(*frame));
    2178:	3009      	adds	r0, #9
    217a:	2208      	movs	r2, #8
    217c:	f003 ff34 	bl	5fe8 <memcpy>
	CAN_Tx(canMsg);
    2180:	0020      	movs	r0, r4
    2182:	f7ff ffed 	bl	2160 <CAN_Tx>

	/*
	 * wait TX completely
	 * */
	status = CAN0->STATUS;
    2186:	4b06      	ldr	r3, [pc, #24]	; (21a0 <poll_CAN_Tx+0x2c>)
    2188:	685b      	ldr	r3, [r3, #4]
	while (!(status & CAN_STATUS_TXOK)) {
    218a:	e001      	b.n	2190 <poll_CAN_Tx+0x1c>
		status = CAN0->STATUS;
    218c:	4b04      	ldr	r3, [pc, #16]	; (21a0 <poll_CAN_Tx+0x2c>)
    218e:	685b      	ldr	r3, [r3, #4]
	while (!(status & CAN_STATUS_TXOK)) {
    2190:	071a      	lsls	r2, r3, #28
    2192:	d5fb      	bpl.n	218c <poll_CAN_Tx+0x18>
	}

	/*
	 * clear TXOK status flag
	 * */
	status &= ~CAN_STATUS_TXOK;
    2194:	2208      	movs	r2, #8
    2196:	4393      	bics	r3, r2
	CAN0->STATUS = status;
    2198:	4a01      	ldr	r2, [pc, #4]	; (21a0 <poll_CAN_Tx+0x2c>)
    219a:	6053      	str	r3, [r2, #4]
}
    219c:	bd10      	pop	{r4, pc}
    219e:	46c0      	nop			; (mov r8, r8)
    21a0:	40004000 	.word	0x40004000

000021a4 <CANInit>:

void CANInit(CAN_Mode_TypeDef mode)
{
    21a4:	b570      	push	{r4, r5, r6, lr}
    21a6:	b084      	sub	sp, #16
    21a8:	0001      	movs	r1, r0
	// Initialize CAN peripherals
	//CAN_Mode_TypeDef mode =  canModeLoopBack;

	setUpCAN(CAN0, mode);
    21aa:	4c0d      	ldr	r4, [pc, #52]	; (21e0 <CANInit+0x3c>)
    21ac:	0020      	movs	r0, r4
    21ae:	f7ff ff2b 	bl	2008 <setUpCAN>

	//  CAN0->BITTIMING = 0x2301;
	// Initialize a message using 5th Message Object in the RAM to send
	configMessageObj(CAN0, &sendMsg, TX_MSG_OBJ, ARB_STS_ID, DLC_8B, 0, true);
    21b2:	2301      	movs	r3, #1
    21b4:	9302      	str	r3, [sp, #8]
    21b6:	2500      	movs	r5, #0
    21b8:	9501      	str	r5, [sp, #4]
    21ba:	2608      	movs	r6, #8
    21bc:	9600      	str	r6, [sp, #0]
    21be:	3345      	adds	r3, #69	; 0x45
    21c0:	2205      	movs	r2, #5
    21c2:	4908      	ldr	r1, [pc, #32]	; (21e4 <CANInit+0x40>)
    21c4:	0020      	movs	r0, r4
    21c6:	f7ff ff71 	bl	20ac <configMessageObj>

	// Initialize a message using 6th Message Object in the RAM for reception
	configMessageObj(CAN0, &recvMsg, RX_MSG_OBJ, ARB_CMD_ID, DLC_8B, 0, false);
    21ca:	9502      	str	r5, [sp, #8]
    21cc:	9501      	str	r5, [sp, #4]
    21ce:	9600      	str	r6, [sp, #0]
    21d0:	2364      	movs	r3, #100	; 0x64
    21d2:	2206      	movs	r2, #6
    21d4:	4904      	ldr	r1, [pc, #16]	; (21e8 <CANInit+0x44>)
    21d6:	0020      	movs	r0, r4
    21d8:	f7ff ff68 	bl	20ac <configMessageObj>
}
    21dc:	b004      	add	sp, #16
    21de:	bd70      	pop	{r4, r5, r6, pc}
    21e0:	40004000 	.word	0x40004000
    21e4:	200000fc 	.word	0x200000fc
    21e8:	200000e0 	.word	0x200000e0

000021ec <handleDaltesterOn>:

void handleDaltesterOn(mainFrame_t *frame)
{
    21ec:	b530      	push	{r4, r5, lr}
    21ee:	b089      	sub	sp, #36	; 0x24
    21f0:	0005      	movs	r5, r0
	CAN_MessageObject_TypeDef canMsg = {
    21f2:	ac01      	add	r4, sp, #4
    21f4:	221c      	movs	r2, #28
    21f6:	2100      	movs	r1, #0
    21f8:	0020      	movs	r0, r4
    21fa:	f003 fefe 	bl	5ffa <memset>
    21fe:	2305      	movs	r3, #5
    2200:	7023      	strb	r3, [r4, #0]
    2202:	3341      	adds	r3, #65	; 0x41
    2204:	6063      	str	r3, [r4, #4]
    2206:	3b3e      	subs	r3, #62	; 0x3e
    2208:	7223      	strb	r3, [r4, #8]
		.id = ARB_STS_ID,
		.dlc = 8,
	};
	bool daltesterOnSucc = true;

	frame->type = CTRL_FRAME;
    220a:	2401      	movs	r4, #1
    220c:	716c      	strb	r4, [r5, #5]

	/*
	 * switch on supply for ballistic tester
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BALTESTER_1, gpioModePushPull, 1);
    220e:	3b07      	subs	r3, #7
    2210:	2204      	movs	r2, #4
    2212:	2104      	movs	r1, #4
    2214:	2002      	movs	r0, #2
    2216:	f7ff fb87 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BALTESTER_2, gpioModePushPull, 1);
    221a:	2301      	movs	r3, #1
    221c:	2204      	movs	r2, #4
    221e:	2108      	movs	r1, #8
    2220:	2002      	movs	r0, #2
    2222:	f7ff fb81 	bl	1928 <GPIO_PinModeSet>
  return ((*addr) >> bit) & 1;
    2226:	4b0f      	ldr	r3, [pc, #60]	; (2264 <handleDaltesterOn+0x78>)
    2228:	681b      	ldr	r3, [r3, #0]
    222a:	091b      	lsrs	r3, r3, #4

	if (GPIO_PinOutGet(gpioPortC, GPIO_TO_BALTESTER_1)
    222c:	421c      	tst	r4, r3
    222e:	d003      	beq.n	2238 <handleDaltesterOn+0x4c>
    2230:	4b0c      	ldr	r3, [pc, #48]	; (2264 <handleDaltesterOn+0x78>)
    2232:	681b      	ldr	r3, [r3, #0]
		&& GPIO_PinOutGet(gpioPortC, GPIO_TO_BALTESTER_2)) {
    2234:	05db      	lsls	r3, r3, #23
    2236:	d40f      	bmi.n	2258 <handleDaltesterOn+0x6c>
		g_baltester_status = BALTESTER_ON;
		daltesterOnSucc = true;
	} else {
		g_baltester_status = BALTESTER_OFF;
    2238:	4b0b      	ldr	r3, [pc, #44]	; (2268 <handleDaltesterOn+0x7c>)
    223a:	2210      	movs	r2, #16
    223c:	701a      	strb	r2, [r3, #0]
	}

	if (daltesterOnSucc) {
		frame->cmd_status0 = 0x01;
	} else {
		frame->cmd_status0 = 0xFE;
    223e:	23fe      	movs	r3, #254	; 0xfe
    2240:	71ab      	strb	r3, [r5, #6]
	}

	memcpy(&canMsg.data, frame, sizeof(*frame));
    2242:	2208      	movs	r2, #8
    2244:	0029      	movs	r1, r5
    2246:	200d      	movs	r0, #13
    2248:	4468      	add	r0, sp
    224a:	f003 fecd 	bl	5fe8 <memcpy>
	CAN_Tx(&canMsg);
    224e:	a801      	add	r0, sp, #4
    2250:	f7ff ff86 	bl	2160 <CAN_Tx>
}
    2254:	b009      	add	sp, #36	; 0x24
    2256:	bd30      	pop	{r4, r5, pc}
		g_baltester_status = BALTESTER_ON;
    2258:	4b03      	ldr	r3, [pc, #12]	; (2268 <handleDaltesterOn+0x7c>)
    225a:	2220      	movs	r2, #32
    225c:	701a      	strb	r2, [r3, #0]
		frame->cmd_status0 = 0x01;
    225e:	2301      	movs	r3, #1
    2260:	71ab      	strb	r3, [r5, #6]
    2262:	e7ee      	b.n	2242 <handleDaltesterOn+0x56>
    2264:	4008806c 	.word	0x4008806c
    2268:	200001c8 	.word	0x200001c8

0000226c <handleDaltesterOff>:

void handleDaltesterOff(mainFrame_t *frame)
{
    226c:	b530      	push	{r4, r5, lr}
    226e:	b089      	sub	sp, #36	; 0x24
    2270:	0005      	movs	r5, r0
	CAN_MessageObject_TypeDef canMsg = {
    2272:	ac01      	add	r4, sp, #4
    2274:	221c      	movs	r2, #28
    2276:	2100      	movs	r1, #0
    2278:	0020      	movs	r0, r4
    227a:	f003 febe 	bl	5ffa <memset>
    227e:	2305      	movs	r3, #5
    2280:	7023      	strb	r3, [r4, #0]
    2282:	3341      	adds	r3, #65	; 0x41
    2284:	6063      	str	r3, [r4, #4]
    2286:	3b3e      	subs	r3, #62	; 0x3e
    2288:	7223      	strb	r3, [r4, #8]
		.id = ARB_STS_ID,
		.dlc = 8,
	};
	bool daltesterOffSucc = true;

	frame->type = CTRL_FRAME;
    228a:	2401      	movs	r4, #1
    228c:	716c      	strb	r4, [r5, #5]

	/*
	 * switch off supply for ballistic tester
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BALTESTER_2, gpioModePushPull, 0);
    228e:	2300      	movs	r3, #0
    2290:	2204      	movs	r2, #4
    2292:	2108      	movs	r1, #8
    2294:	2002      	movs	r0, #2
    2296:	f7ff fb47 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BALTESTER_1, gpioModePushPull, 0);
    229a:	2300      	movs	r3, #0
    229c:	2204      	movs	r2, #4
    229e:	2104      	movs	r1, #4
    22a0:	2002      	movs	r0, #2
    22a2:	f7ff fb41 	bl	1928 <GPIO_PinModeSet>
	g_baltester_status = BALTESTER_OFF;
    22a6:	4b10      	ldr	r3, [pc, #64]	; (22e8 <handleDaltesterOff+0x7c>)
    22a8:	2210      	movs	r2, #16
    22aa:	701a      	strb	r2, [r3, #0]
    22ac:	4b0f      	ldr	r3, [pc, #60]	; (22ec <handleDaltesterOff+0x80>)
    22ae:	681b      	ldr	r3, [r3, #0]
    22b0:	091b      	lsrs	r3, r3, #4

	if (!GPIO_PinOutGet(gpioPortC, GPIO_TO_BALTESTER_1)
    22b2:	421c      	tst	r4, r3
    22b4:	d103      	bne.n	22be <handleDaltesterOff+0x52>
    22b6:	4b0d      	ldr	r3, [pc, #52]	; (22ec <handleDaltesterOff+0x80>)
    22b8:	681b      	ldr	r3, [r3, #0]
		&& !GPIO_PinOutGet(gpioPortC, GPIO_TO_BALTESTER_2)) {
    22ba:	05db      	lsls	r3, r3, #23
    22bc:	d50f      	bpl.n	22de <handleDaltesterOff+0x72>
		g_baltester_status = BALTESTER_OFF;
		daltesterOffSucc = true;
	} else {
		g_baltester_status = BALTESTER_ON;
    22be:	4b0a      	ldr	r3, [pc, #40]	; (22e8 <handleDaltesterOff+0x7c>)
    22c0:	2220      	movs	r2, #32
    22c2:	701a      	strb	r2, [r3, #0]
	}

	if (daltesterOffSucc) {
		frame->cmd_status0 = 0x02;
	} else {
		frame->cmd_status0 = 0xFD;
    22c4:	23fd      	movs	r3, #253	; 0xfd
    22c6:	71ab      	strb	r3, [r5, #6]
	}

	memcpy(&canMsg.data, frame, sizeof(*frame));
    22c8:	2208      	movs	r2, #8
    22ca:	0029      	movs	r1, r5
    22cc:	200d      	movs	r0, #13
    22ce:	4468      	add	r0, sp
    22d0:	f003 fe8a 	bl	5fe8 <memcpy>
	CAN_Tx(&canMsg);
    22d4:	a801      	add	r0, sp, #4
    22d6:	f7ff ff43 	bl	2160 <CAN_Tx>
}
    22da:	b009      	add	sp, #36	; 0x24
    22dc:	bd30      	pop	{r4, r5, pc}
		g_baltester_status = BALTESTER_OFF;
    22de:	4b02      	ldr	r3, [pc, #8]	; (22e8 <handleDaltesterOff+0x7c>)
    22e0:	701a      	strb	r2, [r3, #0]
		frame->cmd_status0 = 0x02;
    22e2:	2302      	movs	r3, #2
    22e4:	71ab      	strb	r3, [r5, #6]
    22e6:	e7ef      	b.n	22c8 <handleDaltesterOff+0x5c>
    22e8:	200001c8 	.word	0x200001c8
    22ec:	4008806c 	.word	0x4008806c

000022f0 <handleBatteryChk>:

void handleBatteryChk(mainFrame_t *frame)
{
    22f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22f2:	46ce      	mov	lr, r9
    22f4:	4647      	mov	r7, r8
    22f6:	b580      	push	{r7, lr}
    22f8:	b08b      	sub	sp, #44	; 0x2c
    22fa:	0005      	movs	r5, r0
	CAN_MessageObject_TypeDef canMsg = {
    22fc:	ac03      	add	r4, sp, #12
    22fe:	221c      	movs	r2, #28
    2300:	2100      	movs	r1, #0
    2302:	0020      	movs	r0, r4
    2304:	f003 fe79 	bl	5ffa <memset>
    2308:	2305      	movs	r3, #5
    230a:	7023      	strb	r3, [r4, #0]
    230c:	3341      	adds	r3, #65	; 0x41
    230e:	6063      	str	r3, [r4, #4]
    2310:	3b3e      	subs	r3, #62	; 0x3e
    2312:	7223      	strb	r3, [r4, #8]
		.msgNum = TX_MSG_OBJ,
		.id = ARB_STS_ID,
		.dlc = DLC_8B,
	};
	mainFrame_t mFrame = {0};
    2314:	2208      	movs	r2, #8
    2316:	2100      	movs	r1, #0
    2318:	a801      	add	r0, sp, #4
    231a:	f003 fe6e 	bl	5ffa <memset>
	bool batteryChkSucc = true;
	uint16_t serial = (frame->serialHigh << 8) | frame->serialLow;
    231e:	78ea      	ldrb	r2, [r5, #3]
    2320:	0212      	lsls	r2, r2, #8
    2322:	78ab      	ldrb	r3, [r5, #2]
    2324:	4313      	orrs	r3, r2
    2326:	b21b      	sxth	r3, r3
    2328:	4698      	mov	r8, r3
    232a:	b29b      	uxth	r3, r3
    232c:	4699      	mov	r9, r3
	uint8_t *pbuf = (uint8_t *)&g_BatteryStatQueue.batteryStatus[g_BatteryStatQueue.latestItem], *pmFrame = (uint8_t *)&mFrame;
    232e:	4a33      	ldr	r2, [pc, #204]	; (23fc <handleBatteryChk+0x10c>)
    2330:	2101      	movs	r1, #1
    2332:	5651      	ldrsb	r1, [r2, r1]
    2334:	004b      	lsls	r3, r1, #1
    2336:	185b      	adds	r3, r3, r1
    2338:	011f      	lsls	r7, r3, #4
    233a:	18bf      	adds	r7, r7, r2
    233c:	3702      	adds	r7, #2
	uint16_t crc = GetCRC16(pbuf, sizeof(BatteryStatus_t));
    233e:	2130      	movs	r1, #48	; 0x30
    2340:	0038      	movs	r0, r7
    2342:	f000 f98d 	bl	2660 <GetCRC16>
    2346:	0006      	movs	r6, r0


	/*
	 * safe battery status feedback frame
	 * */
	for (i = 0; i < 9; i++) {
    2348:	2400      	movs	r4, #0
    234a:	e03a      	b.n	23c2 <handleBatteryChk+0xd2>
		if (i == 0) { // subFrame 1
			mFrame.subFrameIndex = i;
    234c:	a901      	add	r1, sp, #4
    234e:	700c      	strb	r4, [r1, #0]
			mFrame.frameLen = 9;
    2350:	2309      	movs	r3, #9
    2352:	704b      	strb	r3, [r1, #1]
			mFrame.serialLow = serial & 0xff;
    2354:	4643      	mov	r3, r8
    2356:	708b      	strb	r3, [r1, #2]
			mFrame.serialHigh = (serial >> 8) & 0xff;
    2358:	464b      	mov	r3, r9
    235a:	0a1b      	lsrs	r3, r3, #8
    235c:	70cb      	strb	r3, [r1, #3]
			mFrame.dataLen = 48;
    235e:	2330      	movs	r3, #48	; 0x30
    2360:	710b      	strb	r3, [r1, #4]
			mFrame.type = STATUS_FRAME;
    2362:	3b2e      	subs	r3, #46	; 0x2e
    2364:	714b      	strb	r3, [r1, #5]
			poll_CAN_Tx(&canMsg, &mFrame);
    2366:	a803      	add	r0, sp, #12
    2368:	f7ff ff04 	bl	2174 <poll_CAN_Tx>
    236c:	e028      	b.n	23c0 <handleBatteryChk+0xd0>
		} else if (i >= 1 && i <= 6) { // subFrame 2-7
			memset(&mFrame, 0x00, sizeof(mFrame));
    236e:	ad01      	add	r5, sp, #4
    2370:	2208      	movs	r2, #8
    2372:	2100      	movs	r1, #0
    2374:	0028      	movs	r0, r5
    2376:	f003 fe40 	bl	5ffa <memset>
			mFrame.subFrameIndex = i;
    237a:	702c      	strb	r4, [r5, #0]
			memcpy(&mFrame.frameLen, (pbuf + (7 * (i - 1))), 7);
    237c:	1e61      	subs	r1, r4, #1
    237e:	2207      	movs	r2, #7
    2380:	4351      	muls	r1, r2
    2382:	1879      	adds	r1, r7, r1
    2384:	466b      	mov	r3, sp
    2386:	1d58      	adds	r0, r3, #5
    2388:	f003 fe2e 	bl	5fe8 <memcpy>
			poll_CAN_Tx(&canMsg, &mFrame);
    238c:	0029      	movs	r1, r5
    238e:	a803      	add	r0, sp, #12
    2390:	f7ff fef0 	bl	2174 <poll_CAN_Tx>
    2394:	e014      	b.n	23c0 <handleBatteryChk+0xd0>
		} else if (i == 7) { // subFrmae 8
			memset(&mFrame, 0x00, sizeof(mFrame));
    2396:	ad01      	add	r5, sp, #4
    2398:	2208      	movs	r2, #8
    239a:	2100      	movs	r1, #0
    239c:	0028      	movs	r0, r5
    239e:	f003 fe2c 	bl	5ffa <memset>
			mFrame.subFrameIndex = i;
    23a2:	702c      	strb	r4, [r5, #0]
			memcpy(&mFrame.frameLen, (pbuf + (7 * (i - 1))), 6);
    23a4:	1e63      	subs	r3, r4, #1
    23a6:	00d9      	lsls	r1, r3, #3
    23a8:	1ac9      	subs	r1, r1, r3
    23aa:	1879      	adds	r1, r7, r1
    23ac:	2206      	movs	r2, #6
    23ae:	466b      	mov	r3, sp
    23b0:	1d58      	adds	r0, r3, #5
    23b2:	f003 fe19 	bl	5fe8 <memcpy>
			*(pmFrame + 7) = crc & 0xff; // last byte stores lower 8bits crc
    23b6:	71ee      	strb	r6, [r5, #7]
			poll_CAN_Tx(&canMsg, &mFrame);
    23b8:	0029      	movs	r1, r5
    23ba:	a803      	add	r0, sp, #12
    23bc:	f7ff feda 	bl	2174 <poll_CAN_Tx>
	for (i = 0; i < 9; i++) {
    23c0:	3401      	adds	r4, #1
    23c2:	2c08      	cmp	r4, #8
    23c4:	dc14      	bgt.n	23f0 <handleBatteryChk+0x100>
		if (i == 0) { // subFrame 1
    23c6:	2c00      	cmp	r4, #0
    23c8:	d0c0      	beq.n	234c <handleBatteryChk+0x5c>
		} else if (i >= 1 && i <= 6) { // subFrame 2-7
    23ca:	1e63      	subs	r3, r4, #1
    23cc:	2b05      	cmp	r3, #5
    23ce:	d9ce      	bls.n	236e <handleBatteryChk+0x7e>
		} else if (i == 7) { // subFrmae 8
    23d0:	2c07      	cmp	r4, #7
    23d2:	d0e0      	beq.n	2396 <handleBatteryChk+0xa6>
		} else { // subFrame 9
			memset(&mFrame, 0x00, sizeof(mFrame));
    23d4:	ad01      	add	r5, sp, #4
    23d6:	2208      	movs	r2, #8
    23d8:	2100      	movs	r1, #0
    23da:	0028      	movs	r0, r5
    23dc:	f003 fe0d 	bl	5ffa <memset>
			mFrame.subFrameIndex = i;
    23e0:	702c      	strb	r4, [r5, #0]
			*(pmFrame + 1) = (crc >> 8) & 0xff; // 2nd byte stores higher 8bits crc
    23e2:	0a33      	lsrs	r3, r6, #8
    23e4:	706b      	strb	r3, [r5, #1]
			poll_CAN_Tx(&canMsg, &mFrame);
    23e6:	0029      	movs	r1, r5
    23e8:	a803      	add	r0, sp, #12
    23ea:	f7ff fec3 	bl	2174 <poll_CAN_Tx>
    23ee:	e7e7      	b.n	23c0 <handleBatteryChk+0xd0>
		mFrame.type = CTRL_FRAME;
		mFrame.cmd_status0 = 0xFC;
		memcpy(&canMsg.data, &mFrame, sizeof(mFrame));
		poll_CAN_Tx(&canMsg, &mFrame);
	}
}
    23f0:	b00b      	add	sp, #44	; 0x2c
    23f2:	bc0c      	pop	{r2, r3}
    23f4:	4690      	mov	r8, r2
    23f6:	4699      	mov	r9, r3
    23f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23fa:	46c0      	nop			; (mov r8, r8)
    23fc:	20000128 	.word	0x20000128

00002400 <handlePwrToBattery>:

void handlePwrToBattery(mainFrame_t *frame)
{
    2400:	b530      	push	{r4, r5, lr}
    2402:	b089      	sub	sp, #36	; 0x24
    2404:	0005      	movs	r5, r0
	CAN_MessageObject_TypeDef canMsg = {
    2406:	ac01      	add	r4, sp, #4
    2408:	221c      	movs	r2, #28
    240a:	2100      	movs	r1, #0
    240c:	0020      	movs	r0, r4
    240e:	f003 fdf4 	bl	5ffa <memset>
    2412:	2305      	movs	r3, #5
    2414:	7023      	strb	r3, [r4, #0]
    2416:	3341      	adds	r3, #65	; 0x41
    2418:	6063      	str	r3, [r4, #4]
    241a:	3b3e      	subs	r3, #62	; 0x3e
    241c:	7223      	strb	r3, [r4, #8]
		.id = ARB_STS_ID,
		.dlc = 8,
	};
	bool pwrToBatterySucc = true;

	frame->type = CTRL_FRAME;
    241e:	2401      	movs	r4, #1
    2420:	716c      	strb	r4, [r5, #5]

	/*
	 * switch on power from battery
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_1, gpioModePushPull, 1);
    2422:	3b07      	subs	r3, #7
    2424:	2204      	movs	r2, #4
    2426:	2102      	movs	r1, #2
    2428:	2002      	movs	r0, #2
    242a:	f7ff fa7d 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_2, gpioModePushPull, 1);
    242e:	2301      	movs	r3, #1
    2430:	2204      	movs	r2, #4
    2432:	2103      	movs	r1, #3
    2434:	2002      	movs	r0, #2
    2436:	f7ff fa77 	bl	1928 <GPIO_PinModeSet>
    243a:	4b17      	ldr	r3, [pc, #92]	; (2498 <handlePwrToBattery+0x98>)
    243c:	681b      	ldr	r3, [r3, #0]
    243e:	089b      	lsrs	r3, r3, #2

	if (GPIO_PinOutGet(gpioPortC, GPIO_TO_BATTERY_1)
    2440:	421c      	tst	r4, r3
    2442:	d003      	beq.n	244c <handlePwrToBattery+0x4c>
    2444:	4b14      	ldr	r3, [pc, #80]	; (2498 <handlePwrToBattery+0x98>)
    2446:	681b      	ldr	r3, [r3, #0]
		&& GPIO_PinOutGet(gpioPortC, GPIO_TO_BATTERY_2)) {
    2448:	071b      	lsls	r3, r3, #28
    244a:	d412      	bmi.n	2472 <handlePwrToBattery+0x72>
		g_supply_status = BATTERY_SUPPLY;
		pwrToBatterySucc = true;
	} else {
		g_supply_status = GROUND_SUPPLY;
    244c:	4b13      	ldr	r3, [pc, #76]	; (249c <handlePwrToBattery+0x9c>)
    244e:	2210      	movs	r2, #16
    2450:	701a      	strb	r2, [r3, #0]
		 * switch on high power output
		 * */
		GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_1, gpioModePushPull, 1);
		GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_2, gpioModePushPull, 1);
	} else {
		frame->cmd_status0 = 0xFB;
    2452:	23fb      	movs	r3, #251	; 0xfb
    2454:	71ab      	strb	r3, [r5, #6]
	}

	memcpy(&canMsg.data, frame, sizeof(*frame));
    2456:	2208      	movs	r2, #8
    2458:	0029      	movs	r1, r5
    245a:	200d      	movs	r0, #13
    245c:	4468      	add	r0, sp
    245e:	f003 fdc3 	bl	5fe8 <memcpy>
	CAN_Tx(&canMsg);
    2462:	a801      	add	r0, sp, #4
    2464:	f7ff fe7c 	bl	2160 <CAN_Tx>

	/*
	 * update state machine
	 * */
	g_curMode = BATTERYSUPPLY_MODE;
    2468:	4b0d      	ldr	r3, [pc, #52]	; (24a0 <handlePwrToBattery+0xa0>)
    246a:	2202      	movs	r2, #2
    246c:	701a      	strb	r2, [r3, #0]
}
    246e:	b009      	add	sp, #36	; 0x24
    2470:	bd30      	pop	{r4, r5, pc}
		g_supply_status = BATTERY_SUPPLY;
    2472:	4b0a      	ldr	r3, [pc, #40]	; (249c <handlePwrToBattery+0x9c>)
    2474:	2202      	movs	r2, #2
    2476:	701a      	strb	r2, [r3, #0]
		frame->cmd_status0 = 0x04;
    2478:	2304      	movs	r3, #4
    247a:	71ab      	strb	r3, [r5, #6]
		GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_1, gpioModePushPull, 1);
    247c:	3b03      	subs	r3, #3
    247e:	3202      	adds	r2, #2
    2480:	2109      	movs	r1, #9
    2482:	2002      	movs	r0, #2
    2484:	f7ff fa50 	bl	1928 <GPIO_PinModeSet>
		GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_2, gpioModePushPull, 1);
    2488:	2301      	movs	r3, #1
    248a:	2204      	movs	r2, #4
    248c:	210a      	movs	r1, #10
    248e:	2002      	movs	r0, #2
    2490:	f7ff fa4a 	bl	1928 <GPIO_PinModeSet>
    2494:	e7df      	b.n	2456 <handlePwrToBattery+0x56>
    2496:	46c0      	nop			; (mov r8, r8)
    2498:	4008806c 	.word	0x4008806c
    249c:	20000274 	.word	0x20000274
    24a0:	2000026b 	.word	0x2000026b

000024a4 <handlePwrToGround>:

void handlePwrToGround(mainFrame_t *frame)
{
    24a4:	b530      	push	{r4, r5, lr}
    24a6:	b089      	sub	sp, #36	; 0x24
    24a8:	0005      	movs	r5, r0
	CAN_MessageObject_TypeDef canMsg = {
    24aa:	ac01      	add	r4, sp, #4
    24ac:	221c      	movs	r2, #28
    24ae:	2100      	movs	r1, #0
    24b0:	0020      	movs	r0, r4
    24b2:	f003 fda2 	bl	5ffa <memset>
    24b6:	2305      	movs	r3, #5
    24b8:	7023      	strb	r3, [r4, #0]
    24ba:	3341      	adds	r3, #65	; 0x41
    24bc:	6063      	str	r3, [r4, #4]
    24be:	3b3e      	subs	r3, #62	; 0x3e
    24c0:	7223      	strb	r3, [r4, #8]
		.id = ARB_STS_ID,
		.dlc = 8,
	};
	bool pwrToGroundSucc = true;

	frame->type = CTRL_FRAME;
    24c2:	2401      	movs	r4, #1
    24c4:	716c      	strb	r4, [r5, #5]

	/*
	 * switch off power for high power output
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_2, gpioModePushPull, 0);
    24c6:	2300      	movs	r3, #0
    24c8:	2204      	movs	r2, #4
    24ca:	210a      	movs	r1, #10
    24cc:	2002      	movs	r0, #2
    24ce:	f7ff fa2b 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_1, gpioModePushPull, 0);
    24d2:	2300      	movs	r3, #0
    24d4:	2204      	movs	r2, #4
    24d6:	2109      	movs	r1, #9
    24d8:	2002      	movs	r0, #2
    24da:	f7ff fa25 	bl	1928 <GPIO_PinModeSet>

	/*
	 * switch off power from battery, automatically switch to power from ground supply.
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_2, gpioModePushPull, 0);
    24de:	2300      	movs	r3, #0
    24e0:	2204      	movs	r2, #4
    24e2:	2103      	movs	r1, #3
    24e4:	2002      	movs	r0, #2
    24e6:	f7ff fa1f 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_1, gpioModePushPull, 0);
    24ea:	2300      	movs	r3, #0
    24ec:	2204      	movs	r2, #4
    24ee:	2102      	movs	r1, #2
    24f0:	2002      	movs	r0, #2
    24f2:	f7ff fa19 	bl	1928 <GPIO_PinModeSet>
    24f6:	4b11      	ldr	r3, [pc, #68]	; (253c <handlePwrToGround+0x98>)
    24f8:	681b      	ldr	r3, [r3, #0]
    24fa:	089b      	lsrs	r3, r3, #2

	if (!GPIO_PinOutGet(gpioPortC, GPIO_TO_BATTERY_1)
    24fc:	421c      	tst	r4, r3
    24fe:	d103      	bne.n	2508 <handlePwrToGround+0x64>
    2500:	4b0e      	ldr	r3, [pc, #56]	; (253c <handlePwrToGround+0x98>)
    2502:	681b      	ldr	r3, [r3, #0]
		&& !GPIO_PinOutGet(gpioPortC, GPIO_TO_BATTERY_2)) {
    2504:	071b      	lsls	r3, r3, #28
    2506:	d512      	bpl.n	252e <handlePwrToGround+0x8a>
		g_supply_status = GROUND_SUPPLY;
		pwrToGroundSucc = true;
	} else {
		g_supply_status = BATTERY_SUPPLY;
    2508:	4b0d      	ldr	r3, [pc, #52]	; (2540 <handlePwrToGround+0x9c>)
    250a:	2202      	movs	r2, #2
    250c:	701a      	strb	r2, [r3, #0]
	}

	if (pwrToGroundSucc) {
		frame->cmd_status0 = 0x05;
	} else {
		frame->cmd_status0 = 0xFA;
    250e:	23fa      	movs	r3, #250	; 0xfa
    2510:	71ab      	strb	r3, [r5, #6]
	}

	memcpy(&canMsg.data, frame, sizeof(*frame));
    2512:	2208      	movs	r2, #8
    2514:	0029      	movs	r1, r5
    2516:	200d      	movs	r0, #13
    2518:	4468      	add	r0, sp
    251a:	f003 fd65 	bl	5fe8 <memcpy>
	CAN_Tx(&canMsg);
    251e:	a801      	add	r0, sp, #4
    2520:	f7ff fe1e 	bl	2160 <CAN_Tx>

	/*
	 * update state machine
	 * */
	g_curMode = GROUNDSUPPLY_MODE;
    2524:	4b07      	ldr	r3, [pc, #28]	; (2544 <handlePwrToGround+0xa0>)
    2526:	2201      	movs	r2, #1
    2528:	701a      	strb	r2, [r3, #0]
}
    252a:	b009      	add	sp, #36	; 0x24
    252c:	bd30      	pop	{r4, r5, pc}
		g_supply_status = GROUND_SUPPLY;
    252e:	4b04      	ldr	r3, [pc, #16]	; (2540 <handlePwrToGround+0x9c>)
    2530:	2210      	movs	r2, #16
    2532:	701a      	strb	r2, [r3, #0]
		frame->cmd_status0 = 0x05;
    2534:	2305      	movs	r3, #5
    2536:	71ab      	strb	r3, [r5, #6]
    2538:	e7eb      	b.n	2512 <handlePwrToGround+0x6e>
    253a:	46c0      	nop			; (mov r8, r8)
    253c:	4008806c 	.word	0x4008806c
    2540:	20000274 	.word	0x20000274
    2544:	2000026b 	.word	0x2000026b

00002548 <CAN_ParseMsg>:

void CAN_ParseMsg(msgQueue_t *msgQueue)
{
    2548:	b510      	push	{r4, lr}
    254a:	b084      	sub	sp, #16
    254c:	0004      	movs	r4, r0
	CAN_MessageObject_TypeDef *pcanMsg = NULL;
	mainFrame_t recvFrame = {0}, sendFrame = {0};
    254e:	2208      	movs	r2, #8
    2550:	2100      	movs	r1, #0
    2552:	a802      	add	r0, sp, #8
    2554:	f003 fd51 	bl	5ffa <memset>
    2558:	2208      	movs	r2, #8
    255a:	2100      	movs	r1, #0
    255c:	4668      	mov	r0, sp
    255e:	f003 fd4c 	bl	5ffa <memset>
	uint8_t cmd = 0;

	pcanMsg = msgDequeue(msgQueue);
    2562:	0020      	movs	r0, r4
    2564:	f7ff fd2f 	bl	1fc6 <msgDequeue>
	if (!pcanMsg)
    2568:	2800      	cmp	r0, #0
    256a:	d002      	beq.n	2572 <CAN_ParseMsg+0x2a>
		return;

	/*
	 * Ignore the message if ARB ID != 0X64 or DLC != 8
	 * */
	if (pcanMsg->id != ARB_CMD_ID  || pcanMsg->dlc != 8)
    256c:	6843      	ldr	r3, [r0, #4]
    256e:	2b64      	cmp	r3, #100	; 0x64
    2570:	d001      	beq.n	2576 <CAN_ParseMsg+0x2e>
			break;

		default:
			break;
	}
}
    2572:	b004      	add	sp, #16
    2574:	bd10      	pop	{r4, pc}
	if (pcanMsg->id != ARB_CMD_ID  || pcanMsg->dlc != 8)
    2576:	7a02      	ldrb	r2, [r0, #8]
    2578:	2a08      	cmp	r2, #8
    257a:	d1fa      	bne.n	2572 <CAN_ParseMsg+0x2a>
	memcpy((uint8_t *)&recvFrame, pcanMsg->data, pcanMsg->dlc);
    257c:	0001      	movs	r1, r0
    257e:	3109      	adds	r1, #9
    2580:	ac02      	add	r4, sp, #8
    2582:	0020      	movs	r0, r4
    2584:	f003 fd30 	bl	5fe8 <memcpy>
	if (recvFrame.type != CTRL_FRAME)// && recvFrame.type != STATUS_FRAME)
    2588:	7963      	ldrb	r3, [r4, #5]
    258a:	2b01      	cmp	r3, #1
    258c:	d1f1      	bne.n	2572 <CAN_ParseMsg+0x2a>
	if(recvFrame.subFrameIndex != 0x00 || recvFrame.frameLen != 0x01 || recvFrame.dataLen != 0x01)
    258e:	ab02      	add	r3, sp, #8
    2590:	781b      	ldrb	r3, [r3, #0]
    2592:	2b00      	cmp	r3, #0
    2594:	d1ed      	bne.n	2572 <CAN_ParseMsg+0x2a>
    2596:	ab02      	add	r3, sp, #8
    2598:	785b      	ldrb	r3, [r3, #1]
    259a:	2b01      	cmp	r3, #1
    259c:	d1e9      	bne.n	2572 <CAN_ParseMsg+0x2a>
    259e:	ab02      	add	r3, sp, #8
    25a0:	791b      	ldrb	r3, [r3, #4]
    25a2:	2b01      	cmp	r3, #1
    25a4:	d1e5      	bne.n	2572 <CAN_ParseMsg+0x2a>
	sendFrame.subFrameIndex = 0x00;
    25a6:	2300      	movs	r3, #0
    25a8:	466a      	mov	r2, sp
    25aa:	7013      	strb	r3, [r2, #0]
	sendFrame.frameLen = 1;
    25ac:	2201      	movs	r2, #1
    25ae:	466b      	mov	r3, sp
    25b0:	705a      	strb	r2, [r3, #1]
	sendFrame.serialLow = recvFrame.serialLow;
    25b2:	ab02      	add	r3, sp, #8
    25b4:	7899      	ldrb	r1, [r3, #2]
    25b6:	4668      	mov	r0, sp
    25b8:	7081      	strb	r1, [r0, #2]
	sendFrame.serialHigh = recvFrame.serialHigh;
    25ba:	78d9      	ldrb	r1, [r3, #3]
    25bc:	70c1      	strb	r1, [r0, #3]
	sendFrame.dataLen = 1;
    25be:	7102      	strb	r2, [r0, #4]
	cmd = recvFrame.cmd_status0;
    25c0:	799b      	ldrb	r3, [r3, #6]
	switch (cmd & 0xff)
    25c2:	3b01      	subs	r3, #1
    25c4:	b2da      	uxtb	r2, r3
    25c6:	2a04      	cmp	r2, #4
    25c8:	d8d3      	bhi.n	2572 <CAN_ParseMsg+0x2a>
    25ca:	b2db      	uxtb	r3, r3
    25cc:	009b      	lsls	r3, r3, #2
    25ce:	4a0b      	ldr	r2, [pc, #44]	; (25fc <CAN_ParseMsg+0xb4>)
    25d0:	58d3      	ldr	r3, [r2, r3]
    25d2:	469f      	mov	pc, r3
			handleDaltesterOn(&sendFrame);
    25d4:	4668      	mov	r0, sp
    25d6:	f7ff fe09 	bl	21ec <handleDaltesterOn>
			break;
    25da:	e7ca      	b.n	2572 <CAN_ParseMsg+0x2a>
			handleDaltesterOff(&sendFrame);
    25dc:	4668      	mov	r0, sp
    25de:	f7ff fe45 	bl	226c <handleDaltesterOff>
			break;
    25e2:	e7c6      	b.n	2572 <CAN_ParseMsg+0x2a>
			handleBatteryChk(&sendFrame);
    25e4:	4668      	mov	r0, sp
    25e6:	f7ff fe83 	bl	22f0 <handleBatteryChk>
			break;
    25ea:	e7c2      	b.n	2572 <CAN_ParseMsg+0x2a>
			handlePwrToBattery(&sendFrame);
    25ec:	4668      	mov	r0, sp
    25ee:	f7ff ff07 	bl	2400 <handlePwrToBattery>
			break;
    25f2:	e7be      	b.n	2572 <CAN_ParseMsg+0x2a>
			handlePwrToGround(&sendFrame);
    25f4:	4668      	mov	r0, sp
    25f6:	f7ff ff55 	bl	24a4 <handlePwrToGround>
			break;
    25fa:	e7ba      	b.n	2572 <CAN_ParseMsg+0x2a>
    25fc:	000061d8 	.word	0x000061d8

00002600 <parseForBatterysupplyMode>:

void parseForBatterysupplyMode(void)
{
    2600:	b510      	push	{r4, lr}
	CAN_ParseMsg(&g_msgQueue);
    2602:	4802      	ldr	r0, [pc, #8]	; (260c <parseForBatterysupplyMode+0xc>)
    2604:	f7ff ffa0 	bl	2548 <CAN_ParseMsg>
}
    2608:	bd10      	pop	{r4, pc}
    260a:	46c0      	nop			; (mov r8, r8)
    260c:	200001cc 	.word	0x200001cc

00002610 <parseForGroundSupplyMode>:

void parseForGroundSupplyMode(void)
{
    2610:	b510      	push	{r4, lr}
	CAN_ParseMsg(&g_msgQueue);
    2612:	4802      	ldr	r0, [pc, #8]	; (261c <parseForGroundSupplyMode+0xc>)
    2614:	f7ff ff98 	bl	2548 <CAN_ParseMsg>
}
    2618:	bd10      	pop	{r4, pc}
    261a:	46c0      	nop			; (mov r8, r8)
    261c:	200001cc 	.word	0x200001cc

00002620 <configBeforePowerSwitch>:

void configBeforePowerSwitch(void)
{
    2620:	b510      	push	{r4, lr}
//	int battery_val = 0;

	g_curMode = GROUNDSUPPLY_MODE;
    2622:	4b0e      	ldr	r3, [pc, #56]	; (265c <configBeforePowerSwitch+0x3c>)
    2624:	2201      	movs	r2, #1
    2626:	701a      	strb	r2, [r3, #0]

	/*
	 * switch off power for high power output when supply comes from ground supply.
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_2, gpioModePushPull, 0);
    2628:	2300      	movs	r3, #0
    262a:	3203      	adds	r2, #3
    262c:	210a      	movs	r1, #10
    262e:	2002      	movs	r0, #2
    2630:	f7ff f97a 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_HIGHPOWER_1, gpioModePushPull, 0);
    2634:	2300      	movs	r3, #0
    2636:	2204      	movs	r2, #4
    2638:	2109      	movs	r1, #9
    263a:	2002      	movs	r0, #2
    263c:	f7ff f974 	bl	1928 <GPIO_PinModeSet>

	/*
	 * switch off power from battery, automatically switch to power from ground supply.
	 * */
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_2, gpioModePushPull, 0);
    2640:	2300      	movs	r3, #0
    2642:	2204      	movs	r2, #4
    2644:	2103      	movs	r1, #3
    2646:	2002      	movs	r0, #2
    2648:	f7ff f96e 	bl	1928 <GPIO_PinModeSet>
	GPIO_PinModeSet(gpioPortC, GPIO_TO_BATTERY_1, gpioModePushPull, 0);
    264c:	2300      	movs	r3, #0
    264e:	2204      	movs	r2, #4
    2650:	2102      	movs	r1, #2
    2652:	2002      	movs	r0, #2
    2654:	f7ff f968 	bl	1928 <GPIO_PinModeSet>
//
//	if (battery_val > BATTERY_SANE_CHK_LEVEL)
//		return 0;
//	else
//		return -1;
}
    2658:	bd10      	pop	{r4, pc}
    265a:	46c0      	nop			; (mov r8, r8)
    265c:	2000026b 	.word	0x2000026b

00002660 <GetCRC16>:
 * 		The length of data buffer.
 *
 * *********************************************************************************************/

unsigned short GetCRC16(unsigned char *buf, int nLen)
{
    2660:	b530      	push	{r4, r5, lr}
	int i = 0;
	unsigned short wCRC = 0;

	if (!buf)
    2662:	2800      	cmp	r0, #0
    2664:	d011      	beq.n	268a <GetCRC16+0x2a>
	unsigned short wCRC = 0;
    2666:	2200      	movs	r2, #0
		return 0;

	for(i = 0; i < nLen; i++) {
    2668:	2400      	movs	r4, #0
    266a:	e00a      	b.n	2682 <GetCRC16+0x22>
		wCRC = (wCRC<<8) ^ CRC16Tab[((wCRC>>8) ^ *(unsigned char *)buf++) & 0x00FF];
    266c:	0215      	lsls	r5, r2, #8
    266e:	0a12      	lsrs	r2, r2, #8
    2670:	7803      	ldrb	r3, [r0, #0]
    2672:	405a      	eors	r2, r3
    2674:	0052      	lsls	r2, r2, #1
    2676:	4b06      	ldr	r3, [pc, #24]	; (2690 <GetCRC16+0x30>)
    2678:	5ed3      	ldrsh	r3, [r2, r3]
    267a:	406b      	eors	r3, r5
    267c:	b29a      	uxth	r2, r3
	for(i = 0; i < nLen; i++) {
    267e:	3401      	adds	r4, #1
		wCRC = (wCRC<<8) ^ CRC16Tab[((wCRC>>8) ^ *(unsigned char *)buf++) & 0x00FF];
    2680:	3001      	adds	r0, #1
	for(i = 0; i < nLen; i++) {
    2682:	428c      	cmp	r4, r1
    2684:	dbf2      	blt.n	266c <GetCRC16+0xc>
	}

	return wCRC;
}
    2686:	0010      	movs	r0, r2
    2688:	bd30      	pop	{r4, r5, pc}
		return 0;
    268a:	2200      	movs	r2, #0
    268c:	e7fb      	b.n	2686 <GetCRC16+0x26>
    268e:	46c0      	nop			; (mov r8, r8)
    2690:	000061ec 	.word	0x000061ec

00002694 <initI2C>:

/**************************************************************************//**
 * @brief  Setup I2C
 *****************************************************************************/
void initI2C(int8_t i2cIdx)
{
    2694:	b570      	push	{r4, r5, r6, lr}
    2696:	b084      	sub	sp, #16
    2698:	0004      	movs	r4, r0
	I2C_TypeDef *i2c = NULL;

	// Using default settings
	I2C_Init_TypeDef i2cInit = I2C_INIT_DEFAULT;
    269a:	466b      	mov	r3, sp
    269c:	4a2b      	ldr	r2, [pc, #172]	; (274c <initI2C+0xb8>)
    269e:	0019      	movs	r1, r3
    26a0:	ca61      	ldmia	r2!, {r0, r5, r6}
    26a2:	c161      	stmia	r1!, {r0, r5, r6}
    26a4:	6812      	ldr	r2, [r2, #0]
    26a6:	600a      	str	r2, [r1, #0]

	// Use ~400khz SCK
	i2cInit.freq = I2C_CLK; //I2C_FREQ_FAST_MAX;
    26a8:	4a29      	ldr	r2, [pc, #164]	; (2750 <initI2C+0xbc>)
    26aa:	609a      	str	r2, [r3, #8]
	i2cInit.refFreq = 0;
	i2cInit.clhr = _I2C_CTRL_CLHR_ASYMMETRIC;
    26ac:	2201      	movs	r2, #1
    26ae:	731a      	strb	r2, [r3, #12]
	CMU_ClockEnable(cmuClock_GPIO, true);
    26b0:	2101      	movs	r1, #1
    26b2:	4828      	ldr	r0, [pc, #160]	; (2754 <initI2C+0xc0>)
    26b4:	f7fe fabe 	bl	c34 <CMU_ClockEnable>

	if (i2cIdx == 0) {
    26b8:	2c00      	cmp	r4, #0
    26ba:	d003      	beq.n	26c4 <initI2C+0x30>
		GPIO_PinModeSet(gpioPortD, 7, gpioModeWiredAndPullUp, 1);

		i2c->ROUTEPEN = I2C_ROUTEPEN_SDAPEN | I2C_ROUTEPEN_SCLPEN;
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SDALOC_MASK)) | I2C_ROUTELOC0_SDALOC_LOC1;
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SCLLOC_MASK)) | I2C_ROUTELOC0_SCLLOC_LOC1;
	} else if (i2cIdx == 1) {
    26bc:	2c01      	cmp	r4, #1
    26be:	d025      	beq.n	270c <initI2C+0x78>

	// Setting up to enable slave mode
	//i2c->SADDR = 0xDE;
	//i2c->CTRL |= I2C_CTRL_AUTOACK | I2C_CTRL_AUTOSN;
	//enableI2cSlaveInterrupts();
}
    26c0:	b004      	add	sp, #16
    26c2:	bd70      	pop	{r4, r5, r6, pc}
		CMU_ClockEnable(cmuClock_I2C0, true);
    26c4:	2101      	movs	r1, #1
    26c6:	4824      	ldr	r0, [pc, #144]	; (2758 <initI2C+0xc4>)
    26c8:	f7fe fab4 	bl	c34 <CMU_ClockEnable>
		GPIO_PinModeSet(gpioPortD, 6, gpioModeWiredAnd, 1);
    26cc:	2301      	movs	r3, #1
    26ce:	2208      	movs	r2, #8
    26d0:	2106      	movs	r1, #6
    26d2:	2003      	movs	r0, #3
    26d4:	f7ff f928 	bl	1928 <GPIO_PinModeSet>
		GPIO_PinModeSet(gpioPortD, 7, gpioModeWiredAndPullUp, 1);
    26d8:	2301      	movs	r3, #1
    26da:	220a      	movs	r2, #10
    26dc:	2107      	movs	r1, #7
    26de:	2003      	movs	r0, #3
    26e0:	f7ff f922 	bl	1928 <GPIO_PinModeSet>
		i2c->ROUTEPEN = I2C_ROUTEPEN_SDAPEN | I2C_ROUTEPEN_SCLPEN;
    26e4:	481d      	ldr	r0, [pc, #116]	; (275c <initI2C+0xc8>)
    26e6:	2303      	movs	r3, #3
    26e8:	6443      	str	r3, [r0, #68]	; 0x44
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SDALOC_MASK)) | I2C_ROUTELOC0_SDALOC_LOC1;
    26ea:	6c83      	ldr	r3, [r0, #72]	; 0x48
    26ec:	2207      	movs	r2, #7
    26ee:	4393      	bics	r3, r2
    26f0:	3a06      	subs	r2, #6
    26f2:	4313      	orrs	r3, r2
    26f4:	6483      	str	r3, [r0, #72]	; 0x48
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SCLLOC_MASK)) | I2C_ROUTELOC0_SCLLOC_LOC1;
    26f6:	6c83      	ldr	r3, [r0, #72]	; 0x48
    26f8:	4a19      	ldr	r2, [pc, #100]	; (2760 <initI2C+0xcc>)
    26fa:	401a      	ands	r2, r3
    26fc:	2380      	movs	r3, #128	; 0x80
    26fe:	005b      	lsls	r3, r3, #1
    2700:	4313      	orrs	r3, r2
    2702:	6483      	str	r3, [r0, #72]	; 0x48
	I2C_Init(i2c, &i2cInit);
    2704:	4669      	mov	r1, sp
    2706:	f7ff f9c7 	bl	1a98 <I2C_Init>
    270a:	e7d9      	b.n	26c0 <initI2C+0x2c>
		CMU_ClockEnable(cmuClock_I2C1, true);
    270c:	2101      	movs	r1, #1
    270e:	4815      	ldr	r0, [pc, #84]	; (2764 <initI2C+0xd0>)
    2710:	f7fe fa90 	bl	c34 <CMU_ClockEnable>
		GPIO_PinModeSet(gpioPortD, 4, gpioModeWiredAnd, 1);
    2714:	2301      	movs	r3, #1
    2716:	2208      	movs	r2, #8
    2718:	2104      	movs	r1, #4
    271a:	2003      	movs	r0, #3
    271c:	f7ff f904 	bl	1928 <GPIO_PinModeSet>
		GPIO_PinModeSet(gpioPortD, 5, gpioModeWiredAndPullUp, 1);
    2720:	2301      	movs	r3, #1
    2722:	220a      	movs	r2, #10
    2724:	2105      	movs	r1, #5
    2726:	2003      	movs	r0, #3
    2728:	f7ff f8fe 	bl	1928 <GPIO_PinModeSet>
		i2c->ROUTEPEN = I2C_ROUTEPEN_SDAPEN | I2C_ROUTEPEN_SCLPEN;
    272c:	480e      	ldr	r0, [pc, #56]	; (2768 <initI2C+0xd4>)
    272e:	2203      	movs	r2, #3
    2730:	6442      	str	r2, [r0, #68]	; 0x44
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SDALOC_MASK)) | I2C_ROUTELOC0_SDALOC_LOC3;
    2732:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2734:	2107      	movs	r1, #7
    2736:	438b      	bics	r3, r1
    2738:	4313      	orrs	r3, r2
    273a:	6483      	str	r3, [r0, #72]	; 0x48
		i2c->ROUTELOC0 = (i2c->ROUTELOC0 & (~_I2C_ROUTELOC0_SCLLOC_MASK)) | I2C_ROUTELOC0_SCLLOC_LOC3;
    273c:	6c83      	ldr	r3, [r0, #72]	; 0x48
    273e:	4a08      	ldr	r2, [pc, #32]	; (2760 <initI2C+0xcc>)
    2740:	401a      	ands	r2, r3
    2742:	23c0      	movs	r3, #192	; 0xc0
    2744:	009b      	lsls	r3, r3, #2
    2746:	4313      	orrs	r3, r2
    2748:	6483      	str	r3, [r0, #72]	; 0x48
    274a:	e7db      	b.n	2704 <initI2C+0x70>
    274c:	000063ec 	.word	0x000063ec
    2750:	00002710 	.word	0x00002710
    2754:	000a2500 	.word	0x000a2500
    2758:	00086200 	.word	0x00086200
    275c:	40089000 	.word	0x40089000
    2760:	fffff8ff 	.word	0xfffff8ff
    2764:	00087200 	.word	0x00087200
    2768:	40089400 	.word	0x40089400

0000276c <initI2CIntf>:

void initI2CIntf(void)
{
    276c:	b510      	push	{r4, lr}
	initI2C(0);
    276e:	2000      	movs	r0, #0
    2770:	f7ff ff90 	bl	2694 <initI2C>
	initI2C(1);
    2774:	2001      	movs	r0, #1
    2776:	f7ff ff8d 	bl	2694 <initI2C>
}
    277a:	bd10      	pop	{r4, pc}

0000277c <performI2CTransfer>:

/**************************************************************************//**
 * @brief  Transmitting I2C data. Will busy-wait until the transfer is complete.
 *****************************************************************************/
void performI2CTransfer(I2C_TypeDef *i2c, I2CTransferInfo_t *pI2CTransferInfo)
{
    277c:	b510      	push	{r4, lr}
    277e:	b086      	sub	sp, #24
    2780:	0004      	movs	r4, r0
	// Transfer structure
	I2C_TransferSeq_TypeDef i2cTransfer;
	I2C_TransferReturn_TypeDef result;

	// Initializing I2C transfer
	i2cTransfer.addr          = pI2CTransferInfo->i2cSlaveAddr;
    2782:	784a      	ldrb	r2, [r1, #1]
    2784:	ab01      	add	r3, sp, #4
    2786:	801a      	strh	r2, [r3, #0]
	i2cTransfer.flags         = pI2CTransferInfo->i2cRdwrFlag; // I2C_FLAG_WRITE_READ;
    2788:	788a      	ldrb	r2, [r1, #2]
    278a:	805a      	strh	r2, [r3, #2]
	i2cTransfer.buf[0].data   = pI2CTransferInfo->txBuf;
    278c:	1cca      	adds	r2, r1, #3
    278e:	9202      	str	r2, [sp, #8]
	i2cTransfer.buf[0].len    = pI2CTransferInfo->txLen;
    2790:	79ca      	ldrb	r2, [r1, #7]
    2792:	811a      	strh	r2, [r3, #8]
	i2cTransfer.buf[1].data   = pI2CTransferInfo->rxBuf;
    2794:	000a      	movs	r2, r1
    2796:	3208      	adds	r2, #8
    2798:	9204      	str	r2, [sp, #16]
	i2cTransfer.buf[1].len    = pI2CTransferInfo->rxLen;
    279a:	7b8a      	ldrb	r2, [r1, #14]
    279c:	821a      	strh	r2, [r3, #16]
#if 1
	result = I2C_TransferInit(i2c, &i2cTransfer);
    279e:	0019      	movs	r1, r3
    27a0:	f7ff fae6 	bl	1d70 <I2C_TransferInit>

	// Sending data
	g_timerout_Ticks = 0; // reset timeout tick, 10ms per-tick.
    27a4:	4b15      	ldr	r3, [pc, #84]	; (27fc <performI2CTransfer+0x80>)
    27a6:	2200      	movs	r2, #0
    27a8:	601a      	str	r2, [r3, #0]
	while (result == i2cTransferInProgress && g_timerout_Ticks < timeoutTicks3) {
    27aa:	e002      	b.n	27b2 <performI2CTransfer+0x36>
		result = I2C_Transfer(i2c);
    27ac:	0020      	movs	r0, r4
    27ae:	f7ff f9a1 	bl	1af4 <I2C_Transfer>
	while (result == i2cTransferInProgress && g_timerout_Ticks < timeoutTicks3) {
    27b2:	2801      	cmp	r0, #1
    27b4:	d103      	bne.n	27be <performI2CTransfer+0x42>
    27b6:	4b11      	ldr	r3, [pc, #68]	; (27fc <performI2CTransfer+0x80>)
    27b8:	681b      	ldr	r3, [r3, #0]
    27ba:	2b02      	cmp	r3, #2
    27bc:	d9f6      	bls.n	27ac <performI2CTransfer+0x30>
	}

	if (g_timerout_Ticks >= timeoutTicks3 || result == i2cTransferUsageFault \
    27be:	4b0f      	ldr	r3, [pc, #60]	; (27fc <performI2CTransfer+0x80>)
    27c0:	681b      	ldr	r3, [r3, #0]
    27c2:	2b02      	cmp	r3, #2
    27c4:	d807      	bhi.n	27d6 <performI2CTransfer+0x5a>
    27c6:	1d03      	adds	r3, r0, #4
    27c8:	d005      	beq.n	27d6 <performI2CTransfer+0x5a>
			|| result == i2cTransferArbLost || result == i2cTransferBusErr \
    27ca:	1cc3      	adds	r3, r0, #3
    27cc:	d003      	beq.n	27d6 <performI2CTransfer+0x5a>
    27ce:	1c83      	adds	r3, r0, #2
    27d0:	d001      	beq.n	27d6 <performI2CTransfer+0x5a>
			|| result == i2cTransferSwFault) {
    27d2:	1d43      	adds	r3, r0, #5
    27d4:	d108      	bne.n	27e8 <performI2CTransfer+0x6c>
		I2C_Reset(i2c);
    27d6:	0020      	movs	r0, r4
    27d8:	f7ff f97a 	bl	1ad0 <I2C_Reset>
		if (i2c == I2C0) {
    27dc:	4b08      	ldr	r3, [pc, #32]	; (2800 <performI2CTransfer+0x84>)
    27de:	429c      	cmp	r4, r3
    27e0:	d004      	beq.n	27ec <performI2CTransfer+0x70>
			initI2C(0);
		}
		else if (i2c == I2C1) {
    27e2:	4b08      	ldr	r3, [pc, #32]	; (2804 <performI2CTransfer+0x88>)
    27e4:	429c      	cmp	r4, r3
    27e6:	d005      	beq.n	27f4 <performI2CTransfer+0x78>

#else
	I2CSPM_Transfer(i2c, &i2cTransfer);
#endif
	//enableI2cSlaveInterrupts();
}
    27e8:	b006      	add	sp, #24
    27ea:	bd10      	pop	{r4, pc}
			initI2C(0);
    27ec:	2000      	movs	r0, #0
    27ee:	f7ff ff51 	bl	2694 <initI2C>
    27f2:	e7f9      	b.n	27e8 <performI2CTransfer+0x6c>
			initI2C(1);
    27f4:	2001      	movs	r0, #1
    27f6:	f7ff ff4d 	bl	2694 <initI2C>
}
    27fa:	e7f5      	b.n	27e8 <performI2CTransfer+0x6c>
    27fc:	20000270 	.word	0x20000270
    2800:	40089000 	.word	0x40089000
    2804:	40089400 	.word	0x40089400

00002808 <get_Vin>:

/*
 * get Vin AD sample
 * */
void get_Vin(uint8_t which_ad, I2CTransferInfo_t *I2CTransferInfo)
{
    2808:	b570      	push	{r4, r5, r6, lr}
    280a:	0005      	movs	r5, r0
    280c:	000c      	movs	r4, r1
	I2C_TypeDef *i2c = NULL;

	memset(I2CTransferInfo, 0x00, sizeof(*I2CTransferInfo));
    280e:	220f      	movs	r2, #15
    2810:	2100      	movs	r1, #0
    2812:	0020      	movs	r0, r4
    2814:	f003 fbf1 	bl	5ffa <memset>
	I2CTransferInfo->i2cIdx = I2C_MonitorObjs[which_ad][0];
    2818:	480d      	ldr	r0, [pc, #52]	; (2850 <get_Vin+0x48>)
    281a:	00ab      	lsls	r3, r5, #2
    281c:	195b      	adds	r3, r3, r5
    281e:	5c1a      	ldrb	r2, [r3, r0]
    2820:	7022      	strb	r2, [r4, #0]
	I2CTransferInfo->i2cSlaveAddr = I2C_MonitorObjs[which_ad][1];
    2822:	18c0      	adds	r0, r0, r3
    2824:	7843      	ldrb	r3, [r0, #1]
    2826:	7063      	strb	r3, [r4, #1]
	I2CTransferInfo->i2cRdwrFlag = I2C_MonitorObjs[which_ad][2];
    2828:	7883      	ldrb	r3, [r0, #2]
    282a:	70a3      	strb	r3, [r4, #2]
	I2CTransferInfo->txLen = I2C_MonitorObjs[which_ad][3];
    282c:	78c3      	ldrb	r3, [r0, #3]
    282e:	71e3      	strb	r3, [r4, #7]
	I2CTransferInfo->txBuf[0] = 0x00;
    2830:	2300      	movs	r3, #0
    2832:	70e3      	strb	r3, [r4, #3]
	I2CTransferInfo->rxLen = I2C_MonitorObjs[which_ad][4];
    2834:	7903      	ldrb	r3, [r0, #4]
    2836:	73a3      	strb	r3, [r4, #14]

	if (I2CTransferInfo->i2cIdx == 0)
    2838:	2a00      	cmp	r2, #0
    283a:	d003      	beq.n	2844 <get_Vin+0x3c>
		i2c = I2C0;
	else if (I2CTransferInfo->i2cIdx == 1)
    283c:	2a01      	cmp	r2, #1
    283e:	d105      	bne.n	284c <get_Vin+0x44>
		i2c = I2C1;
    2840:	4804      	ldr	r0, [pc, #16]	; (2854 <get_Vin+0x4c>)
    2842:	e000      	b.n	2846 <get_Vin+0x3e>
		i2c = I2C0;
    2844:	4804      	ldr	r0, [pc, #16]	; (2858 <get_Vin+0x50>)
	else{
		// do nothing
		return;
	}

	performI2CTransfer(i2c, I2CTransferInfo);
    2846:	0021      	movs	r1, r4
    2848:	f7ff ff98 	bl	277c <performI2CTransfer>
}
    284c:	bd70      	pop	{r4, r5, r6, pc}
    284e:	46c0      	nop			; (mov r8, r8)
    2850:	20000004 	.word	0x20000004
    2854:	40089400 	.word	0x40089400
    2858:	40089000 	.word	0x40089000

0000285c <getFloatfromAD>:

int getFloatfromAD(uint8_t which_ad, I2CTransferInfo_t *I2CTransferInfo, ADConvertResult_t *ADConvertResult)
{
    285c:	b570      	push	{r4, r5, r6, lr}
    285e:	0014      	movs	r4, r2
	int val = 0;

	get_Vin(which_ad, I2CTransferInfo);
    2860:	f7ff ffd2 	bl	2808 <get_Vin>

	val = g_I2CTransferInfo.rxBuf[0];
    2864:	4d11      	ldr	r5, [pc, #68]	; (28ac <getFloatfromAD+0x50>)
    2866:	7a28      	ldrb	r0, [r5, #8]
	val = (val << 4) | ((g_I2CTransferInfo.rxBuf[1] >> 4) & 0x0f);
    2868:	0100      	lsls	r0, r0, #4
    286a:	7a6b      	ldrb	r3, [r5, #9]
    286c:	091b      	lsrs	r3, r3, #4
    286e:	4318      	orrs	r0, r3
//	if (val >= 0xfff || val == 0)
//		return -1;

	ADConvertResult->current = (float)val *0.002; // val * 20uV / 0.01 = val * 0.002 ;
    2870:	f001 fd24 	bl	42bc <__aeabi_i2f>
    2874:	f003 faa2 	bl	5dbc <__aeabi_f2d>
    2878:	4a0d      	ldr	r2, [pc, #52]	; (28b0 <getFloatfromAD+0x54>)
    287a:	4b0e      	ldr	r3, [pc, #56]	; (28b4 <getFloatfromAD+0x58>)
    287c:	f002 fc8e 	bl	519c <__aeabi_dmul>
    2880:	f003 faee 	bl	5e60 <__aeabi_d2f>
    2884:	6020      	str	r0, [r4, #0]

	val = g_I2CTransferInfo.rxBuf[2];
    2886:	7aab      	ldrb	r3, [r5, #10]
	val = (val << 4) | ((g_I2CTransferInfo.rxBuf[3] >> 4) & 0x0f);
    2888:	011b      	lsls	r3, r3, #4
    288a:	7aea      	ldrb	r2, [r5, #11]
    288c:	0912      	lsrs	r2, r2, #4
    288e:	431a      	orrs	r2, r3
	//if (val >= 0xfff || val == 0)
	//	return -1;

	ADConvertResult->voltage = (float)((val * 102400) >> 12) / 1000; // ((val *102.4 * 1000) >> 12) / 1000
    2890:	0093      	lsls	r3, r2, #2
    2892:	189b      	adds	r3, r3, r2
    2894:	009a      	lsls	r2, r3, #2
    2896:	189b      	adds	r3, r3, r2
    2898:	0318      	lsls	r0, r3, #12
    289a:	1300      	asrs	r0, r0, #12
    289c:	f001 fd0e 	bl	42bc <__aeabi_i2f>
    28a0:	4905      	ldr	r1, [pc, #20]	; (28b8 <getFloatfromAD+0x5c>)
    28a2:	f001 f81d 	bl	38e0 <__aeabi_fdiv>
    28a6:	6060      	str	r0, [r4, #4]

	return 0;
}
    28a8:	2000      	movs	r0, #0
    28aa:	bd70      	pop	{r4, r5, r6, pc}
    28ac:	2000025c 	.word	0x2000025c
    28b0:	d2f1a9fc 	.word	0xd2f1a9fc
    28b4:	3f60624d 	.word	0x3f60624d
    28b8:	447a0000 	.word	0x447a0000

000028bc <globalInit>:
#include "ltc4151drv.h"
#include "adcdrv.h"
#include "timer.h"

void globalInit(void)
{
    28bc:	b510      	push	{r4, lr}
	g_curMode = IDLE_MODE;
    28be:	2300      	movs	r3, #0
    28c0:	4a0a      	ldr	r2, [pc, #40]	; (28ec <globalInit+0x30>)
    28c2:	7013      	strb	r3, [r2, #0]
	g_Ticks = 0;
    28c4:	4a0a      	ldr	r2, [pc, #40]	; (28f0 <globalInit+0x34>)
    28c6:	6013      	str	r3, [r2, #0]

	/*
	 * I2C transfer timeout counter init.
	 * */
	g_timerout_Ticks = 0;
    28c8:	4a0a      	ldr	r2, [pc, #40]	; (28f4 <globalInit+0x38>)
    28ca:	6013      	str	r3, [r2, #0]

	/*
	 * Init, CAN relative
	 * */
//	CAN0Received = false;
	memset(&g_msgQueue, 0x00, sizeof(g_msgQueue));
    28cc:	2290      	movs	r2, #144	; 0x90
    28ce:	2100      	movs	r1, #0
    28d0:	4809      	ldr	r0, [pc, #36]	; (28f8 <globalInit+0x3c>)
    28d2:	f003 fb92 	bl	5ffa <memset>
	memset(&sendMsg, 0x00, sizeof(sendMsg));
    28d6:	221c      	movs	r2, #28
    28d8:	2100      	movs	r1, #0
    28da:	4808      	ldr	r0, [pc, #32]	; (28fc <globalInit+0x40>)
    28dc:	f003 fb8d 	bl	5ffa <memset>

	/*
	 * Init, I2C relative
	 * */
	memset(&g_I2CTransferInfo, 0x00, sizeof(g_I2CTransferInfo));
    28e0:	220f      	movs	r2, #15
    28e2:	2100      	movs	r1, #0
    28e4:	4806      	ldr	r0, [pc, #24]	; (2900 <globalInit+0x44>)
    28e6:	f003 fb88 	bl	5ffa <memset>
}
    28ea:	bd10      	pop	{r4, pc}
    28ec:	2000026b 	.word	0x2000026b
    28f0:	200001bc 	.word	0x200001bc
    28f4:	20000270 	.word	0x20000270
    28f8:	200001cc 	.word	0x200001cc
    28fc:	200000fc 	.word	0x200000fc
    2900:	2000025c 	.word	0x2000025c

00002904 <clockConfig>:

void clockConfig(void)
{
    2904:	b510      	push	{r4, lr}
 *   for CMSIS compliance and if a user modifies the the core clock outside
 *   the CMU API.
 ******************************************************************************/
static __INLINE void SystemCoreClockUpdate(void)
{
  (void)SystemCoreClockGet();
    2906:	f000 fa9b 	bl	2e40 <SystemCoreClockGet>
	SystemCoreClockUpdate();

	/*
	 * chose external crystal oscillator as clock source.
	 * */
	CMU_OscillatorEnable(cmuOsc_HFXO, true, true);
    290a:	2201      	movs	r2, #1
    290c:	2101      	movs	r1, #1
    290e:	2002      	movs	r0, #2
    2910:	f7fe fe32 	bl	1578 <CMU_OscillatorEnable>
	CMU_ClockSelectSet(cmuClock_HF, cmuSelect_HFXO);
    2914:	2104      	movs	r1, #4
    2916:	2011      	movs	r0, #17
    2918:	f7fe fec0 	bl	169c <CMU_ClockSelectSet>
	CMU_OscillatorEnable(cmuOsc_HFRCO, false, false);
    291c:	2200      	movs	r2, #0
    291e:	2100      	movs	r1, #0
    2920:	2003      	movs	r0, #3
    2922:	f7fe fe29 	bl	1578 <CMU_OscillatorEnable>

	/*
	 * Enable clocks required
	 * */
	CMU_ClockEnable(cmuClock_HFPER, true);
    2926:	2101      	movs	r1, #1
    2928:	4803      	ldr	r0, [pc, #12]	; (2938 <clockConfig+0x34>)
    292a:	f7fe f983 	bl	c34 <CMU_ClockEnable>
	CMU_ClockEnable(cmuClock_GPIO, true);
    292e:	2101      	movs	r1, #1
    2930:	4802      	ldr	r0, [pc, #8]	; (293c <clockConfig+0x38>)
    2932:	f7fe f97f 	bl	c34 <CMU_ClockEnable>
}
    2936:	bd10      	pop	{r4, pc}
    2938:	00054140 	.word	0x00054140
    293c:	000a2500 	.word	0x000a2500

00002940 <batteryStatusInit>:

void batteryStatusInit(void)
{
    2940:	b510      	push	{r4, lr}
	memset(&ADConvertResult1, 0x00, sizeof(ADConvertResult1));
    2942:	2208      	movs	r2, #8
    2944:	2100      	movs	r1, #0
    2946:	480b      	ldr	r0, [pc, #44]	; (2974 <batteryStatusInit+0x34>)
    2948:	f003 fb57 	bl	5ffa <memset>
	memset(&ADConvertResult2, 0x00, sizeof(ADConvertResult2));
    294c:	2208      	movs	r2, #8
    294e:	2100      	movs	r1, #0
    2950:	4809      	ldr	r0, [pc, #36]	; (2978 <batteryStatusInit+0x38>)
    2952:	f003 fb52 	bl	5ffa <memset>
	memset(&g_BatteryStatQueue, 0x00, sizeof(BatteryStatQueue_t));
    2956:	2292      	movs	r2, #146	; 0x92
    2958:	2100      	movs	r1, #0
    295a:	4808      	ldr	r0, [pc, #32]	; (297c <batteryStatusInit+0x3c>)
    295c:	f003 fb4d 	bl	5ffa <memset>
	g_supply_status = GROUND_SUPPLY;
    2960:	2310      	movs	r3, #16
    2962:	4a07      	ldr	r2, [pc, #28]	; (2980 <batteryStatusInit+0x40>)
    2964:	7013      	strb	r3, [r2, #0]
	g_ctrl_battery_status = CTRL_BAT_NORMAL;
    2966:	4a07      	ldr	r2, [pc, #28]	; (2984 <batteryStatusInit+0x44>)
    2968:	7013      	strb	r3, [r2, #0]
	g_highpower_status = HIGHPOWER_BAT_NORMAL;
    296a:	4a07      	ldr	r2, [pc, #28]	; (2988 <batteryStatusInit+0x48>)
    296c:	7013      	strb	r3, [r2, #0]
	g_baltester_status = BALTESTER_OFF;
    296e:	4a07      	ldr	r2, [pc, #28]	; (298c <batteryStatusInit+0x4c>)
    2970:	7013      	strb	r3, [r2, #0]
}
    2972:	bd10      	pop	{r4, pc}
    2974:	200001c0 	.word	0x200001c0
    2978:	2000011c 	.word	0x2000011c
    297c:	20000128 	.word	0x20000128
    2980:	20000274 	.word	0x20000274
    2984:	20000124 	.word	0x20000124
    2988:	2000026c 	.word	0x2000026c
    298c:	200001c8 	.word	0x200001c8

00002990 <getBatteryTemp>:

/*
 * calculate temperature from NTC resistor
 * */
float getBatteryTemp(float voltageForRntc)
{
    2990:	b570      	push	{r4, r5, r6, lr}
    2992:	1c04      	adds	r4, r0, #0
	float T2 = (273.15 + 25.0); /* 25 Degree */
	float RefVol = 2500.0; /* refrence voltage */
	float Rntc = 0.0; /* divide resistence */
	float Temp = 0.0; /* temperature */

	Rntc = voltageForRntc * Rp / (RefVol - voltageForRntc);
    2994:	4913      	ldr	r1, [pc, #76]	; (29e4 <getBatteryTemp+0x54>)
    2996:	f001 f97b 	bl	3c90 <__aeabi_fmul>
    299a:	1c05      	adds	r5, r0, #0
    299c:	1c21      	adds	r1, r4, #0
    299e:	4812      	ldr	r0, [pc, #72]	; (29e8 <getBatteryTemp+0x58>)
    29a0:	f001 faa8 	bl	3ef4 <__aeabi_fsub>
    29a4:	1c01      	adds	r1, r0, #0
    29a6:	1c28      	adds	r0, r5, #0
    29a8:	f000 ff9a 	bl	38e0 <__aeabi_fdiv>
	Temp = (float)(1 / (((log(Rntc/10000)) / B25) + 1 / T2));
    29ac:	490d      	ldr	r1, [pc, #52]	; (29e4 <getBatteryTemp+0x54>)
    29ae:	f000 ff97 	bl	38e0 <__aeabi_fdiv>
    29b2:	f003 fa03 	bl	5dbc <__aeabi_f2d>
    29b6:	f000 fa71 	bl	2e9c <log>
    29ba:	2200      	movs	r2, #0
    29bc:	4b0b      	ldr	r3, [pc, #44]	; (29ec <getBatteryTemp+0x5c>)
    29be:	f001 ffe3 	bl	4988 <__aeabi_ddiv>
    29c2:	22e0      	movs	r2, #224	; 0xe0
    29c4:	0612      	lsls	r2, r2, #24
    29c6:	4b0a      	ldr	r3, [pc, #40]	; (29f0 <getBatteryTemp+0x60>)
    29c8:	f001 fcc2 	bl	4350 <__aeabi_dadd>
    29cc:	0002      	movs	r2, r0
    29ce:	000b      	movs	r3, r1
    29d0:	2000      	movs	r0, #0
    29d2:	4908      	ldr	r1, [pc, #32]	; (29f4 <getBatteryTemp+0x64>)
    29d4:	f001 ffd8 	bl	4988 <__aeabi_ddiv>
    29d8:	f003 fa42 	bl	5e60 <__aeabi_d2f>
	Temp -= Ka;
    29dc:	4906      	ldr	r1, [pc, #24]	; (29f8 <getBatteryTemp+0x68>)
    29de:	f001 fa89 	bl	3ef4 <__aeabi_fsub>

	return Temp;
}
    29e2:	bd70      	pop	{r4, r5, r6, pc}
    29e4:	461c4000 	.word	0x461c4000
    29e8:	451c4000 	.word	0x451c4000
    29ec:	40aedc00 	.word	0x40aedc00
    29f0:	3f6b79e1 	.word	0x3f6b79e1
    29f4:	3ff00000 	.word	0x3ff00000
    29f8:	43889333 	.word	0x43889333

000029fc <updateBatteryStatus>:
 * */
#define CTRL_BATTERY_LOW_THRESH 27
#define HIGHPWR_BATTERY_LOW_THRESH 27
void updateBatteryStatus(int batteryId, int batVoltage)
{
	if (batteryId == EM_VCC28_CtrlPowerInputFromBattery_Before) {
    29fc:	2802      	cmp	r0, #2
    29fe:	d002      	beq.n	2a06 <updateBatteryStatus+0xa>
		if (batVoltage < CTRL_BATTERY_LOW_THRESH)
			g_ctrl_battery_status = CTRL_BAT_NEED_CHARG;
		else
			g_ctrl_battery_status = CTRL_BAT_NORMAL;
	} else if (batteryId == EM_VCC28_HighPowerInputFromBattery_Before) {
    2a00:	2805      	cmp	r0, #5
    2a02:	d00a      	beq.n	2a1a <updateBatteryStatus+0x1e>
		else
			g_highpower_status = HIGHPOWER_BAT_NORMAL;
	}
	else// do nothing
		return;
}
    2a04:	4770      	bx	lr
		if (batVoltage < CTRL_BATTERY_LOW_THRESH)
    2a06:	291a      	cmp	r1, #26
    2a08:	dc03      	bgt.n	2a12 <updateBatteryStatus+0x16>
			g_ctrl_battery_status = CTRL_BAT_NEED_CHARG;
    2a0a:	4b09      	ldr	r3, [pc, #36]	; (2a30 <updateBatteryStatus+0x34>)
    2a0c:	2220      	movs	r2, #32
    2a0e:	701a      	strb	r2, [r3, #0]
    2a10:	e7f8      	b.n	2a04 <updateBatteryStatus+0x8>
			g_ctrl_battery_status = CTRL_BAT_NORMAL;
    2a12:	4b07      	ldr	r3, [pc, #28]	; (2a30 <updateBatteryStatus+0x34>)
    2a14:	2210      	movs	r2, #16
    2a16:	701a      	strb	r2, [r3, #0]
    2a18:	e7f4      	b.n	2a04 <updateBatteryStatus+0x8>
		if (batVoltage < HIGHPWR_BATTERY_LOW_THRESH)
    2a1a:	291a      	cmp	r1, #26
    2a1c:	dd03      	ble.n	2a26 <updateBatteryStatus+0x2a>
			g_highpower_status = HIGHPOWER_BAT_NORMAL;
    2a1e:	4b05      	ldr	r3, [pc, #20]	; (2a34 <updateBatteryStatus+0x38>)
    2a20:	2210      	movs	r2, #16
    2a22:	701a      	strb	r2, [r3, #0]
    2a24:	e7ee      	b.n	2a04 <updateBatteryStatus+0x8>
			g_highpower_status = HIGHPOWER_BAT_NEED_CHARG;
    2a26:	4b03      	ldr	r3, [pc, #12]	; (2a34 <updateBatteryStatus+0x38>)
    2a28:	2220      	movs	r2, #32
    2a2a:	701a      	strb	r2, [r3, #0]
    2a2c:	e7ea      	b.n	2a04 <updateBatteryStatus+0x8>
    2a2e:	46c0      	nop			; (mov r8, r8)
    2a30:	20000124 	.word	0x20000124
    2a34:	2000026c 	.word	0x2000026c

00002a38 <batteryStatusCollect>:

void batteryStatusCollect(BatteryStatQueue_t *batteryStatQueue)
{
    2a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a3a:	b083      	sub	sp, #12
    2a3c:	0004      	movs	r4, r0
	int8_t index = 0,idx;
	int32_t adVal = 0;
	uint32_t counter;

	index = batteryStatQueue->idx;
    2a3e:	2500      	movs	r5, #0
    2a40:	5745      	ldrsb	r5, [r0, r5]

	/*
	 * get VCC28_CtrlPowerInputFromGround_Before
	 * */
	if (getFloatfromAD(EM_VCC28_CtrlPowerInputFromGround_Before, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2a42:	4a9b      	ldr	r2, [pc, #620]	; (2cb0 <batteryStatusCollect+0x278>)
    2a44:	499b      	ldr	r1, [pc, #620]	; (2cb4 <batteryStatusCollect+0x27c>)
    2a46:	2000      	movs	r0, #0
    2a48:	f7ff ff08 	bl	285c <getFloatfromAD>
    2a4c:	2800      	cmp	r0, #0
    2a4e:	da00      	bge.n	2a52 <batteryStatusCollect+0x1a>
    2a50:	e129      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].groundInputVol = ADConvertResult1.voltage;
    2a52:	4a97      	ldr	r2, [pc, #604]	; (2cb0 <batteryStatusCollect+0x278>)
    2a54:	006b      	lsls	r3, r5, #1
    2a56:	195b      	adds	r3, r3, r5
    2a58:	0119      	lsls	r1, r3, #4
    2a5a:	1861      	adds	r1, r4, r1
    2a5c:	1d88      	adds	r0, r1, #6
    2a5e:	6853      	ldr	r3, [r2, #4]
    2a60:	718b      	strb	r3, [r1, #6]
    2a62:	0a19      	lsrs	r1, r3, #8
    2a64:	7041      	strb	r1, [r0, #1]
    2a66:	0c19      	lsrs	r1, r3, #16
    2a68:	7081      	strb	r1, [r0, #2]
    2a6a:	0e1b      	lsrs	r3, r3, #24
    2a6c:	70c3      	strb	r3, [r0, #3]

	/*
	 * get VCC28_CtrlPowerInputFromBatteryAfterSwitch
	 * */
	if (getFloatfromAD(EM_VCC28_CtrlPowerInputFromBatteryAfterSwitch, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2a6e:	4991      	ldr	r1, [pc, #580]	; (2cb4 <batteryStatusCollect+0x27c>)
    2a70:	2001      	movs	r0, #1
    2a72:	f7ff fef3 	bl	285c <getFloatfromAD>
    2a76:	2800      	cmp	r0, #0
    2a78:	da00      	bge.n	2a7c <batteryStatusCollect+0x44>
    2a7a:	e114      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;

	/*
	 * get VCC28_CtrlPowerInputFromBattery_Before
	 * */
	if (getFloatfromAD(EM_VCC28_CtrlPowerInputFromBattery_Before, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2a7c:	4a8c      	ldr	r2, [pc, #560]	; (2cb0 <batteryStatusCollect+0x278>)
    2a7e:	498d      	ldr	r1, [pc, #564]	; (2cb4 <batteryStatusCollect+0x27c>)
    2a80:	2002      	movs	r0, #2
    2a82:	f7ff feeb 	bl	285c <getFloatfromAD>
    2a86:	2800      	cmp	r0, #0
    2a88:	da00      	bge.n	2a8c <batteryStatusCollect+0x54>
    2a8a:	e10c      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].ctrlBatteryInputVol = ADConvertResult1.voltage;
    2a8c:	4e88      	ldr	r6, [pc, #544]	; (2cb0 <batteryStatusCollect+0x278>)
    2a8e:	006b      	lsls	r3, r5, #1
    2a90:	195b      	adds	r3, r3, r5
    2a92:	011a      	lsls	r2, r3, #4
    2a94:	18a2      	adds	r2, r4, r2
    2a96:	0011      	movs	r1, r2
    2a98:	6873      	ldr	r3, [r6, #4]
    2a9a:	7293      	strb	r3, [r2, #10]
    2a9c:	0a1a      	lsrs	r2, r3, #8
    2a9e:	72ca      	strb	r2, [r1, #11]
    2aa0:	0c1a      	lsrs	r2, r3, #16
    2aa2:	730a      	strb	r2, [r1, #12]
    2aa4:	0e1b      	lsrs	r3, r3, #24
    2aa6:	734b      	strb	r3, [r1, #13]
	updateBatteryStatus(EM_VCC28_CtrlPowerInputFromBattery_Before, ADConvertResult1.voltage);
    2aa8:	6870      	ldr	r0, [r6, #4]
    2aaa:	f001 fbe7 	bl	427c <__aeabi_f2iz>
    2aae:	0001      	movs	r1, r0
    2ab0:	2002      	movs	r0, #2
    2ab2:	f7ff ffa3 	bl	29fc <updateBatteryStatus>

	/*
	 * get VCC28_CtrlPower_to_Controller
	 * */
	if (getFloatfromAD(EM_VCC28_CtrlPower_to_Controller, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2ab6:	0032      	movs	r2, r6
    2ab8:	497e      	ldr	r1, [pc, #504]	; (2cb4 <batteryStatusCollect+0x27c>)
    2aba:	2003      	movs	r0, #3
    2abc:	f7ff fece 	bl	285c <getFloatfromAD>
    2ac0:	2800      	cmp	r0, #0
    2ac2:	da00      	bge.n	2ac6 <batteryStatusCollect+0x8e>
    2ac4:	e0ef      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].controllerCtrlOutputVol = ADConvertResult1.voltage;
    2ac6:	006a      	lsls	r2, r5, #1
    2ac8:	1952      	adds	r2, r2, r5
    2aca:	0113      	lsls	r3, r2, #4
    2acc:	18e3      	adds	r3, r4, r3
    2ace:	332a      	adds	r3, #42	; 0x2a
    2ad0:	4a77      	ldr	r2, [pc, #476]	; (2cb0 <batteryStatusCollect+0x278>)
    2ad2:	6852      	ldr	r2, [r2, #4]
    2ad4:	701a      	strb	r2, [r3, #0]
    2ad6:	0a11      	lsrs	r1, r2, #8
    2ad8:	7059      	strb	r1, [r3, #1]
    2ada:	0c11      	lsrs	r1, r2, #16
    2adc:	7099      	strb	r1, [r3, #2]
    2ade:	0e12      	lsrs	r2, r2, #24
    2ae0:	70da      	strb	r2, [r3, #3]

	/*
	 * get VCC28_CtrlPower_to_BallisticTester
	 * */
	if(getFloatfromAD(EM_VCC28_CtrlPower_to_BallisticTester, &g_I2CTransferInfo, &ADConvertResult2) < 0)
    2ae2:	4a75      	ldr	r2, [pc, #468]	; (2cb8 <batteryStatusCollect+0x280>)
    2ae4:	4973      	ldr	r1, [pc, #460]	; (2cb4 <batteryStatusCollect+0x27c>)
    2ae6:	2004      	movs	r0, #4
    2ae8:	f7ff feb8 	bl	285c <getFloatfromAD>
    2aec:	2800      	cmp	r0, #0
    2aee:	da00      	bge.n	2af2 <batteryStatusCollect+0xba>
    2af0:	e0d9      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].baltesterOutputVol = ADConvertResult2.voltage;
    2af2:	4b71      	ldr	r3, [pc, #452]	; (2cb8 <batteryStatusCollect+0x280>)
    2af4:	685e      	ldr	r6, [r3, #4]
    2af6:	006a      	lsls	r2, r5, #1
    2af8:	1952      	adds	r2, r2, r5
    2afa:	0113      	lsls	r3, r2, #4
    2afc:	18e3      	adds	r3, r4, r3
    2afe:	332e      	adds	r3, #46	; 0x2e
    2b00:	701e      	strb	r6, [r3, #0]
    2b02:	0a31      	lsrs	r1, r6, #8
    2b04:	7059      	strb	r1, [r3, #1]
    2b06:	0c31      	lsrs	r1, r6, #16
    2b08:	7099      	strb	r1, [r3, #2]
    2b0a:	0e32      	lsrs	r2, r6, #24
    2b0c:	70da      	strb	r2, [r3, #3]

	/*
	 * get total control voltage and current
	 * */
	batteryStatQueue->batteryStatus[index].ctrlOutputVol = (ADConvertResult1.voltage > ADConvertResult2.voltage) ? ADConvertResult1.voltage : ADConvertResult2.voltage;
    2b0e:	4b68      	ldr	r3, [pc, #416]	; (2cb0 <batteryStatusCollect+0x278>)
    2b10:	685f      	ldr	r7, [r3, #4]
    2b12:	1c39      	adds	r1, r7, #0
    2b14:	1c30      	adds	r0, r6, #0
    2b16:	f000 fd03 	bl	3520 <__aeabi_fcmplt>
    2b1a:	2800      	cmp	r0, #0
    2b1c:	d000      	beq.n	2b20 <batteryStatusCollect+0xe8>
    2b1e:	1c3e      	adds	r6, r7, #0
    2b20:	006b      	lsls	r3, r5, #1
    2b22:	195b      	adds	r3, r3, r5
    2b24:	011f      	lsls	r7, r3, #4
    2b26:	19e7      	adds	r7, r4, r7
    2b28:	74be      	strb	r6, [r7, #18]
    2b2a:	0a32      	lsrs	r2, r6, #8
    2b2c:	74fa      	strb	r2, [r7, #19]
    2b2e:	0c32      	lsrs	r2, r6, #16
    2b30:	753a      	strb	r2, [r7, #20]
    2b32:	0e36      	lsrs	r6, r6, #24
    2b34:	757e      	strb	r6, [r7, #21]
	//current calculate : they have two resistors in parallel. 2019.10.14@wanhai.
	batteryStatQueue->batteryStatus[index].ctrlOutputCurrent = (2*ADConvertResult1.current) + (2*ADConvertResult2.current);
    2b36:	4e5e      	ldr	r6, [pc, #376]	; (2cb0 <batteryStatusCollect+0x278>)
    2b38:	6831      	ldr	r1, [r6, #0]
    2b3a:	1c08      	adds	r0, r1, #0
    2b3c:	f000 fd36 	bl	35ac <__aeabi_fadd>
    2b40:	9001      	str	r0, [sp, #4]
    2b42:	4b5d      	ldr	r3, [pc, #372]	; (2cb8 <batteryStatusCollect+0x280>)
    2b44:	6818      	ldr	r0, [r3, #0]
    2b46:	1c01      	adds	r1, r0, #0
    2b48:	f000 fd30 	bl	35ac <__aeabi_fadd>
    2b4c:	1c01      	adds	r1, r0, #0
    2b4e:	9801      	ldr	r0, [sp, #4]
    2b50:	f000 fd2c 	bl	35ac <__aeabi_fadd>
    2b54:	75b8      	strb	r0, [r7, #22]
    2b56:	0a02      	lsrs	r2, r0, #8
    2b58:	75fa      	strb	r2, [r7, #23]
    2b5a:	0c02      	lsrs	r2, r0, #16
    2b5c:	763a      	strb	r2, [r7, #24]
    2b5e:	0e00      	lsrs	r0, r0, #24
    2b60:	7678      	strb	r0, [r7, #25]


	/*
	 * get VCC28_HighPowerInputFromBattery_Before
	 * */
	if (getFloatfromAD(EM_VCC28_HighPowerInputFromBattery_Before, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2b62:	0032      	movs	r2, r6
    2b64:	4953      	ldr	r1, [pc, #332]	; (2cb4 <batteryStatusCollect+0x27c>)
    2b66:	2005      	movs	r0, #5
    2b68:	f7ff fe78 	bl	285c <getFloatfromAD>
    2b6c:	2800      	cmp	r0, #0
    2b6e:	da00      	bge.n	2b72 <batteryStatusCollect+0x13a>
    2b70:	e099      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].highpowerBatteryInputVol = ADConvertResult1.voltage;
    2b72:	4e4f      	ldr	r6, [pc, #316]	; (2cb0 <batteryStatusCollect+0x278>)
    2b74:	6873      	ldr	r3, [r6, #4]
    2b76:	73bb      	strb	r3, [r7, #14]
    2b78:	0a1a      	lsrs	r2, r3, #8
    2b7a:	73fa      	strb	r2, [r7, #15]
    2b7c:	0c1a      	lsrs	r2, r3, #16
    2b7e:	743a      	strb	r2, [r7, #16]
    2b80:	0e1b      	lsrs	r3, r3, #24
    2b82:	747b      	strb	r3, [r7, #17]
	updateBatteryStatus(EM_VCC28_HighPowerInputFromBattery_Before, ADConvertResult1.voltage);
    2b84:	6870      	ldr	r0, [r6, #4]
    2b86:	f001 fb79 	bl	427c <__aeabi_f2iz>
    2b8a:	0001      	movs	r1, r0
    2b8c:	2005      	movs	r0, #5
    2b8e:	f7ff ff35 	bl	29fc <updateBatteryStatus>


	/*
	 * get VCC28_HighPower_to_Outside
	 * */
	if (getFloatfromAD(EM_VCC28_HighPower_to_Outside, &g_I2CTransferInfo, &ADConvertResult1) < 0)
    2b92:	0032      	movs	r2, r6
    2b94:	4947      	ldr	r1, [pc, #284]	; (2cb4 <batteryStatusCollect+0x27c>)
    2b96:	2006      	movs	r0, #6
    2b98:	f7ff fe60 	bl	285c <getFloatfromAD>
    2b9c:	2800      	cmp	r0, #0
    2b9e:	da00      	bge.n	2ba2 <batteryStatusCollect+0x16a>
    2ba0:	e081      	b.n	2ca6 <batteryStatusCollect+0x26e>
		return;
	batteryStatQueue->batteryStatus[index].highpowerOutputVol = ADConvertResult1.voltage;
    2ba2:	4943      	ldr	r1, [pc, #268]	; (2cb0 <batteryStatusCollect+0x278>)
    2ba4:	003e      	movs	r6, r7
    2ba6:	003a      	movs	r2, r7
    2ba8:	684b      	ldr	r3, [r1, #4]
    2baa:	77bb      	strb	r3, [r7, #30]
    2bac:	0a18      	lsrs	r0, r3, #8
    2bae:	77f8      	strb	r0, [r7, #31]
    2bb0:	321e      	adds	r2, #30
    2bb2:	0c18      	lsrs	r0, r3, #16
    2bb4:	7090      	strb	r0, [r2, #2]
    2bb6:	0e1b      	lsrs	r3, r3, #24
    2bb8:	70d3      	strb	r3, [r2, #3]
	//current calculate :it have three resistors in parallel. 2019.10.14@wanhai.
	batteryStatQueue->batteryStatus[index].highpowerOutputCurrent = 3*ADConvertResult1.current;
    2bba:	6808      	ldr	r0, [r1, #0]
    2bbc:	493f      	ldr	r1, [pc, #252]	; (2cbc <batteryStatusCollect+0x284>)
    2bbe:	f001 f867 	bl	3c90 <__aeabi_fmul>
    2bc2:	3622      	adds	r6, #34	; 0x22
    2bc4:	7030      	strb	r0, [r6, #0]
    2bc6:	0a02      	lsrs	r2, r0, #8
    2bc8:	7072      	strb	r2, [r6, #1]
    2bca:	0c02      	lsrs	r2, r0, #16
    2bcc:	70b2      	strb	r2, [r6, #2]
    2bce:	0e00      	lsrs	r0, r0, #24
    2bd0:	70f0      	strb	r0, [r6, #3]

	/*
	 *  battery temperature sample
	 * */
	adVal = 0;
    2bd2:	2700      	movs	r7, #0
	for(idx = 0; idx < 20; idx++){
    2bd4:	2600      	movs	r6, #0
    2bd6:	e009      	b.n	2bec <batteryStatusCollect+0x1b4>
		counter = 2000;
		while(counter--);
    2bd8:	0013      	movs	r3, r2
    2bda:	1e5a      	subs	r2, r3, #1
    2bdc:	2b00      	cmp	r3, #0
    2bde:	d1fb      	bne.n	2bd8 <batteryStatusCollect+0x1a0>
		adVal += get_AD(adcPosSelAPORT4XCH11);
    2be0:	208b      	movs	r0, #139	; 0x8b
    2be2:	f7ff f99b 	bl	1f1c <get_AD>
    2be6:	183f      	adds	r7, r7, r0
	for(idx = 0; idx < 20; idx++){
    2be8:	3601      	adds	r6, #1
    2bea:	b276      	sxtb	r6, r6
    2bec:	2e13      	cmp	r6, #19
    2bee:	dc02      	bgt.n	2bf6 <batteryStatusCollect+0x1be>
		counter = 2000;
    2bf0:	23fa      	movs	r3, #250	; 0xfa
    2bf2:	00db      	lsls	r3, r3, #3
    2bf4:	e7f1      	b.n	2bda <batteryStatusCollect+0x1a2>
	}
	batteryStatQueue->batteryStatus[index].ctrlBatteryTemp = getBatteryTemp(adVal*0.05);
    2bf6:	0038      	movs	r0, r7
    2bf8:	f003 f8a6 	bl	5d48 <__aeabi_i2d>
    2bfc:	4a30      	ldr	r2, [pc, #192]	; (2cc0 <batteryStatusCollect+0x288>)
    2bfe:	4b31      	ldr	r3, [pc, #196]	; (2cc4 <batteryStatusCollect+0x28c>)
    2c00:	f002 facc 	bl	519c <__aeabi_dmul>
    2c04:	f003 f92c 	bl	5e60 <__aeabi_d2f>
    2c08:	f7ff fec2 	bl	2990 <getBatteryTemp>
    2c0c:	006a      	lsls	r2, r5, #1
    2c0e:	1952      	adds	r2, r2, r5
    2c10:	0113      	lsls	r3, r2, #4
    2c12:	18e3      	adds	r3, r4, r3
    2c14:	001a      	movs	r2, r3
    2c16:	7698      	strb	r0, [r3, #26]
    2c18:	0a03      	lsrs	r3, r0, #8
    2c1a:	76d3      	strb	r3, [r2, #27]
    2c1c:	0c03      	lsrs	r3, r0, #16
    2c1e:	7713      	strb	r3, [r2, #28]
    2c20:	0e00      	lsrs	r0, r0, #24
    2c22:	7750      	strb	r0, [r2, #29]

	adVal = 0;
    2c24:	2700      	movs	r7, #0
	for(idx = 0; idx < 20; idx++){
    2c26:	2600      	movs	r6, #0
    2c28:	e009      	b.n	2c3e <batteryStatusCollect+0x206>
		counter = 2000;
		while(counter--);
    2c2a:	0013      	movs	r3, r2
    2c2c:	1e5a      	subs	r2, r3, #1
    2c2e:	2b00      	cmp	r3, #0
    2c30:	d1fb      	bne.n	2c2a <batteryStatusCollect+0x1f2>
		adVal += get_AD(adcPosSelAPORT4XCH13);
    2c32:	208d      	movs	r0, #141	; 0x8d
    2c34:	f7ff f972 	bl	1f1c <get_AD>
    2c38:	183f      	adds	r7, r7, r0
	for(idx = 0; idx < 20; idx++){
    2c3a:	3601      	adds	r6, #1
    2c3c:	b276      	sxtb	r6, r6
    2c3e:	2e13      	cmp	r6, #19
    2c40:	dc02      	bgt.n	2c48 <batteryStatusCollect+0x210>
		counter = 2000;
    2c42:	23fa      	movs	r3, #250	; 0xfa
    2c44:	00db      	lsls	r3, r3, #3
    2c46:	e7f1      	b.n	2c2c <batteryStatusCollect+0x1f4>
	}
	batteryStatQueue->batteryStatus[index].highpowerBatteryTemp = getBatteryTemp(adVal*0.05);
    2c48:	0038      	movs	r0, r7
    2c4a:	f003 f87d 	bl	5d48 <__aeabi_i2d>
    2c4e:	4a1c      	ldr	r2, [pc, #112]	; (2cc0 <batteryStatusCollect+0x288>)
    2c50:	4b1c      	ldr	r3, [pc, #112]	; (2cc4 <batteryStatusCollect+0x28c>)
    2c52:	f002 faa3 	bl	519c <__aeabi_dmul>
    2c56:	f003 f903 	bl	5e60 <__aeabi_d2f>
    2c5a:	f7ff fe99 	bl	2990 <getBatteryTemp>
    2c5e:	0069      	lsls	r1, r5, #1
    2c60:	194a      	adds	r2, r1, r5
    2c62:	0113      	lsls	r3, r2, #4
    2c64:	18e2      	adds	r2, r4, r3
    2c66:	0013      	movs	r3, r2
    2c68:	3326      	adds	r3, #38	; 0x26
    2c6a:	7018      	strb	r0, [r3, #0]
    2c6c:	0a06      	lsrs	r6, r0, #8
    2c6e:	705e      	strb	r6, [r3, #1]
    2c70:	0c06      	lsrs	r6, r0, #16
    2c72:	709e      	strb	r6, [r3, #2]
    2c74:	0e00      	lsrs	r0, r0, #24
    2c76:	70d8      	strb	r0, [r3, #3]

	/*
	 * Update global status
	 * */
	batteryStatQueue->batteryStatus[index].powerSupplyStatus = g_supply_status;
    2c78:	4b13      	ldr	r3, [pc, #76]	; (2cc8 <batteryStatusCollect+0x290>)
    2c7a:	781b      	ldrb	r3, [r3, #0]
    2c7c:	7093      	strb	r3, [r2, #2]
	batteryStatQueue->batteryStatus[index].ctrlBatteryStatus = g_ctrl_battery_status;
    2c7e:	4b13      	ldr	r3, [pc, #76]	; (2ccc <batteryStatusCollect+0x294>)
    2c80:	781b      	ldrb	r3, [r3, #0]
    2c82:	70d3      	strb	r3, [r2, #3]
	batteryStatQueue->batteryStatus[index].highPowerBatteryStatus = g_highpower_status;
    2c84:	4b12      	ldr	r3, [pc, #72]	; (2cd0 <batteryStatusCollect+0x298>)
    2c86:	781b      	ldrb	r3, [r3, #0]
    2c88:	7113      	strb	r3, [r2, #4]
	batteryStatQueue->batteryStatus[index].baltesterStatus = g_baltester_status;
    2c8a:	4b12      	ldr	r3, [pc, #72]	; (2cd4 <batteryStatusCollect+0x29c>)
    2c8c:	781a      	ldrb	r2, [r3, #0]
    2c8e:	194d      	adds	r5, r1, r5
    2c90:	012b      	lsls	r3, r5, #4
    2c92:	18e3      	adds	r3, r4, r3
    2c94:	715a      	strb	r2, [r3, #5]

	batteryStatQueue->latestItem = batteryStatQueue->idx++;
    2c96:	2200      	movs	r2, #0
    2c98:	56a2      	ldrsb	r2, [r4, r2]
    2c9a:	1c53      	adds	r3, r2, #1
    2c9c:	b25b      	sxtb	r3, r3
    2c9e:	7023      	strb	r3, [r4, #0]
    2ca0:	7062      	strb	r2, [r4, #1]
	if (batteryStatQueue->idx == Q_LEN)
    2ca2:	2b03      	cmp	r3, #3
    2ca4:	d001      	beq.n	2caa <batteryStatusCollect+0x272>
		batteryStatQueue->idx = 0;
}
    2ca6:	b003      	add	sp, #12
    2ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		batteryStatQueue->idx = 0;
    2caa:	2300      	movs	r3, #0
    2cac:	7023      	strb	r3, [r4, #0]
    2cae:	e7fa      	b.n	2ca6 <batteryStatusCollect+0x26e>
    2cb0:	200001c0 	.word	0x200001c0
    2cb4:	2000025c 	.word	0x2000025c
    2cb8:	2000011c 	.word	0x2000011c
    2cbc:	40400000 	.word	0x40400000
    2cc0:	9999999a 	.word	0x9999999a
    2cc4:	3fa99999 	.word	0x3fa99999
    2cc8:	20000274 	.word	0x20000274
    2ccc:	20000124 	.word	0x20000124
    2cd0:	2000026c 	.word	0x2000026c
    2cd4:	200001c8 	.word	0x200001c8

00002cd8 <pollBatteryStatus>:

void pollBatteryStatus(void)
{
    2cd8:	b510      	push	{r4, lr}
	 * Note by 2019.10.17@wanhai.
	 * */
	#define POLL_DELAY 20
	static uint32_t pollTick = 0;

	if (pollTick == 0)
    2cda:	4b0c      	ldr	r3, [pc, #48]	; (2d0c <pollBatteryStatus+0x34>)
    2cdc:	681b      	ldr	r3, [r3, #0]
    2cde:	2b00      	cmp	r3, #0
    2ce0:	d104      	bne.n	2cec <pollBatteryStatus+0x14>
		pollTick = g_Ticks + POLL_DELAY;
    2ce2:	4b0b      	ldr	r3, [pc, #44]	; (2d10 <pollBatteryStatus+0x38>)
    2ce4:	681b      	ldr	r3, [r3, #0]
    2ce6:	3314      	adds	r3, #20
    2ce8:	4a08      	ldr	r2, [pc, #32]	; (2d0c <pollBatteryStatus+0x34>)
    2cea:	6013      	str	r3, [r2, #0]

	if (g_Ticks < pollTick)
    2cec:	4b08      	ldr	r3, [pc, #32]	; (2d10 <pollBatteryStatus+0x38>)
    2cee:	681a      	ldr	r2, [r3, #0]
    2cf0:	4b06      	ldr	r3, [pc, #24]	; (2d0c <pollBatteryStatus+0x34>)
    2cf2:	681b      	ldr	r3, [r3, #0]
    2cf4:	429a      	cmp	r2, r3
    2cf6:	d200      	bcs.n	2cfa <pollBatteryStatus+0x22>
	 * set tick for next status collect
	 * */
	pollTick = g_Ticks + POLL_DELAY;

	batteryStatusCollect(&g_BatteryStatQueue);
}
    2cf8:	bd10      	pop	{r4, pc}
	pollTick = g_Ticks + POLL_DELAY;
    2cfa:	4b05      	ldr	r3, [pc, #20]	; (2d10 <pollBatteryStatus+0x38>)
    2cfc:	681b      	ldr	r3, [r3, #0]
    2cfe:	3314      	adds	r3, #20
    2d00:	4a02      	ldr	r2, [pc, #8]	; (2d0c <pollBatteryStatus+0x34>)
    2d02:	6013      	str	r3, [r2, #0]
	batteryStatusCollect(&g_BatteryStatQueue);
    2d04:	4803      	ldr	r0, [pc, #12]	; (2d14 <pollBatteryStatus+0x3c>)
    2d06:	f7ff fe97 	bl	2a38 <batteryStatusCollect>
    2d0a:	e7f5      	b.n	2cf8 <pollBatteryStatus+0x20>
    2d0c:	20000118 	.word	0x20000118
    2d10:	200001bc 	.word	0x200001bc
    2d14:	20000128 	.word	0x20000128

00002d18 <TIMER0_IRQHandler>:
__STATIC_INLINE void TIMER_IntClear(TIMER_TypeDef *timer, uint32_t flags)
{
#if defined (TIMER_HAS_SET_CLEAR)
  timer->IF_CLR = flags;
#else
  timer->IFC = flags;
    2d18:	4b09      	ldr	r3, [pc, #36]	; (2d40 <TIMER0_IRQHandler+0x28>)
    2d1a:	2201      	movs	r2, #1
    2d1c:	615a      	str	r2, [r3, #20]
	/*
	 * Clear flag for TIMER0 overflow interrupt
	 * */
	TIMER_IntClear(TIMER0, TIMER_IF_OF);

	g_Ticks++;
    2d1e:	4b09      	ldr	r3, [pc, #36]	; (2d44 <TIMER0_IRQHandler+0x2c>)
    2d20:	681a      	ldr	r2, [r3, #0]
    2d22:	3201      	adds	r2, #1
    2d24:	601a      	str	r2, [r3, #0]
	g_timerout_Ticks++;
    2d26:	4908      	ldr	r1, [pc, #32]	; (2d48 <TIMER0_IRQHandler+0x30>)
    2d28:	680a      	ldr	r2, [r1, #0]
    2d2a:	3201      	adds	r2, #1
    2d2c:	600a      	str	r2, [r1, #0]
//	g_S_WDog_Ticks--;

	if (g_Ticks > MAX_TICK)
    2d2e:	681a      	ldr	r2, [r3, #0]
    2d30:	4b06      	ldr	r3, [pc, #24]	; (2d4c <TIMER0_IRQHandler+0x34>)
    2d32:	429a      	cmp	r2, r3
    2d34:	d902      	bls.n	2d3c <TIMER0_IRQHandler+0x24>
		g_Ticks = 0;
    2d36:	4b03      	ldr	r3, [pc, #12]	; (2d44 <TIMER0_IRQHandler+0x2c>)
    2d38:	2200      	movs	r2, #0
    2d3a:	601a      	str	r2, [r3, #0]
//	//software watch dog function.
//	if( g_S_WDog_SW == g_S_WDog_SW_ENABLE && g_S_WDog_Ticks == 0 )
//		NVIC_SystemReset();
}
    2d3c:	4770      	bx	lr
    2d3e:	46c0      	nop			; (mov r8, r8)
    2d40:	40018000 	.word	0x40018000
    2d44:	200001bc 	.word	0x200001bc
    2d48:	20000270 	.word	0x20000270
    2d4c:	fffffc17 	.word	0xfffffc17

00002d50 <TIMER1_IRQHandler>:
    2d50:	4b01      	ldr	r3, [pc, #4]	; (2d58 <TIMER1_IRQHandler+0x8>)
    2d52:	2201      	movs	r2, #1
    2d54:	615a      	str	r2, [r3, #20]
	/*
	 * Clear flag for TIMER0 overflow interrupt
	 * */
	TIMER_IntClear(TIMER1, TIMER_IF_OF);
//	Timer1_overflow = true;
}
    2d56:	4770      	bx	lr
    2d58:	40018400 	.word	0x40018400

00002d5c <setupTimer0>:

void setupTimer0(void)
{
    2d5c:	b500      	push	{lr}
    2d5e:	b085      	sub	sp, #20
	/* Enable clock for TIMER0 module */
	CMU_ClockEnable(cmuClock_TIMER0, true);
    2d60:	2101      	movs	r1, #1
    2d62:	480e      	ldr	r0, [pc, #56]	; (2d9c <setupTimer0+0x40>)
    2d64:	f7fd ff66 	bl	c34 <CMU_ClockEnable>

	/* Select TIMER0 parameters */
	TIMER_Init_TypeDef timerInit =
    2d68:	220b      	movs	r2, #11
    2d6a:	2100      	movs	r1, #0
    2d6c:	466b      	mov	r3, sp
    2d6e:	1c98      	adds	r0, r3, #2
    2d70:	f003 f943 	bl	5ffa <memset>
    2d74:	2201      	movs	r2, #1
    2d76:	466b      	mov	r3, sp
    2d78:	701a      	strb	r2, [r3, #0]
    2d7a:	705a      	strb	r2, [r3, #1]
    2d7c:	2303      	movs	r3, #3
    2d7e:	4669      	mov	r1, sp
    2d80:	708b      	strb	r3, [r1, #2]
 *   TIMER interrupt source(s) to enable. Use one or more valid
 *   interrupt flags for the TIMER module (TIMER_IF_nnn) OR'ed together.
 ******************************************************************************/
__STATIC_INLINE void TIMER_IntEnable(TIMER_TypeDef *timer, uint32_t flags)
{
  timer->IEN |= flags;
    2d82:	4807      	ldr	r0, [pc, #28]	; (2da0 <setupTimer0+0x44>)
    2d84:	6983      	ldr	r3, [r0, #24]
    2d86:	4313      	orrs	r3, r2
    2d88:	6183      	str	r3, [r0, #24]
    2d8a:	4b06      	ldr	r3, [pc, #24]	; (2da4 <setupTimer0+0x48>)
    2d8c:	321f      	adds	r2, #31
    2d8e:	601a      	str	r2, [r3, #0]
  EFM_ASSERT(val <= TIMER_MaxCount(timer));
#if defined (TIMER_EN_EN)
  EFM_ASSERT(timer->EN & TIMER_EN_EN);
#endif

  timer->TOP = val;
    2d90:	4b05      	ldr	r3, [pc, #20]	; (2da8 <setupTimer0+0x4c>)
    2d92:	61c3      	str	r3, [r0, #28]
	/* Set TIMER Top value */
	//TIMER_TopSet(TIMER0, TOP);
	TIMER_TopSet(TIMER0, COUNT_10MS); //10ms

	/* Configure TIMER */
	TIMER_Init(TIMER0, &timerInit);
    2d94:	f7ff f830 	bl	1df8 <TIMER_Init>
}
    2d98:	b005      	add	sp, #20
    2d9a:	bd00      	pop	{pc}
    2d9c:	00064200 	.word	0x00064200
    2da0:	40018000 	.word	0x40018000
    2da4:	e000e100 	.word	0xe000e100
    2da8:	00007a12 	.word	0x00007a12

00002dac <Timer_init>:
//	/* Configure TIMER */
//	TIMER_Init(TIMER1, &timerInit);
//}

void Timer_init(void)
{
    2dac:	b510      	push	{r4, lr}
	setupTimer0();
    2dae:	f7ff ffd5 	bl	2d5c <setupTimer0>
	//setupTimer1();
}
    2db2:	bd10      	pop	{r4, pc}

00002db4 <Reset_Handler>:
    .align      2
    .globl      Reset_Handler
    .type       Reset_Handler, %function
Reset_Handler:
#ifndef __NO_SYSTEM_INIT
    ldr     r0, =SystemInit
    2db4:	4806      	ldr	r0, [pc, #24]	; (2dd0 <Reset_Handler+0x1c>)
    blx     r0
    2db6:	4780      	blx	r0
 *    __data_start__: VMA of start of the section to copy to
 *    __data_end__: VMA of end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
    ldr     r1, =__etext
    2db8:	4906      	ldr	r1, [pc, #24]	; (2dd4 <Reset_Handler+0x20>)
    ldr     r2, =__data_start__
    2dba:	4a07      	ldr	r2, [pc, #28]	; (2dd8 <Reset_Handler+0x24>)
    ldr     r3, =__data_end__
    2dbc:	4b07      	ldr	r3, [pc, #28]	; (2ddc <Reset_Handler+0x28>)

    subs    r3, r2
    2dbe:	1a9b      	subs	r3, r3, r2
    ble     .L_loop1_done
    2dc0:	dd03      	ble.n	2dca <Reset_Handler+0x16>

.L_loop1:
    subs    r3, #4
    2dc2:	3b04      	subs	r3, #4
    ldr     r0, [r1,r3]
    2dc4:	58c8      	ldr	r0, [r1, r3]
    str     r0, [r2,r3]
    2dc6:	50d0      	str	r0, [r2, r3]
    bgt     .L_loop1
    2dc8:	dcfb      	bgt.n	2dc2 <Reset_Handler+0xe>
#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */

#ifndef __START
#define __START _start
#endif
    bl      __START
    2dca:	f7fd f99d 	bl	108 <_mainCRTStartup>
    2dce:	0000      	.short	0x0000
    ldr     r0, =SystemInit
    2dd0:	00002e75 	.word	0x00002e75
    ldr     r1, =__etext
    2dd4:	00006554 	.word	0x00006554
    ldr     r2, =__data_start__
    2dd8:	20000000 	.word	0x20000000
    ldr     r3, =__data_end__
    2ddc:	200000a8 	.word	0x200000a8

00002de0 <ACMP0_IRQHandler>:
    .type   Default_Handler, %function
    .weak   sl_app_properties
    .type   sl_app_properties, %common
Default_Handler:
sl_app_properties: /* Provide a dummy value for the sl_app_properties symbol. */
    b       .
    2de0:	e7fe      	b.n	2de0 <ACMP0_IRQHandler>
    2de2:	46c0      	nop			; (mov r8, r8)

00002de4 <SystemMaxCoreClockGet>:
#if (EFM32_HFRCO_MAX_FREQ > EFM32_HFXO_FREQ)
  return EFM32_HFRCO_MAX_FREQ;
#else
  return EFM32_HFXO_FREQ;
#endif
}
    2de4:	4800      	ldr	r0, [pc, #0]	; (2de8 <SystemMaxCoreClockGet+0x4>)
    2de6:	4770      	bx	lr
    2de8:	02dc6c00 	.word	0x02dc6c00

00002dec <SystemHFClockGet>:
 *
 * @return
 *   The current HFCLK frequency in Hz.
 ******************************************************************************/
uint32_t SystemHFClockGet(void)
{
    2dec:	b510      	push	{r4, lr}
  uint32_t ret;

  switch (CMU->HFCLKSTATUS & _CMU_HFCLKSTATUS_SELECTED_MASK) {
    2dee:	4a10      	ldr	r2, [pc, #64]	; (2e30 <SystemHFClockGet+0x44>)
    2df0:	2394      	movs	r3, #148	; 0x94
    2df2:	58d2      	ldr	r2, [r2, r3]
    2df4:	3b8d      	subs	r3, #141	; 0x8d
    2df6:	4013      	ands	r3, r2
    2df8:	2b03      	cmp	r3, #3
    2dfa:	d016      	beq.n	2e2a <SystemHFClockGet+0x3e>
    2dfc:	2b04      	cmp	r3, #4
    2dfe:	d004      	beq.n	2e0a <SystemHFClockGet+0x1e>
    2e00:	2b02      	cmp	r3, #2
    2e02:	d00f      	beq.n	2e24 <SystemHFClockGet+0x38>
      ret = 0U;
#endif
      break;

    default: /* CMU_HFCLKSTATUS_SELECTED_HFRCO */
      ret = SystemHfrcoFreq;
    2e04:	4b0b      	ldr	r3, [pc, #44]	; (2e34 <SystemHFClockGet+0x48>)
    2e06:	6818      	ldr	r0, [r3, #0]
      break;
    2e08:	e001      	b.n	2e0e <SystemHFClockGet+0x22>
      ret = SystemLFXOClock;
    2e0a:	4b0b      	ldr	r3, [pc, #44]	; (2e38 <SystemHFClockGet+0x4c>)
    2e0c:	6818      	ldr	r0, [r3, #0]
  }

  return ret / (1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
    2e0e:	4a08      	ldr	r2, [pc, #32]	; (2e30 <SystemHFClockGet+0x44>)
    2e10:	2380      	movs	r3, #128	; 0x80
    2e12:	005b      	lsls	r3, r3, #1
    2e14:	58d3      	ldr	r3, [r2, r3]
                      >> _CMU_HFPRESC_PRESC_SHIFT));
    2e16:	0a1b      	lsrs	r3, r3, #8
    2e18:	211f      	movs	r1, #31
    2e1a:	4019      	ands	r1, r3
  return ret / (1U + ((CMU->HFPRESC & _CMU_HFPRESC_PRESC_MASK)
    2e1c:	3101      	adds	r1, #1
    2e1e:	f000 faa3 	bl	3368 <__udivsi3>
}
    2e22:	bd10      	pop	{r4, pc}
      ret = SystemHFXOClock;
    2e24:	4b05      	ldr	r3, [pc, #20]	; (2e3c <SystemHFClockGet+0x50>)
    2e26:	6818      	ldr	r0, [r3, #0]
      break;
    2e28:	e7f1      	b.n	2e0e <SystemHFClockGet+0x22>
      ret = EFM32_LFRCO_FREQ;
    2e2a:	2080      	movs	r0, #128	; 0x80
    2e2c:	0200      	lsls	r0, r0, #8
    2e2e:	e7ee      	b.n	2e0e <SystemHFClockGet+0x22>
    2e30:	400e4000 	.word	0x400e4000
    2e34:	20000030 	.word	0x20000030
    2e38:	20000034 	.word	0x20000034
    2e3c:	2000002c 	.word	0x2000002c

00002e40 <SystemCoreClockGet>:
{
    2e40:	b510      	push	{r4, lr}
  ret   = SystemHFClockGet();
    2e42:	f7ff ffd3 	bl	2dec <SystemHFClockGet>
  presc = (CMU->HFCOREPRESC & _CMU_HFCOREPRESC_PRESC_MASK)
    2e46:	4a06      	ldr	r2, [pc, #24]	; (2e60 <SystemCoreClockGet+0x20>)
    2e48:	2384      	movs	r3, #132	; 0x84
    2e4a:	005b      	lsls	r3, r3, #1
    2e4c:	58d1      	ldr	r1, [r2, r3]
          >> _CMU_HFCOREPRESC_PRESC_SHIFT;
    2e4e:	0a09      	lsrs	r1, r1, #8
  presc = (CMU->HFCOREPRESC & _CMU_HFCOREPRESC_PRESC_MASK)
    2e50:	05c9      	lsls	r1, r1, #23
    2e52:	0dc9      	lsrs	r1, r1, #23
  ret  /= presc + 1U;
    2e54:	3101      	adds	r1, #1
    2e56:	f000 fa87 	bl	3368 <__udivsi3>
  SystemCoreClock = ret;
    2e5a:	4b02      	ldr	r3, [pc, #8]	; (2e64 <SystemCoreClockGet+0x24>)
    2e5c:	6018      	str	r0, [r3, #0]
}
    2e5e:	bd10      	pop	{r4, pc}
    2e60:	400e4000 	.word	0x400e4000
    2e64:	20000028 	.word	0x20000028

00002e68 <SystemHFXOClockGet>:
 ******************************************************************************/
uint32_t SystemHFXOClockGet(void)
{
  /* External crystal oscillator present? */
#if (EFM32_HFXO_FREQ > 0U)
  return SystemHFXOClock;
    2e68:	4b01      	ldr	r3, [pc, #4]	; (2e70 <SystemHFXOClockGet+0x8>)
    2e6a:	6818      	ldr	r0, [r3, #0]
#else
  return 0U;
#endif
}
    2e6c:	4770      	bx	lr
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	2000002c 	.word	0x2000002c

00002e74 <SystemInit>:
 *   initialization of variables etc.
 ******************************************************************************/
void SystemInit(void)
{
#if defined(__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
  SCB->VTOR = (uint32_t)&__Vectors;
    2e74:	4a01      	ldr	r2, [pc, #4]	; (2e7c <SystemInit+0x8>)
    2e76:	4b02      	ldr	r3, [pc, #8]	; (2e80 <SystemInit+0xc>)
    2e78:	609a      	str	r2, [r3, #8]
#endif
}
    2e7a:	4770      	bx	lr
    2e7c:	00000000 	.word	0x00000000
    2e80:	e000ed00 	.word	0xe000ed00

00002e84 <SystemLFRCOClockGet>:
uint32_t SystemLFRCOClockGet(void)
{
  /* Currently we assume that this frequency is properly tuned during */
  /* manufacturing and is not changed after reset. If future requirements */
  /* for re-tuning by user, we can add support for that. */
  return EFM32_LFRCO_FREQ;
    2e84:	2080      	movs	r0, #128	; 0x80
}
    2e86:	0200      	lsls	r0, r0, #8
    2e88:	4770      	bx	lr

00002e8a <SystemULFRCOClockGet>:
 *   ULFRCO frequency in Hz.
 ******************************************************************************/
uint32_t SystemULFRCOClockGet(void)
{
  /* The ULFRCO frequency is not tuned, and can be very inaccurate */
  return EFM32_ULFRCO_FREQ;
    2e8a:	20fa      	movs	r0, #250	; 0xfa
}
    2e8c:	0080      	lsls	r0, r0, #2
    2e8e:	4770      	bx	lr

00002e90 <SystemLFXOClockGet>:
 ******************************************************************************/
uint32_t SystemLFXOClockGet(void)
{
  /* External crystal oscillator present? */
#if (EFM32_LFXO_FREQ > 0U)
  return SystemLFXOClock;
    2e90:	4b01      	ldr	r3, [pc, #4]	; (2e98 <SystemLFXOClockGet+0x8>)
    2e92:	6818      	ldr	r0, [r3, #0]
#else
  return 0U;
#endif
}
    2e94:	4770      	bx	lr
    2e96:	46c0      	nop			; (mov r8, r8)
    2e98:	20000034 	.word	0x20000034

00002e9c <log>:
    2e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e9e:	46c6      	mov	lr, r8
    2ea0:	b500      	push	{lr}
    2ea2:	b08c      	sub	sp, #48	; 0x30
    2ea4:	0004      	movs	r4, r0
    2ea6:	000d      	movs	r5, r1
    2ea8:	f000 f880 	bl	2fac <__ieee754_log>
    2eac:	4b3a      	ldr	r3, [pc, #232]	; (2f98 <log+0xfc>)
    2eae:	0006      	movs	r6, r0
    2eb0:	781b      	ldrb	r3, [r3, #0]
    2eb2:	000f      	movs	r7, r1
    2eb4:	b25b      	sxtb	r3, r3
    2eb6:	4698      	mov	r8, r3
    2eb8:	3301      	adds	r3, #1
    2eba:	d00f      	beq.n	2edc <log+0x40>
    2ebc:	0022      	movs	r2, r4
    2ebe:	002b      	movs	r3, r5
    2ec0:	0020      	movs	r0, r4
    2ec2:	0029      	movs	r1, r5
    2ec4:	f002 ff24 	bl	5d10 <__aeabi_dcmpun>
    2ec8:	2800      	cmp	r0, #0
    2eca:	d107      	bne.n	2edc <log+0x40>
    2ecc:	2200      	movs	r2, #0
    2ece:	2300      	movs	r3, #0
    2ed0:	0020      	movs	r0, r4
    2ed2:	0029      	movs	r1, r5
    2ed4:	f000 fafe 	bl	34d4 <__aeabi_dcmpgt>
    2ed8:	2800      	cmp	r0, #0
    2eda:	d005      	beq.n	2ee8 <log+0x4c>
    2edc:	0030      	movs	r0, r6
    2ede:	0039      	movs	r1, r7
    2ee0:	b00c      	add	sp, #48	; 0x30
    2ee2:	bc04      	pop	{r2}
    2ee4:	4690      	mov	r8, r2
    2ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ee8:	4b2c      	ldr	r3, [pc, #176]	; (2f9c <log+0x100>)
    2eea:	900a      	str	r0, [sp, #40]	; 0x28
    2eec:	9303      	str	r3, [sp, #12]
    2eee:	4643      	mov	r3, r8
    2ef0:	9404      	str	r4, [sp, #16]
    2ef2:	9505      	str	r5, [sp, #20]
    2ef4:	9406      	str	r4, [sp, #24]
    2ef6:	9507      	str	r5, [sp, #28]
    2ef8:	2b00      	cmp	r3, #0
    2efa:	d11a      	bne.n	2f32 <log+0x96>
    2efc:	22e0      	movs	r2, #224	; 0xe0
    2efe:	4b28      	ldr	r3, [pc, #160]	; (2fa0 <log+0x104>)
    2f00:	0612      	lsls	r2, r2, #24
    2f02:	9208      	str	r2, [sp, #32]
    2f04:	9309      	str	r3, [sp, #36]	; 0x24
    2f06:	0020      	movs	r0, r4
    2f08:	2200      	movs	r2, #0
    2f0a:	2300      	movs	r3, #0
    2f0c:	0029      	movs	r1, r5
    2f0e:	f000 fac7 	bl	34a0 <__aeabi_dcmpeq>
    2f12:	2800      	cmp	r0, #0
    2f14:	d038      	beq.n	2f88 <log+0xec>
    2f16:	2302      	movs	r3, #2
    2f18:	9302      	str	r3, [sp, #8]
    2f1a:	a802      	add	r0, sp, #8
    2f1c:	f000 fa1c 	bl	3358 <matherr>
    2f20:	2800      	cmp	r0, #0
    2f22:	d017      	beq.n	2f54 <log+0xb8>
    2f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f26:	9301      	str	r3, [sp, #4]
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d118      	bne.n	2f5e <log+0xc2>
    2f2c:	9e08      	ldr	r6, [sp, #32]
    2f2e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2f30:	e7d4      	b.n	2edc <log+0x40>
    2f32:	2200      	movs	r2, #0
    2f34:	4b1b      	ldr	r3, [pc, #108]	; (2fa4 <log+0x108>)
    2f36:	0020      	movs	r0, r4
    2f38:	9208      	str	r2, [sp, #32]
    2f3a:	9309      	str	r3, [sp, #36]	; 0x24
    2f3c:	0029      	movs	r1, r5
    2f3e:	2200      	movs	r2, #0
    2f40:	2300      	movs	r3, #0
    2f42:	f000 faad 	bl	34a0 <__aeabi_dcmpeq>
    2f46:	2800      	cmp	r0, #0
    2f48:	d00f      	beq.n	2f6a <log+0xce>
    2f4a:	2302      	movs	r3, #2
    2f4c:	9302      	str	r3, [sp, #8]
    2f4e:	4643      	mov	r3, r8
    2f50:	2b02      	cmp	r3, #2
    2f52:	d1e2      	bne.n	2f1a <log+0x7e>
    2f54:	f003 f808 	bl	5f68 <__errno>
    2f58:	2322      	movs	r3, #34	; 0x22
    2f5a:	6003      	str	r3, [r0, #0]
    2f5c:	e7e2      	b.n	2f24 <log+0x88>
    2f5e:	f003 f803 	bl	5f68 <__errno>
    2f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2f64:	9301      	str	r3, [sp, #4]
    2f66:	6003      	str	r3, [r0, #0]
    2f68:	e7e0      	b.n	2f2c <log+0x90>
    2f6a:	2301      	movs	r3, #1
    2f6c:	9302      	str	r3, [sp, #8]
    2f6e:	4643      	mov	r3, r8
    2f70:	2b02      	cmp	r3, #2
    2f72:	d10b      	bne.n	2f8c <log+0xf0>
    2f74:	f002 fff8 	bl	5f68 <__errno>
    2f78:	2321      	movs	r3, #33	; 0x21
    2f7a:	6003      	str	r3, [r0, #0]
    2f7c:	480a      	ldr	r0, [pc, #40]	; (2fa8 <log+0x10c>)
    2f7e:	f000 f9ed 	bl	335c <nan>
    2f82:	9008      	str	r0, [sp, #32]
    2f84:	9109      	str	r1, [sp, #36]	; 0x24
    2f86:	e7cd      	b.n	2f24 <log+0x88>
    2f88:	2301      	movs	r3, #1
    2f8a:	9302      	str	r3, [sp, #8]
    2f8c:	a802      	add	r0, sp, #8
    2f8e:	f000 f9e3 	bl	3358 <matherr>
    2f92:	2800      	cmp	r0, #0
    2f94:	d1f2      	bne.n	2f7c <log+0xe0>
    2f96:	e7ed      	b.n	2f74 <log+0xd8>
    2f98:	20000038 	.word	0x20000038
    2f9c:	000063fc 	.word	0x000063fc
    2fa0:	c7efffff 	.word	0xc7efffff
    2fa4:	fff00000 	.word	0xfff00000
    2fa8:	00006400 	.word	0x00006400

00002fac <__ieee754_log>:
    2fac:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fae:	46d6      	mov	lr, sl
    2fb0:	464f      	mov	r7, r9
    2fb2:	4646      	mov	r6, r8
    2fb4:	b5c0      	push	{r6, r7, lr}
    2fb6:	4aca      	ldr	r2, [pc, #808]	; (32e0 <__ieee754_log+0x334>)
    2fb8:	b086      	sub	sp, #24
    2fba:	000b      	movs	r3, r1
    2fbc:	4291      	cmp	r1, r2
    2fbe:	dd00      	ble.n	2fc2 <__ieee754_log+0x16>
    2fc0:	e0cc      	b.n	315c <__ieee754_log+0x1b0>
    2fc2:	004a      	lsls	r2, r1, #1
    2fc4:	0852      	lsrs	r2, r2, #1
    2fc6:	4302      	orrs	r2, r0
    2fc8:	d100      	bne.n	2fcc <__ieee754_log+0x20>
    2fca:	e0d6      	b.n	317a <__ieee754_log+0x1ce>
    2fcc:	2900      	cmp	r1, #0
    2fce:	da00      	bge.n	2fd2 <__ieee754_log+0x26>
    2fd0:	e0e6      	b.n	31a0 <__ieee754_log+0x1f4>
    2fd2:	4bc4      	ldr	r3, [pc, #784]	; (32e4 <__ieee754_log+0x338>)
    2fd4:	2200      	movs	r2, #0
    2fd6:	f002 f8e1 	bl	519c <__aeabi_dmul>
    2fda:	2536      	movs	r5, #54	; 0x36
    2fdc:	4cc2      	ldr	r4, [pc, #776]	; (32e8 <__ieee754_log+0x33c>)
    2fde:	000b      	movs	r3, r1
    2fe0:	426d      	negs	r5, r5
    2fe2:	42a3      	cmp	r3, r4
    2fe4:	dd00      	ble.n	2fe8 <__ieee754_log+0x3c>
    2fe6:	e0be      	b.n	3166 <__ieee754_log+0x1ba>
    2fe8:	151a      	asrs	r2, r3, #20
    2fea:	4cc0      	ldr	r4, [pc, #768]	; (32ec <__ieee754_log+0x340>)
    2fec:	031b      	lsls	r3, r3, #12
    2fee:	0b1b      	lsrs	r3, r3, #12
    2ff0:	4698      	mov	r8, r3
    2ff2:	46a4      	mov	ip, r4
    2ff4:	2480      	movs	r4, #128	; 0x80
    2ff6:	4bbe      	ldr	r3, [pc, #760]	; (32f0 <__ieee754_log+0x344>)
    2ff8:	0364      	lsls	r4, r4, #13
    2ffa:	4443      	add	r3, r8
    2ffc:	4023      	ands	r3, r4
    2ffe:	4cbd      	ldr	r4, [pc, #756]	; (32f4 <__ieee754_log+0x348>)
    3000:	4462      	add	r2, ip
    3002:	1952      	adds	r2, r2, r5
    3004:	405c      	eors	r4, r3
    3006:	4645      	mov	r5, r8
    3008:	151b      	asrs	r3, r3, #20
    300a:	4699      	mov	r9, r3
    300c:	4325      	orrs	r5, r4
    300e:	4bb9      	ldr	r3, [pc, #740]	; (32f4 <__ieee754_log+0x348>)
    3010:	0029      	movs	r1, r5
    3012:	4491      	add	r9, r2
    3014:	2200      	movs	r2, #0
    3016:	f002 fb33 	bl	5680 <__aeabi_dsub>
    301a:	4643      	mov	r3, r8
    301c:	3302      	adds	r3, #2
    301e:	031b      	lsls	r3, r3, #12
    3020:	0006      	movs	r6, r0
    3022:	000f      	movs	r7, r1
    3024:	0b1b      	lsrs	r3, r3, #12
    3026:	2200      	movs	r2, #0
    3028:	2b02      	cmp	r3, #2
    302a:	dc00      	bgt.n	302e <__ieee754_log+0x82>
    302c:	e0ac      	b.n	3188 <__ieee754_log+0x1dc>
    302e:	2380      	movs	r3, #128	; 0x80
    3030:	05db      	lsls	r3, r3, #23
    3032:	f001 f98d 	bl	4350 <__aeabi_dadd>
    3036:	0002      	movs	r2, r0
    3038:	000b      	movs	r3, r1
    303a:	0030      	movs	r0, r6
    303c:	0039      	movs	r1, r7
    303e:	f001 fca3 	bl	4988 <__aeabi_ddiv>
    3042:	0004      	movs	r4, r0
    3044:	4648      	mov	r0, r9
    3046:	000d      	movs	r5, r1
    3048:	f002 fe7e 	bl	5d48 <__aeabi_i2d>
    304c:	0022      	movs	r2, r4
    304e:	9000      	str	r0, [sp, #0]
    3050:	9101      	str	r1, [sp, #4]
    3052:	002b      	movs	r3, r5
    3054:	0020      	movs	r0, r4
    3056:	0029      	movs	r1, r5
    3058:	9404      	str	r4, [sp, #16]
    305a:	9505      	str	r5, [sp, #20]
    305c:	f002 f89e 	bl	519c <__aeabi_dmul>
    3060:	000d      	movs	r5, r1
    3062:	0004      	movs	r4, r0
    3064:	49a4      	ldr	r1, [pc, #656]	; (32f8 <__ieee754_log+0x34c>)
    3066:	0022      	movs	r2, r4
    3068:	4441      	add	r1, r8
    306a:	002b      	movs	r3, r5
    306c:	468a      	mov	sl, r1
    306e:	0020      	movs	r0, r4
    3070:	0029      	movs	r1, r5
    3072:	9402      	str	r4, [sp, #8]
    3074:	9503      	str	r5, [sp, #12]
    3076:	f002 f891 	bl	519c <__aeabi_dmul>
    307a:	0004      	movs	r4, r0
    307c:	000d      	movs	r5, r1
    307e:	4a9f      	ldr	r2, [pc, #636]	; (32fc <__ieee754_log+0x350>)
    3080:	4b9f      	ldr	r3, [pc, #636]	; (3300 <__ieee754_log+0x354>)
    3082:	f002 f88b 	bl	519c <__aeabi_dmul>
    3086:	4a9f      	ldr	r2, [pc, #636]	; (3304 <__ieee754_log+0x358>)
    3088:	4b9f      	ldr	r3, [pc, #636]	; (3308 <__ieee754_log+0x35c>)
    308a:	f001 f961 	bl	4350 <__aeabi_dadd>
    308e:	0022      	movs	r2, r4
    3090:	002b      	movs	r3, r5
    3092:	f002 f883 	bl	519c <__aeabi_dmul>
    3096:	4a9d      	ldr	r2, [pc, #628]	; (330c <__ieee754_log+0x360>)
    3098:	4b9d      	ldr	r3, [pc, #628]	; (3310 <__ieee754_log+0x364>)
    309a:	f001 f959 	bl	4350 <__aeabi_dadd>
    309e:	0022      	movs	r2, r4
    30a0:	002b      	movs	r3, r5
    30a2:	f002 f87b 	bl	519c <__aeabi_dmul>
    30a6:	4a9b      	ldr	r2, [pc, #620]	; (3314 <__ieee754_log+0x368>)
    30a8:	4b9b      	ldr	r3, [pc, #620]	; (3318 <__ieee754_log+0x36c>)
    30aa:	f001 f951 	bl	4350 <__aeabi_dadd>
    30ae:	9a02      	ldr	r2, [sp, #8]
    30b0:	9b03      	ldr	r3, [sp, #12]
    30b2:	f002 f873 	bl	519c <__aeabi_dmul>
    30b6:	4a99      	ldr	r2, [pc, #612]	; (331c <__ieee754_log+0x370>)
    30b8:	9002      	str	r0, [sp, #8]
    30ba:	9103      	str	r1, [sp, #12]
    30bc:	4b98      	ldr	r3, [pc, #608]	; (3320 <__ieee754_log+0x374>)
    30be:	0020      	movs	r0, r4
    30c0:	0029      	movs	r1, r5
    30c2:	f002 f86b 	bl	519c <__aeabi_dmul>
    30c6:	4a97      	ldr	r2, [pc, #604]	; (3324 <__ieee754_log+0x378>)
    30c8:	4b97      	ldr	r3, [pc, #604]	; (3328 <__ieee754_log+0x37c>)
    30ca:	f001 f941 	bl	4350 <__aeabi_dadd>
    30ce:	0022      	movs	r2, r4
    30d0:	002b      	movs	r3, r5
    30d2:	f002 f863 	bl	519c <__aeabi_dmul>
    30d6:	4a95      	ldr	r2, [pc, #596]	; (332c <__ieee754_log+0x380>)
    30d8:	4b95      	ldr	r3, [pc, #596]	; (3330 <__ieee754_log+0x384>)
    30da:	f001 f939 	bl	4350 <__aeabi_dadd>
    30de:	0022      	movs	r2, r4
    30e0:	002b      	movs	r3, r5
    30e2:	f002 f85b 	bl	519c <__aeabi_dmul>
    30e6:	000b      	movs	r3, r1
    30e8:	0002      	movs	r2, r0
    30ea:	9802      	ldr	r0, [sp, #8]
    30ec:	9903      	ldr	r1, [sp, #12]
    30ee:	f001 f92f 	bl	4350 <__aeabi_dadd>
    30f2:	000d      	movs	r5, r1
    30f4:	4641      	mov	r1, r8
    30f6:	4b8f      	ldr	r3, [pc, #572]	; (3334 <__ieee754_log+0x388>)
    30f8:	0004      	movs	r4, r0
    30fa:	1a5b      	subs	r3, r3, r1
    30fc:	4651      	mov	r1, sl
    30fe:	430b      	orrs	r3, r1
    3100:	2b00      	cmp	r3, #0
    3102:	dc00      	bgt.n	3106 <__ieee754_log+0x15a>
    3104:	e095      	b.n	3232 <__ieee754_log+0x286>
    3106:	2200      	movs	r2, #0
    3108:	4b8b      	ldr	r3, [pc, #556]	; (3338 <__ieee754_log+0x38c>)
    310a:	0030      	movs	r0, r6
    310c:	0039      	movs	r1, r7
    310e:	f002 f845 	bl	519c <__aeabi_dmul>
    3112:	0032      	movs	r2, r6
    3114:	003b      	movs	r3, r7
    3116:	f002 f841 	bl	519c <__aeabi_dmul>
    311a:	000a      	movs	r2, r1
    311c:	0001      	movs	r1, r0
    311e:	0013      	movs	r3, r2
    3120:	9102      	str	r1, [sp, #8]
    3122:	9203      	str	r2, [sp, #12]
    3124:	0002      	movs	r2, r0
    3126:	0029      	movs	r1, r5
    3128:	0020      	movs	r0, r4
    312a:	f001 f911 	bl	4350 <__aeabi_dadd>
    312e:	9a04      	ldr	r2, [sp, #16]
    3130:	9b05      	ldr	r3, [sp, #20]
    3132:	f002 f833 	bl	519c <__aeabi_dmul>
    3136:	464b      	mov	r3, r9
    3138:	0004      	movs	r4, r0
    313a:	000d      	movs	r5, r1
    313c:	2b00      	cmp	r3, #0
    313e:	d000      	beq.n	3142 <__ieee754_log+0x196>
    3140:	e08d      	b.n	325e <__ieee754_log+0x2b2>
    3142:	0002      	movs	r2, r0
    3144:	000b      	movs	r3, r1
    3146:	9802      	ldr	r0, [sp, #8]
    3148:	9903      	ldr	r1, [sp, #12]
    314a:	f002 fa99 	bl	5680 <__aeabi_dsub>
    314e:	0002      	movs	r2, r0
    3150:	000b      	movs	r3, r1
    3152:	0030      	movs	r0, r6
    3154:	0039      	movs	r1, r7
    3156:	f002 fa93 	bl	5680 <__aeabi_dsub>
    315a:	e008      	b.n	316e <__ieee754_log+0x1c2>
    315c:	4c62      	ldr	r4, [pc, #392]	; (32e8 <__ieee754_log+0x33c>)
    315e:	2500      	movs	r5, #0
    3160:	42a3      	cmp	r3, r4
    3162:	dc00      	bgt.n	3166 <__ieee754_log+0x1ba>
    3164:	e740      	b.n	2fe8 <__ieee754_log+0x3c>
    3166:	0002      	movs	r2, r0
    3168:	000b      	movs	r3, r1
    316a:	f001 f8f1 	bl	4350 <__aeabi_dadd>
    316e:	b006      	add	sp, #24
    3170:	bc1c      	pop	{r2, r3, r4}
    3172:	4690      	mov	r8, r2
    3174:	4699      	mov	r9, r3
    3176:	46a2      	mov	sl, r4
    3178:	bdf0      	pop	{r4, r5, r6, r7, pc}
    317a:	2200      	movs	r2, #0
    317c:	2300      	movs	r3, #0
    317e:	2000      	movs	r0, #0
    3180:	496e      	ldr	r1, [pc, #440]	; (333c <__ieee754_log+0x390>)
    3182:	f001 fc01 	bl	4988 <__aeabi_ddiv>
    3186:	e7f2      	b.n	316e <__ieee754_log+0x1c2>
    3188:	2300      	movs	r3, #0
    318a:	f000 f989 	bl	34a0 <__aeabi_dcmpeq>
    318e:	2800      	cmp	r0, #0
    3190:	d00e      	beq.n	31b0 <__ieee754_log+0x204>
    3192:	464b      	mov	r3, r9
    3194:	2b00      	cmp	r3, #0
    3196:	d000      	beq.n	319a <__ieee754_log+0x1ee>
    3198:	e084      	b.n	32a4 <__ieee754_log+0x2f8>
    319a:	2000      	movs	r0, #0
    319c:	2100      	movs	r1, #0
    319e:	e7e6      	b.n	316e <__ieee754_log+0x1c2>
    31a0:	0002      	movs	r2, r0
    31a2:	f002 fa6d 	bl	5680 <__aeabi_dsub>
    31a6:	2200      	movs	r2, #0
    31a8:	2300      	movs	r3, #0
    31aa:	f001 fbed 	bl	4988 <__aeabi_ddiv>
    31ae:	e7de      	b.n	316e <__ieee754_log+0x1c2>
    31b0:	4a63      	ldr	r2, [pc, #396]	; (3340 <__ieee754_log+0x394>)
    31b2:	4b64      	ldr	r3, [pc, #400]	; (3344 <__ieee754_log+0x398>)
    31b4:	0030      	movs	r0, r6
    31b6:	0039      	movs	r1, r7
    31b8:	f001 fff0 	bl	519c <__aeabi_dmul>
    31bc:	0002      	movs	r2, r0
    31be:	000b      	movs	r3, r1
    31c0:	2000      	movs	r0, #0
    31c2:	495d      	ldr	r1, [pc, #372]	; (3338 <__ieee754_log+0x38c>)
    31c4:	f002 fa5c 	bl	5680 <__aeabi_dsub>
    31c8:	0032      	movs	r2, r6
    31ca:	0004      	movs	r4, r0
    31cc:	000d      	movs	r5, r1
    31ce:	003b      	movs	r3, r7
    31d0:	0030      	movs	r0, r6
    31d2:	0039      	movs	r1, r7
    31d4:	f001 ffe2 	bl	519c <__aeabi_dmul>
    31d8:	000b      	movs	r3, r1
    31da:	0002      	movs	r2, r0
    31dc:	0029      	movs	r1, r5
    31de:	0020      	movs	r0, r4
    31e0:	f001 ffdc 	bl	519c <__aeabi_dmul>
    31e4:	464b      	mov	r3, r9
    31e6:	0004      	movs	r4, r0
    31e8:	000d      	movs	r5, r1
    31ea:	2b00      	cmp	r3, #0
    31ec:	d030      	beq.n	3250 <__ieee754_log+0x2a4>
    31ee:	4648      	mov	r0, r9
    31f0:	f002 fdaa 	bl	5d48 <__aeabi_i2d>
    31f4:	9000      	str	r0, [sp, #0]
    31f6:	9101      	str	r1, [sp, #4]
    31f8:	4a53      	ldr	r2, [pc, #332]	; (3348 <__ieee754_log+0x39c>)
    31fa:	4b54      	ldr	r3, [pc, #336]	; (334c <__ieee754_log+0x3a0>)
    31fc:	f001 ffce 	bl	519c <__aeabi_dmul>
    3200:	4a53      	ldr	r2, [pc, #332]	; (3350 <__ieee754_log+0x3a4>)
    3202:	9002      	str	r0, [sp, #8]
    3204:	9103      	str	r1, [sp, #12]
    3206:	9800      	ldr	r0, [sp, #0]
    3208:	9901      	ldr	r1, [sp, #4]
    320a:	4b52      	ldr	r3, [pc, #328]	; (3354 <__ieee754_log+0x3a8>)
    320c:	f001 ffc6 	bl	519c <__aeabi_dmul>
    3210:	0002      	movs	r2, r0
    3212:	000b      	movs	r3, r1
    3214:	0020      	movs	r0, r4
    3216:	0029      	movs	r1, r5
    3218:	f002 fa32 	bl	5680 <__aeabi_dsub>
    321c:	0032      	movs	r2, r6
    321e:	003b      	movs	r3, r7
    3220:	f002 fa2e 	bl	5680 <__aeabi_dsub>
    3224:	0002      	movs	r2, r0
    3226:	000b      	movs	r3, r1
    3228:	9802      	ldr	r0, [sp, #8]
    322a:	9903      	ldr	r1, [sp, #12]
    322c:	f002 fa28 	bl	5680 <__aeabi_dsub>
    3230:	e79d      	b.n	316e <__ieee754_log+0x1c2>
    3232:	0022      	movs	r2, r4
    3234:	002b      	movs	r3, r5
    3236:	0030      	movs	r0, r6
    3238:	0039      	movs	r1, r7
    323a:	f002 fa21 	bl	5680 <__aeabi_dsub>
    323e:	9a04      	ldr	r2, [sp, #16]
    3240:	9b05      	ldr	r3, [sp, #20]
    3242:	f001 ffab 	bl	519c <__aeabi_dmul>
    3246:	464b      	mov	r3, r9
    3248:	0004      	movs	r4, r0
    324a:	000d      	movs	r5, r1
    324c:	2b00      	cmp	r3, #0
    324e:	d141      	bne.n	32d4 <__ieee754_log+0x328>
    3250:	0022      	movs	r2, r4
    3252:	002b      	movs	r3, r5
    3254:	0030      	movs	r0, r6
    3256:	0039      	movs	r1, r7
    3258:	f002 fa12 	bl	5680 <__aeabi_dsub>
    325c:	e787      	b.n	316e <__ieee754_log+0x1c2>
    325e:	4a3a      	ldr	r2, [pc, #232]	; (3348 <__ieee754_log+0x39c>)
    3260:	4b3a      	ldr	r3, [pc, #232]	; (334c <__ieee754_log+0x3a0>)
    3262:	9800      	ldr	r0, [sp, #0]
    3264:	9901      	ldr	r1, [sp, #4]
    3266:	f001 ff99 	bl	519c <__aeabi_dmul>
    326a:	4a39      	ldr	r2, [pc, #228]	; (3350 <__ieee754_log+0x3a4>)
    326c:	9004      	str	r0, [sp, #16]
    326e:	9105      	str	r1, [sp, #20]
    3270:	9800      	ldr	r0, [sp, #0]
    3272:	9901      	ldr	r1, [sp, #4]
    3274:	4b37      	ldr	r3, [pc, #220]	; (3354 <__ieee754_log+0x3a8>)
    3276:	f001 ff91 	bl	519c <__aeabi_dmul>
    327a:	0022      	movs	r2, r4
    327c:	002b      	movs	r3, r5
    327e:	f001 f867 	bl	4350 <__aeabi_dadd>
    3282:	0002      	movs	r2, r0
    3284:	000b      	movs	r3, r1
    3286:	9802      	ldr	r0, [sp, #8]
    3288:	9903      	ldr	r1, [sp, #12]
    328a:	f002 f9f9 	bl	5680 <__aeabi_dsub>
    328e:	0032      	movs	r2, r6
    3290:	003b      	movs	r3, r7
    3292:	f002 f9f5 	bl	5680 <__aeabi_dsub>
    3296:	0002      	movs	r2, r0
    3298:	000b      	movs	r3, r1
    329a:	9804      	ldr	r0, [sp, #16]
    329c:	9905      	ldr	r1, [sp, #20]
    329e:	f002 f9ef 	bl	5680 <__aeabi_dsub>
    32a2:	e764      	b.n	316e <__ieee754_log+0x1c2>
    32a4:	4648      	mov	r0, r9
    32a6:	f002 fd4f 	bl	5d48 <__aeabi_i2d>
    32aa:	4a27      	ldr	r2, [pc, #156]	; (3348 <__ieee754_log+0x39c>)
    32ac:	4b27      	ldr	r3, [pc, #156]	; (334c <__ieee754_log+0x3a0>)
    32ae:	0004      	movs	r4, r0
    32b0:	000d      	movs	r5, r1
    32b2:	f001 ff73 	bl	519c <__aeabi_dmul>
    32b6:	4a26      	ldr	r2, [pc, #152]	; (3350 <__ieee754_log+0x3a4>)
    32b8:	0006      	movs	r6, r0
    32ba:	000f      	movs	r7, r1
    32bc:	4b25      	ldr	r3, [pc, #148]	; (3354 <__ieee754_log+0x3a8>)
    32be:	0020      	movs	r0, r4
    32c0:	0029      	movs	r1, r5
    32c2:	f001 ff6b 	bl	519c <__aeabi_dmul>
    32c6:	0002      	movs	r2, r0
    32c8:	000b      	movs	r3, r1
    32ca:	0030      	movs	r0, r6
    32cc:	0039      	movs	r1, r7
    32ce:	f001 f83f 	bl	4350 <__aeabi_dadd>
    32d2:	e74c      	b.n	316e <__ieee754_log+0x1c2>
    32d4:	4a1c      	ldr	r2, [pc, #112]	; (3348 <__ieee754_log+0x39c>)
    32d6:	4b1d      	ldr	r3, [pc, #116]	; (334c <__ieee754_log+0x3a0>)
    32d8:	9800      	ldr	r0, [sp, #0]
    32da:	9901      	ldr	r1, [sp, #4]
    32dc:	e78e      	b.n	31fc <__ieee754_log+0x250>
    32de:	46c0      	nop			; (mov r8, r8)
    32e0:	000fffff 	.word	0x000fffff
    32e4:	43500000 	.word	0x43500000
    32e8:	7fefffff 	.word	0x7fefffff
    32ec:	fffffc01 	.word	0xfffffc01
    32f0:	00095f64 	.word	0x00095f64
    32f4:	3ff00000 	.word	0x3ff00000
    32f8:	fff9eb86 	.word	0xfff9eb86
    32fc:	df3e5244 	.word	0xdf3e5244
    3300:	3fc2f112 	.word	0x3fc2f112
    3304:	96cb03de 	.word	0x96cb03de
    3308:	3fc74664 	.word	0x3fc74664
    330c:	94229359 	.word	0x94229359
    3310:	3fd24924 	.word	0x3fd24924
    3314:	55555593 	.word	0x55555593
    3318:	3fe55555 	.word	0x3fe55555
    331c:	d078c69f 	.word	0xd078c69f
    3320:	3fc39a09 	.word	0x3fc39a09
    3324:	1d8e78af 	.word	0x1d8e78af
    3328:	3fcc71c5 	.word	0x3fcc71c5
    332c:	9997fa04 	.word	0x9997fa04
    3330:	3fd99999 	.word	0x3fd99999
    3334:	0006b851 	.word	0x0006b851
    3338:	3fe00000 	.word	0x3fe00000
    333c:	c3500000 	.word	0xc3500000
    3340:	55555555 	.word	0x55555555
    3344:	3fd55555 	.word	0x3fd55555
    3348:	fee00000 	.word	0xfee00000
    334c:	3fe62e42 	.word	0x3fe62e42
    3350:	35793c76 	.word	0x35793c76
    3354:	3dea39ef 	.word	0x3dea39ef

00003358 <matherr>:
    3358:	2000      	movs	r0, #0
    335a:	4770      	bx	lr

0000335c <nan>:
    335c:	2000      	movs	r0, #0
    335e:	4901      	ldr	r1, [pc, #4]	; (3364 <nan+0x8>)
    3360:	4770      	bx	lr
    3362:	46c0      	nop			; (mov r8, r8)
    3364:	7ff80000 	.word	0x7ff80000

00003368 <__udivsi3>:
    3368:	2200      	movs	r2, #0
    336a:	0843      	lsrs	r3, r0, #1
    336c:	428b      	cmp	r3, r1
    336e:	d374      	bcc.n	345a <__udivsi3+0xf2>
    3370:	0903      	lsrs	r3, r0, #4
    3372:	428b      	cmp	r3, r1
    3374:	d35f      	bcc.n	3436 <__udivsi3+0xce>
    3376:	0a03      	lsrs	r3, r0, #8
    3378:	428b      	cmp	r3, r1
    337a:	d344      	bcc.n	3406 <__udivsi3+0x9e>
    337c:	0b03      	lsrs	r3, r0, #12
    337e:	428b      	cmp	r3, r1
    3380:	d328      	bcc.n	33d4 <__udivsi3+0x6c>
    3382:	0c03      	lsrs	r3, r0, #16
    3384:	428b      	cmp	r3, r1
    3386:	d30d      	bcc.n	33a4 <__udivsi3+0x3c>
    3388:	22ff      	movs	r2, #255	; 0xff
    338a:	0209      	lsls	r1, r1, #8
    338c:	ba12      	rev	r2, r2
    338e:	0c03      	lsrs	r3, r0, #16
    3390:	428b      	cmp	r3, r1
    3392:	d302      	bcc.n	339a <__udivsi3+0x32>
    3394:	1212      	asrs	r2, r2, #8
    3396:	0209      	lsls	r1, r1, #8
    3398:	d065      	beq.n	3466 <__udivsi3+0xfe>
    339a:	0b03      	lsrs	r3, r0, #12
    339c:	428b      	cmp	r3, r1
    339e:	d319      	bcc.n	33d4 <__udivsi3+0x6c>
    33a0:	e000      	b.n	33a4 <__udivsi3+0x3c>
    33a2:	0a09      	lsrs	r1, r1, #8
    33a4:	0bc3      	lsrs	r3, r0, #15
    33a6:	428b      	cmp	r3, r1
    33a8:	d301      	bcc.n	33ae <__udivsi3+0x46>
    33aa:	03cb      	lsls	r3, r1, #15
    33ac:	1ac0      	subs	r0, r0, r3
    33ae:	4152      	adcs	r2, r2
    33b0:	0b83      	lsrs	r3, r0, #14
    33b2:	428b      	cmp	r3, r1
    33b4:	d301      	bcc.n	33ba <__udivsi3+0x52>
    33b6:	038b      	lsls	r3, r1, #14
    33b8:	1ac0      	subs	r0, r0, r3
    33ba:	4152      	adcs	r2, r2
    33bc:	0b43      	lsrs	r3, r0, #13
    33be:	428b      	cmp	r3, r1
    33c0:	d301      	bcc.n	33c6 <__udivsi3+0x5e>
    33c2:	034b      	lsls	r3, r1, #13
    33c4:	1ac0      	subs	r0, r0, r3
    33c6:	4152      	adcs	r2, r2
    33c8:	0b03      	lsrs	r3, r0, #12
    33ca:	428b      	cmp	r3, r1
    33cc:	d301      	bcc.n	33d2 <__udivsi3+0x6a>
    33ce:	030b      	lsls	r3, r1, #12
    33d0:	1ac0      	subs	r0, r0, r3
    33d2:	4152      	adcs	r2, r2
    33d4:	0ac3      	lsrs	r3, r0, #11
    33d6:	428b      	cmp	r3, r1
    33d8:	d301      	bcc.n	33de <__udivsi3+0x76>
    33da:	02cb      	lsls	r3, r1, #11
    33dc:	1ac0      	subs	r0, r0, r3
    33de:	4152      	adcs	r2, r2
    33e0:	0a83      	lsrs	r3, r0, #10
    33e2:	428b      	cmp	r3, r1
    33e4:	d301      	bcc.n	33ea <__udivsi3+0x82>
    33e6:	028b      	lsls	r3, r1, #10
    33e8:	1ac0      	subs	r0, r0, r3
    33ea:	4152      	adcs	r2, r2
    33ec:	0a43      	lsrs	r3, r0, #9
    33ee:	428b      	cmp	r3, r1
    33f0:	d301      	bcc.n	33f6 <__udivsi3+0x8e>
    33f2:	024b      	lsls	r3, r1, #9
    33f4:	1ac0      	subs	r0, r0, r3
    33f6:	4152      	adcs	r2, r2
    33f8:	0a03      	lsrs	r3, r0, #8
    33fa:	428b      	cmp	r3, r1
    33fc:	d301      	bcc.n	3402 <__udivsi3+0x9a>
    33fe:	020b      	lsls	r3, r1, #8
    3400:	1ac0      	subs	r0, r0, r3
    3402:	4152      	adcs	r2, r2
    3404:	d2cd      	bcs.n	33a2 <__udivsi3+0x3a>
    3406:	09c3      	lsrs	r3, r0, #7
    3408:	428b      	cmp	r3, r1
    340a:	d301      	bcc.n	3410 <__udivsi3+0xa8>
    340c:	01cb      	lsls	r3, r1, #7
    340e:	1ac0      	subs	r0, r0, r3
    3410:	4152      	adcs	r2, r2
    3412:	0983      	lsrs	r3, r0, #6
    3414:	428b      	cmp	r3, r1
    3416:	d301      	bcc.n	341c <__udivsi3+0xb4>
    3418:	018b      	lsls	r3, r1, #6
    341a:	1ac0      	subs	r0, r0, r3
    341c:	4152      	adcs	r2, r2
    341e:	0943      	lsrs	r3, r0, #5
    3420:	428b      	cmp	r3, r1
    3422:	d301      	bcc.n	3428 <__udivsi3+0xc0>
    3424:	014b      	lsls	r3, r1, #5
    3426:	1ac0      	subs	r0, r0, r3
    3428:	4152      	adcs	r2, r2
    342a:	0903      	lsrs	r3, r0, #4
    342c:	428b      	cmp	r3, r1
    342e:	d301      	bcc.n	3434 <__udivsi3+0xcc>
    3430:	010b      	lsls	r3, r1, #4
    3432:	1ac0      	subs	r0, r0, r3
    3434:	4152      	adcs	r2, r2
    3436:	08c3      	lsrs	r3, r0, #3
    3438:	428b      	cmp	r3, r1
    343a:	d301      	bcc.n	3440 <__udivsi3+0xd8>
    343c:	00cb      	lsls	r3, r1, #3
    343e:	1ac0      	subs	r0, r0, r3
    3440:	4152      	adcs	r2, r2
    3442:	0883      	lsrs	r3, r0, #2
    3444:	428b      	cmp	r3, r1
    3446:	d301      	bcc.n	344c <__udivsi3+0xe4>
    3448:	008b      	lsls	r3, r1, #2
    344a:	1ac0      	subs	r0, r0, r3
    344c:	4152      	adcs	r2, r2
    344e:	0843      	lsrs	r3, r0, #1
    3450:	428b      	cmp	r3, r1
    3452:	d301      	bcc.n	3458 <__udivsi3+0xf0>
    3454:	004b      	lsls	r3, r1, #1
    3456:	1ac0      	subs	r0, r0, r3
    3458:	4152      	adcs	r2, r2
    345a:	1a41      	subs	r1, r0, r1
    345c:	d200      	bcs.n	3460 <__udivsi3+0xf8>
    345e:	4601      	mov	r1, r0
    3460:	4152      	adcs	r2, r2
    3462:	4610      	mov	r0, r2
    3464:	4770      	bx	lr
    3466:	e7ff      	b.n	3468 <__udivsi3+0x100>
    3468:	b501      	push	{r0, lr}
    346a:	2000      	movs	r0, #0
    346c:	f000 f806 	bl	347c <__aeabi_idiv0>
    3470:	bd02      	pop	{r1, pc}
    3472:	46c0      	nop			; (mov r8, r8)

00003474 <__aeabi_uidivmod>:
    3474:	2900      	cmp	r1, #0
    3476:	d0f7      	beq.n	3468 <__udivsi3+0x100>
    3478:	e776      	b.n	3368 <__udivsi3>
    347a:	4770      	bx	lr

0000347c <__aeabi_idiv0>:
    347c:	4770      	bx	lr
    347e:	46c0      	nop			; (mov r8, r8)

00003480 <__aeabi_cdrcmple>:
    3480:	4684      	mov	ip, r0
    3482:	1c10      	adds	r0, r2, #0
    3484:	4662      	mov	r2, ip
    3486:	468c      	mov	ip, r1
    3488:	1c19      	adds	r1, r3, #0
    348a:	4663      	mov	r3, ip
    348c:	e000      	b.n	3490 <__aeabi_cdcmpeq>
    348e:	46c0      	nop			; (mov r8, r8)

00003490 <__aeabi_cdcmpeq>:
    3490:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    3492:	f001 fe1b 	bl	50cc <__ledf2>
    3496:	2800      	cmp	r0, #0
    3498:	d401      	bmi.n	349e <__aeabi_cdcmpeq+0xe>
    349a:	2100      	movs	r1, #0
    349c:	42c8      	cmn	r0, r1
    349e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000034a0 <__aeabi_dcmpeq>:
    34a0:	b510      	push	{r4, lr}
    34a2:	f001 fd73 	bl	4f8c <__eqdf2>
    34a6:	4240      	negs	r0, r0
    34a8:	3001      	adds	r0, #1
    34aa:	bd10      	pop	{r4, pc}

000034ac <__aeabi_dcmplt>:
    34ac:	b510      	push	{r4, lr}
    34ae:	f001 fe0d 	bl	50cc <__ledf2>
    34b2:	2800      	cmp	r0, #0
    34b4:	db01      	blt.n	34ba <__aeabi_dcmplt+0xe>
    34b6:	2000      	movs	r0, #0
    34b8:	bd10      	pop	{r4, pc}
    34ba:	2001      	movs	r0, #1
    34bc:	bd10      	pop	{r4, pc}
    34be:	46c0      	nop			; (mov r8, r8)

000034c0 <__aeabi_dcmple>:
    34c0:	b510      	push	{r4, lr}
    34c2:	f001 fe03 	bl	50cc <__ledf2>
    34c6:	2800      	cmp	r0, #0
    34c8:	dd01      	ble.n	34ce <__aeabi_dcmple+0xe>
    34ca:	2000      	movs	r0, #0
    34cc:	bd10      	pop	{r4, pc}
    34ce:	2001      	movs	r0, #1
    34d0:	bd10      	pop	{r4, pc}
    34d2:	46c0      	nop			; (mov r8, r8)

000034d4 <__aeabi_dcmpgt>:
    34d4:	b510      	push	{r4, lr}
    34d6:	f001 fd95 	bl	5004 <__gedf2>
    34da:	2800      	cmp	r0, #0
    34dc:	dc01      	bgt.n	34e2 <__aeabi_dcmpgt+0xe>
    34de:	2000      	movs	r0, #0
    34e0:	bd10      	pop	{r4, pc}
    34e2:	2001      	movs	r0, #1
    34e4:	bd10      	pop	{r4, pc}
    34e6:	46c0      	nop			; (mov r8, r8)

000034e8 <__aeabi_dcmpge>:
    34e8:	b510      	push	{r4, lr}
    34ea:	f001 fd8b 	bl	5004 <__gedf2>
    34ee:	2800      	cmp	r0, #0
    34f0:	da01      	bge.n	34f6 <__aeabi_dcmpge+0xe>
    34f2:	2000      	movs	r0, #0
    34f4:	bd10      	pop	{r4, pc}
    34f6:	2001      	movs	r0, #1
    34f8:	bd10      	pop	{r4, pc}
    34fa:	46c0      	nop			; (mov r8, r8)

000034fc <__aeabi_cfrcmple>:
    34fc:	4684      	mov	ip, r0
    34fe:	1c08      	adds	r0, r1, #0
    3500:	4661      	mov	r1, ip
    3502:	e7ff      	b.n	3504 <__aeabi_cfcmpeq>

00003504 <__aeabi_cfcmpeq>:
    3504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    3506:	f000 fb73 	bl	3bf0 <__lesf2>
    350a:	2800      	cmp	r0, #0
    350c:	d401      	bmi.n	3512 <__aeabi_cfcmpeq+0xe>
    350e:	2100      	movs	r1, #0
    3510:	42c8      	cmn	r0, r1
    3512:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00003514 <__aeabi_fcmpeq>:
    3514:	b510      	push	{r4, lr}
    3516:	f000 faf5 	bl	3b04 <__eqsf2>
    351a:	4240      	negs	r0, r0
    351c:	3001      	adds	r0, #1
    351e:	bd10      	pop	{r4, pc}

00003520 <__aeabi_fcmplt>:
    3520:	b510      	push	{r4, lr}
    3522:	f000 fb65 	bl	3bf0 <__lesf2>
    3526:	2800      	cmp	r0, #0
    3528:	db01      	blt.n	352e <__aeabi_fcmplt+0xe>
    352a:	2000      	movs	r0, #0
    352c:	bd10      	pop	{r4, pc}
    352e:	2001      	movs	r0, #1
    3530:	bd10      	pop	{r4, pc}
    3532:	46c0      	nop			; (mov r8, r8)

00003534 <__aeabi_fcmple>:
    3534:	b510      	push	{r4, lr}
    3536:	f000 fb5b 	bl	3bf0 <__lesf2>
    353a:	2800      	cmp	r0, #0
    353c:	dd01      	ble.n	3542 <__aeabi_fcmple+0xe>
    353e:	2000      	movs	r0, #0
    3540:	bd10      	pop	{r4, pc}
    3542:	2001      	movs	r0, #1
    3544:	bd10      	pop	{r4, pc}
    3546:	46c0      	nop			; (mov r8, r8)

00003548 <__aeabi_fcmpgt>:
    3548:	b510      	push	{r4, lr}
    354a:	f000 fb03 	bl	3b54 <__gesf2>
    354e:	2800      	cmp	r0, #0
    3550:	dc01      	bgt.n	3556 <__aeabi_fcmpgt+0xe>
    3552:	2000      	movs	r0, #0
    3554:	bd10      	pop	{r4, pc}
    3556:	2001      	movs	r0, #1
    3558:	bd10      	pop	{r4, pc}
    355a:	46c0      	nop			; (mov r8, r8)

0000355c <__aeabi_fcmpge>:
    355c:	b510      	push	{r4, lr}
    355e:	f000 faf9 	bl	3b54 <__gesf2>
    3562:	2800      	cmp	r0, #0
    3564:	da01      	bge.n	356a <__aeabi_fcmpge+0xe>
    3566:	2000      	movs	r0, #0
    3568:	bd10      	pop	{r4, pc}
    356a:	2001      	movs	r0, #1
    356c:	bd10      	pop	{r4, pc}
    356e:	46c0      	nop			; (mov r8, r8)

00003570 <__clzsi2>:
    3570:	211c      	movs	r1, #28
    3572:	2301      	movs	r3, #1
    3574:	041b      	lsls	r3, r3, #16
    3576:	4298      	cmp	r0, r3
    3578:	d301      	bcc.n	357e <__clzsi2+0xe>
    357a:	0c00      	lsrs	r0, r0, #16
    357c:	3910      	subs	r1, #16
    357e:	0a1b      	lsrs	r3, r3, #8
    3580:	4298      	cmp	r0, r3
    3582:	d301      	bcc.n	3588 <__clzsi2+0x18>
    3584:	0a00      	lsrs	r0, r0, #8
    3586:	3908      	subs	r1, #8
    3588:	091b      	lsrs	r3, r3, #4
    358a:	4298      	cmp	r0, r3
    358c:	d301      	bcc.n	3592 <__clzsi2+0x22>
    358e:	0900      	lsrs	r0, r0, #4
    3590:	3904      	subs	r1, #4
    3592:	a202      	add	r2, pc, #8	; (adr r2, 359c <__clzsi2+0x2c>)
    3594:	5c10      	ldrb	r0, [r2, r0]
    3596:	1840      	adds	r0, r0, r1
    3598:	4770      	bx	lr
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	02020304 	.word	0x02020304
    35a0:	01010101 	.word	0x01010101
	...

000035ac <__aeabi_fadd>:
    35ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    35ae:	4647      	mov	r7, r8
    35b0:	46ce      	mov	lr, r9
    35b2:	0243      	lsls	r3, r0, #9
    35b4:	0a5b      	lsrs	r3, r3, #9
    35b6:	0044      	lsls	r4, r0, #1
    35b8:	0fc2      	lsrs	r2, r0, #31
    35ba:	469c      	mov	ip, r3
    35bc:	0048      	lsls	r0, r1, #1
    35be:	00dd      	lsls	r5, r3, #3
    35c0:	024b      	lsls	r3, r1, #9
    35c2:	0e24      	lsrs	r4, r4, #24
    35c4:	0a5b      	lsrs	r3, r3, #9
    35c6:	0e00      	lsrs	r0, r0, #24
    35c8:	b580      	push	{r7, lr}
    35ca:	4698      	mov	r8, r3
    35cc:	0026      	movs	r6, r4
    35ce:	4691      	mov	r9, r2
    35d0:	0fc9      	lsrs	r1, r1, #31
    35d2:	00db      	lsls	r3, r3, #3
    35d4:	1a27      	subs	r7, r4, r0
    35d6:	428a      	cmp	r2, r1
    35d8:	d029      	beq.n	362e <__aeabi_fadd+0x82>
    35da:	2f00      	cmp	r7, #0
    35dc:	dd15      	ble.n	360a <__aeabi_fadd+0x5e>
    35de:	2800      	cmp	r0, #0
    35e0:	d14a      	bne.n	3678 <__aeabi_fadd+0xcc>
    35e2:	2b00      	cmp	r3, #0
    35e4:	d000      	beq.n	35e8 <__aeabi_fadd+0x3c>
    35e6:	e095      	b.n	3714 <__aeabi_fadd+0x168>
    35e8:	08ed      	lsrs	r5, r5, #3
    35ea:	2cff      	cmp	r4, #255	; 0xff
    35ec:	d100      	bne.n	35f0 <__aeabi_fadd+0x44>
    35ee:	e088      	b.n	3702 <__aeabi_fadd+0x156>
    35f0:	026b      	lsls	r3, r5, #9
    35f2:	0a5b      	lsrs	r3, r3, #9
    35f4:	b2e6      	uxtb	r6, r4
    35f6:	025b      	lsls	r3, r3, #9
    35f8:	05f6      	lsls	r6, r6, #23
    35fa:	0a58      	lsrs	r0, r3, #9
    35fc:	4330      	orrs	r0, r6
    35fe:	07d2      	lsls	r2, r2, #31
    3600:	4310      	orrs	r0, r2
    3602:	bc0c      	pop	{r2, r3}
    3604:	4690      	mov	r8, r2
    3606:	4699      	mov	r9, r3
    3608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    360a:	2f00      	cmp	r7, #0
    360c:	d000      	beq.n	3610 <__aeabi_fadd+0x64>
    360e:	e087      	b.n	3720 <__aeabi_fadd+0x174>
    3610:	1c60      	adds	r0, r4, #1
    3612:	b2c0      	uxtb	r0, r0
    3614:	2801      	cmp	r0, #1
    3616:	dc00      	bgt.n	361a <__aeabi_fadd+0x6e>
    3618:	e0b6      	b.n	3788 <__aeabi_fadd+0x1dc>
    361a:	1aee      	subs	r6, r5, r3
    361c:	0172      	lsls	r2, r6, #5
    361e:	d500      	bpl.n	3622 <__aeabi_fadd+0x76>
    3620:	e0c5      	b.n	37ae <__aeabi_fadd+0x202>
    3622:	2e00      	cmp	r6, #0
    3624:	d13d      	bne.n	36a2 <__aeabi_fadd+0xf6>
    3626:	2200      	movs	r2, #0
    3628:	2600      	movs	r6, #0
    362a:	2300      	movs	r3, #0
    362c:	e7e3      	b.n	35f6 <__aeabi_fadd+0x4a>
    362e:	2f00      	cmp	r7, #0
    3630:	dc00      	bgt.n	3634 <__aeabi_fadd+0x88>
    3632:	e096      	b.n	3762 <__aeabi_fadd+0x1b6>
    3634:	2800      	cmp	r0, #0
    3636:	d05d      	beq.n	36f4 <__aeabi_fadd+0x148>
    3638:	2cff      	cmp	r4, #255	; 0xff
    363a:	d060      	beq.n	36fe <__aeabi_fadd+0x152>
    363c:	2280      	movs	r2, #128	; 0x80
    363e:	04d2      	lsls	r2, r2, #19
    3640:	4313      	orrs	r3, r2
    3642:	2f1b      	cmp	r7, #27
    3644:	dd00      	ble.n	3648 <__aeabi_fadd+0x9c>
    3646:	e0ec      	b.n	3822 <__aeabi_fadd+0x276>
    3648:	2220      	movs	r2, #32
    364a:	1bd2      	subs	r2, r2, r7
    364c:	0018      	movs	r0, r3
    364e:	4093      	lsls	r3, r2
    3650:	40f8      	lsrs	r0, r7
    3652:	1e5a      	subs	r2, r3, #1
    3654:	4193      	sbcs	r3, r2
    3656:	4303      	orrs	r3, r0
    3658:	18ed      	adds	r5, r5, r3
    365a:	016b      	lsls	r3, r5, #5
    365c:	d57b      	bpl.n	3756 <__aeabi_fadd+0x1aa>
    365e:	3401      	adds	r4, #1
    3660:	2cff      	cmp	r4, #255	; 0xff
    3662:	d100      	bne.n	3666 <__aeabi_fadd+0xba>
    3664:	e0b7      	b.n	37d6 <__aeabi_fadd+0x22a>
    3666:	2201      	movs	r2, #1
    3668:	2607      	movs	r6, #7
    366a:	402a      	ands	r2, r5
    366c:	086b      	lsrs	r3, r5, #1
    366e:	4d9a      	ldr	r5, [pc, #616]	; (38d8 <__aeabi_fadd+0x32c>)
    3670:	401d      	ands	r5, r3
    3672:	4315      	orrs	r5, r2
    3674:	402e      	ands	r6, r5
    3676:	e029      	b.n	36cc <__aeabi_fadd+0x120>
    3678:	2cff      	cmp	r4, #255	; 0xff
    367a:	d0b5      	beq.n	35e8 <__aeabi_fadd+0x3c>
    367c:	2280      	movs	r2, #128	; 0x80
    367e:	04d2      	lsls	r2, r2, #19
    3680:	4313      	orrs	r3, r2
    3682:	2f1b      	cmp	r7, #27
    3684:	dd00      	ble.n	3688 <__aeabi_fadd+0xdc>
    3686:	e0b2      	b.n	37ee <__aeabi_fadd+0x242>
    3688:	2220      	movs	r2, #32
    368a:	1bd2      	subs	r2, r2, r7
    368c:	0019      	movs	r1, r3
    368e:	4093      	lsls	r3, r2
    3690:	40f9      	lsrs	r1, r7
    3692:	1e5a      	subs	r2, r3, #1
    3694:	4193      	sbcs	r3, r2
    3696:	430b      	orrs	r3, r1
    3698:	1aed      	subs	r5, r5, r3
    369a:	016b      	lsls	r3, r5, #5
    369c:	d55b      	bpl.n	3756 <__aeabi_fadd+0x1aa>
    369e:	01ad      	lsls	r5, r5, #6
    36a0:	09ae      	lsrs	r6, r5, #6
    36a2:	0030      	movs	r0, r6
    36a4:	f7ff ff64 	bl	3570 <__clzsi2>
    36a8:	3805      	subs	r0, #5
    36aa:	4086      	lsls	r6, r0
    36ac:	4284      	cmp	r4, r0
    36ae:	dc65      	bgt.n	377c <__aeabi_fadd+0x1d0>
    36b0:	1b04      	subs	r4, r0, r4
    36b2:	0033      	movs	r3, r6
    36b4:	2020      	movs	r0, #32
    36b6:	3401      	adds	r4, #1
    36b8:	40e3      	lsrs	r3, r4
    36ba:	1b04      	subs	r4, r0, r4
    36bc:	40a6      	lsls	r6, r4
    36be:	1e75      	subs	r5, r6, #1
    36c0:	41ae      	sbcs	r6, r5
    36c2:	4333      	orrs	r3, r6
    36c4:	2607      	movs	r6, #7
    36c6:	001d      	movs	r5, r3
    36c8:	2400      	movs	r4, #0
    36ca:	401e      	ands	r6, r3
    36cc:	2201      	movs	r2, #1
    36ce:	464b      	mov	r3, r9
    36d0:	401a      	ands	r2, r3
    36d2:	2e00      	cmp	r6, #0
    36d4:	d004      	beq.n	36e0 <__aeabi_fadd+0x134>
    36d6:	230f      	movs	r3, #15
    36d8:	402b      	ands	r3, r5
    36da:	2b04      	cmp	r3, #4
    36dc:	d000      	beq.n	36e0 <__aeabi_fadd+0x134>
    36de:	3504      	adds	r5, #4
    36e0:	016b      	lsls	r3, r5, #5
    36e2:	d400      	bmi.n	36e6 <__aeabi_fadd+0x13a>
    36e4:	e780      	b.n	35e8 <__aeabi_fadd+0x3c>
    36e6:	3401      	adds	r4, #1
    36e8:	b2e6      	uxtb	r6, r4
    36ea:	2cff      	cmp	r4, #255	; 0xff
    36ec:	d12f      	bne.n	374e <__aeabi_fadd+0x1a2>
    36ee:	26ff      	movs	r6, #255	; 0xff
    36f0:	2300      	movs	r3, #0
    36f2:	e780      	b.n	35f6 <__aeabi_fadd+0x4a>
    36f4:	2b00      	cmp	r3, #0
    36f6:	d152      	bne.n	379e <__aeabi_fadd+0x1f2>
    36f8:	2cff      	cmp	r4, #255	; 0xff
    36fa:	d000      	beq.n	36fe <__aeabi_fadd+0x152>
    36fc:	e774      	b.n	35e8 <__aeabi_fadd+0x3c>
    36fe:	000a      	movs	r2, r1
    3700:	08ed      	lsrs	r5, r5, #3
    3702:	2d00      	cmp	r5, #0
    3704:	d0f3      	beq.n	36ee <__aeabi_fadd+0x142>
    3706:	2380      	movs	r3, #128	; 0x80
    3708:	03db      	lsls	r3, r3, #15
    370a:	432b      	orrs	r3, r5
    370c:	025b      	lsls	r3, r3, #9
    370e:	0a5b      	lsrs	r3, r3, #9
    3710:	26ff      	movs	r6, #255	; 0xff
    3712:	e770      	b.n	35f6 <__aeabi_fadd+0x4a>
    3714:	3f01      	subs	r7, #1
    3716:	2f00      	cmp	r7, #0
    3718:	d0be      	beq.n	3698 <__aeabi_fadd+0xec>
    371a:	2cff      	cmp	r4, #255	; 0xff
    371c:	d1b1      	bne.n	3682 <__aeabi_fadd+0xd6>
    371e:	e763      	b.n	35e8 <__aeabi_fadd+0x3c>
    3720:	2c00      	cmp	r4, #0
    3722:	d047      	beq.n	37b4 <__aeabi_fadd+0x208>
    3724:	28ff      	cmp	r0, #255	; 0xff
    3726:	d069      	beq.n	37fc <__aeabi_fadd+0x250>
    3728:	2480      	movs	r4, #128	; 0x80
    372a:	04e4      	lsls	r4, r4, #19
    372c:	427a      	negs	r2, r7
    372e:	4325      	orrs	r5, r4
    3730:	2a1b      	cmp	r2, #27
    3732:	dd00      	ble.n	3736 <__aeabi_fadd+0x18a>
    3734:	e0c5      	b.n	38c2 <__aeabi_fadd+0x316>
    3736:	002c      	movs	r4, r5
    3738:	2620      	movs	r6, #32
    373a:	40d4      	lsrs	r4, r2
    373c:	1ab2      	subs	r2, r6, r2
    373e:	4095      	lsls	r5, r2
    3740:	1e6a      	subs	r2, r5, #1
    3742:	4195      	sbcs	r5, r2
    3744:	4325      	orrs	r5, r4
    3746:	1b5d      	subs	r5, r3, r5
    3748:	0004      	movs	r4, r0
    374a:	4689      	mov	r9, r1
    374c:	e7a5      	b.n	369a <__aeabi_fadd+0xee>
    374e:	01ab      	lsls	r3, r5, #6
    3750:	0a5b      	lsrs	r3, r3, #9
    3752:	e750      	b.n	35f6 <__aeabi_fadd+0x4a>
    3754:	2400      	movs	r4, #0
    3756:	2201      	movs	r2, #1
    3758:	464b      	mov	r3, r9
    375a:	401a      	ands	r2, r3
    375c:	076b      	lsls	r3, r5, #29
    375e:	d1ba      	bne.n	36d6 <__aeabi_fadd+0x12a>
    3760:	e742      	b.n	35e8 <__aeabi_fadd+0x3c>
    3762:	2f00      	cmp	r7, #0
    3764:	d13b      	bne.n	37de <__aeabi_fadd+0x232>
    3766:	3401      	adds	r4, #1
    3768:	b2e0      	uxtb	r0, r4
    376a:	2801      	cmp	r0, #1
    376c:	dd4a      	ble.n	3804 <__aeabi_fadd+0x258>
    376e:	2cff      	cmp	r4, #255	; 0xff
    3770:	d0bd      	beq.n	36ee <__aeabi_fadd+0x142>
    3772:	2607      	movs	r6, #7
    3774:	18ed      	adds	r5, r5, r3
    3776:	086d      	lsrs	r5, r5, #1
    3778:	402e      	ands	r6, r5
    377a:	e7a7      	b.n	36cc <__aeabi_fadd+0x120>
    377c:	2307      	movs	r3, #7
    377e:	4d57      	ldr	r5, [pc, #348]	; (38dc <__aeabi_fadd+0x330>)
    3780:	1a24      	subs	r4, r4, r0
    3782:	4035      	ands	r5, r6
    3784:	401e      	ands	r6, r3
    3786:	e7a1      	b.n	36cc <__aeabi_fadd+0x120>
    3788:	2c00      	cmp	r4, #0
    378a:	d11b      	bne.n	37c4 <__aeabi_fadd+0x218>
    378c:	2d00      	cmp	r5, #0
    378e:	d16e      	bne.n	386e <__aeabi_fadd+0x2c2>
    3790:	2b00      	cmp	r3, #0
    3792:	d100      	bne.n	3796 <__aeabi_fadd+0x1ea>
    3794:	e09a      	b.n	38cc <__aeabi_fadd+0x320>
    3796:	000a      	movs	r2, r1
    3798:	001d      	movs	r5, r3
    379a:	003c      	movs	r4, r7
    379c:	e724      	b.n	35e8 <__aeabi_fadd+0x3c>
    379e:	3f01      	subs	r7, #1
    37a0:	2f00      	cmp	r7, #0
    37a2:	d100      	bne.n	37a6 <__aeabi_fadd+0x1fa>
    37a4:	e758      	b.n	3658 <__aeabi_fadd+0xac>
    37a6:	2cff      	cmp	r4, #255	; 0xff
    37a8:	d000      	beq.n	37ac <__aeabi_fadd+0x200>
    37aa:	e74a      	b.n	3642 <__aeabi_fadd+0x96>
    37ac:	e7a7      	b.n	36fe <__aeabi_fadd+0x152>
    37ae:	1b5e      	subs	r6, r3, r5
    37b0:	4689      	mov	r9, r1
    37b2:	e776      	b.n	36a2 <__aeabi_fadd+0xf6>
    37b4:	2d00      	cmp	r5, #0
    37b6:	d11c      	bne.n	37f2 <__aeabi_fadd+0x246>
    37b8:	000a      	movs	r2, r1
    37ba:	28ff      	cmp	r0, #255	; 0xff
    37bc:	d01f      	beq.n	37fe <__aeabi_fadd+0x252>
    37be:	0004      	movs	r4, r0
    37c0:	001d      	movs	r5, r3
    37c2:	e711      	b.n	35e8 <__aeabi_fadd+0x3c>
    37c4:	2d00      	cmp	r5, #0
    37c6:	d15d      	bne.n	3884 <__aeabi_fadd+0x2d8>
    37c8:	2b00      	cmp	r3, #0
    37ca:	d117      	bne.n	37fc <__aeabi_fadd+0x250>
    37cc:	2380      	movs	r3, #128	; 0x80
    37ce:	2200      	movs	r2, #0
    37d0:	03db      	lsls	r3, r3, #15
    37d2:	26ff      	movs	r6, #255	; 0xff
    37d4:	e70f      	b.n	35f6 <__aeabi_fadd+0x4a>
    37d6:	000a      	movs	r2, r1
    37d8:	26ff      	movs	r6, #255	; 0xff
    37da:	2300      	movs	r3, #0
    37dc:	e70b      	b.n	35f6 <__aeabi_fadd+0x4a>
    37de:	2c00      	cmp	r4, #0
    37e0:	d121      	bne.n	3826 <__aeabi_fadd+0x27a>
    37e2:	2d00      	cmp	r5, #0
    37e4:	d166      	bne.n	38b4 <__aeabi_fadd+0x308>
    37e6:	28ff      	cmp	r0, #255	; 0xff
    37e8:	d1e9      	bne.n	37be <__aeabi_fadd+0x212>
    37ea:	001d      	movs	r5, r3
    37ec:	e787      	b.n	36fe <__aeabi_fadd+0x152>
    37ee:	2301      	movs	r3, #1
    37f0:	e752      	b.n	3698 <__aeabi_fadd+0xec>
    37f2:	1c7a      	adds	r2, r7, #1
    37f4:	d0a7      	beq.n	3746 <__aeabi_fadd+0x19a>
    37f6:	43fa      	mvns	r2, r7
    37f8:	28ff      	cmp	r0, #255	; 0xff
    37fa:	d199      	bne.n	3730 <__aeabi_fadd+0x184>
    37fc:	000a      	movs	r2, r1
    37fe:	001d      	movs	r5, r3
    3800:	24ff      	movs	r4, #255	; 0xff
    3802:	e6f1      	b.n	35e8 <__aeabi_fadd+0x3c>
    3804:	2e00      	cmp	r6, #0
    3806:	d121      	bne.n	384c <__aeabi_fadd+0x2a0>
    3808:	2d00      	cmp	r5, #0
    380a:	d04f      	beq.n	38ac <__aeabi_fadd+0x300>
    380c:	2b00      	cmp	r3, #0
    380e:	d04c      	beq.n	38aa <__aeabi_fadd+0x2fe>
    3810:	18ed      	adds	r5, r5, r3
    3812:	016b      	lsls	r3, r5, #5
    3814:	d59e      	bpl.n	3754 <__aeabi_fadd+0x1a8>
    3816:	4b31      	ldr	r3, [pc, #196]	; (38dc <__aeabi_fadd+0x330>)
    3818:	3607      	adds	r6, #7
    381a:	402e      	ands	r6, r5
    381c:	2401      	movs	r4, #1
    381e:	401d      	ands	r5, r3
    3820:	e754      	b.n	36cc <__aeabi_fadd+0x120>
    3822:	2301      	movs	r3, #1
    3824:	e718      	b.n	3658 <__aeabi_fadd+0xac>
    3826:	28ff      	cmp	r0, #255	; 0xff
    3828:	d0df      	beq.n	37ea <__aeabi_fadd+0x23e>
    382a:	2480      	movs	r4, #128	; 0x80
    382c:	04e4      	lsls	r4, r4, #19
    382e:	427f      	negs	r7, r7
    3830:	4325      	orrs	r5, r4
    3832:	2f1b      	cmp	r7, #27
    3834:	dc4d      	bgt.n	38d2 <__aeabi_fadd+0x326>
    3836:	2620      	movs	r6, #32
    3838:	1bf6      	subs	r6, r6, r7
    383a:	002c      	movs	r4, r5
    383c:	40b5      	lsls	r5, r6
    383e:	40fc      	lsrs	r4, r7
    3840:	1e6a      	subs	r2, r5, #1
    3842:	4195      	sbcs	r5, r2
    3844:	4325      	orrs	r5, r4
    3846:	18ed      	adds	r5, r5, r3
    3848:	0004      	movs	r4, r0
    384a:	e706      	b.n	365a <__aeabi_fadd+0xae>
    384c:	2d00      	cmp	r5, #0
    384e:	d0cc      	beq.n	37ea <__aeabi_fadd+0x23e>
    3850:	2b00      	cmp	r3, #0
    3852:	d100      	bne.n	3856 <__aeabi_fadd+0x2aa>
    3854:	e753      	b.n	36fe <__aeabi_fadd+0x152>
    3856:	2180      	movs	r1, #128	; 0x80
    3858:	4660      	mov	r0, ip
    385a:	03c9      	lsls	r1, r1, #15
    385c:	4208      	tst	r0, r1
    385e:	d003      	beq.n	3868 <__aeabi_fadd+0x2bc>
    3860:	4640      	mov	r0, r8
    3862:	4208      	tst	r0, r1
    3864:	d100      	bne.n	3868 <__aeabi_fadd+0x2bc>
    3866:	001d      	movs	r5, r3
    3868:	2101      	movs	r1, #1
    386a:	4011      	ands	r1, r2
    386c:	e747      	b.n	36fe <__aeabi_fadd+0x152>
    386e:	2b00      	cmp	r3, #0
    3870:	d100      	bne.n	3874 <__aeabi_fadd+0x2c8>
    3872:	e6b9      	b.n	35e8 <__aeabi_fadd+0x3c>
    3874:	1aea      	subs	r2, r5, r3
    3876:	0150      	lsls	r0, r2, #5
    3878:	d525      	bpl.n	38c6 <__aeabi_fadd+0x31a>
    387a:	2607      	movs	r6, #7
    387c:	1b5d      	subs	r5, r3, r5
    387e:	402e      	ands	r6, r5
    3880:	4689      	mov	r9, r1
    3882:	e723      	b.n	36cc <__aeabi_fadd+0x120>
    3884:	24ff      	movs	r4, #255	; 0xff
    3886:	2b00      	cmp	r3, #0
    3888:	d100      	bne.n	388c <__aeabi_fadd+0x2e0>
    388a:	e6ad      	b.n	35e8 <__aeabi_fadd+0x3c>
    388c:	2280      	movs	r2, #128	; 0x80
    388e:	4660      	mov	r0, ip
    3890:	03d2      	lsls	r2, r2, #15
    3892:	4210      	tst	r0, r2
    3894:	d004      	beq.n	38a0 <__aeabi_fadd+0x2f4>
    3896:	4640      	mov	r0, r8
    3898:	4210      	tst	r0, r2
    389a:	d101      	bne.n	38a0 <__aeabi_fadd+0x2f4>
    389c:	001d      	movs	r5, r3
    389e:	4689      	mov	r9, r1
    38a0:	2201      	movs	r2, #1
    38a2:	464b      	mov	r3, r9
    38a4:	24ff      	movs	r4, #255	; 0xff
    38a6:	401a      	ands	r2, r3
    38a8:	e69e      	b.n	35e8 <__aeabi_fadd+0x3c>
    38aa:	002b      	movs	r3, r5
    38ac:	08dd      	lsrs	r5, r3, #3
    38ae:	000a      	movs	r2, r1
    38b0:	2400      	movs	r4, #0
    38b2:	e69d      	b.n	35f0 <__aeabi_fadd+0x44>
    38b4:	1c7a      	adds	r2, r7, #1
    38b6:	d0c6      	beq.n	3846 <__aeabi_fadd+0x29a>
    38b8:	43ff      	mvns	r7, r7
    38ba:	28ff      	cmp	r0, #255	; 0xff
    38bc:	d1b9      	bne.n	3832 <__aeabi_fadd+0x286>
    38be:	001d      	movs	r5, r3
    38c0:	e71d      	b.n	36fe <__aeabi_fadd+0x152>
    38c2:	2501      	movs	r5, #1
    38c4:	e73f      	b.n	3746 <__aeabi_fadd+0x19a>
    38c6:	1e15      	subs	r5, r2, #0
    38c8:	d000      	beq.n	38cc <__aeabi_fadd+0x320>
    38ca:	e744      	b.n	3756 <__aeabi_fadd+0x1aa>
    38cc:	2200      	movs	r2, #0
    38ce:	2300      	movs	r3, #0
    38d0:	e691      	b.n	35f6 <__aeabi_fadd+0x4a>
    38d2:	2501      	movs	r5, #1
    38d4:	e7b7      	b.n	3846 <__aeabi_fadd+0x29a>
    38d6:	46c0      	nop			; (mov r8, r8)
    38d8:	7dffffff 	.word	0x7dffffff
    38dc:	fbffffff 	.word	0xfbffffff

000038e0 <__aeabi_fdiv>:
    38e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    38e2:	4657      	mov	r7, sl
    38e4:	464e      	mov	r6, r9
    38e6:	4645      	mov	r5, r8
    38e8:	46de      	mov	lr, fp
    38ea:	0244      	lsls	r4, r0, #9
    38ec:	b5e0      	push	{r5, r6, r7, lr}
    38ee:	0046      	lsls	r6, r0, #1
    38f0:	4688      	mov	r8, r1
    38f2:	0a64      	lsrs	r4, r4, #9
    38f4:	0e36      	lsrs	r6, r6, #24
    38f6:	0fc7      	lsrs	r7, r0, #31
    38f8:	2e00      	cmp	r6, #0
    38fa:	d063      	beq.n	39c4 <__aeabi_fdiv+0xe4>
    38fc:	2eff      	cmp	r6, #255	; 0xff
    38fe:	d024      	beq.n	394a <__aeabi_fdiv+0x6a>
    3900:	2380      	movs	r3, #128	; 0x80
    3902:	00e4      	lsls	r4, r4, #3
    3904:	04db      	lsls	r3, r3, #19
    3906:	431c      	orrs	r4, r3
    3908:	2300      	movs	r3, #0
    390a:	4699      	mov	r9, r3
    390c:	469b      	mov	fp, r3
    390e:	3e7f      	subs	r6, #127	; 0x7f
    3910:	4643      	mov	r3, r8
    3912:	4642      	mov	r2, r8
    3914:	025d      	lsls	r5, r3, #9
    3916:	0fd2      	lsrs	r2, r2, #31
    3918:	005b      	lsls	r3, r3, #1
    391a:	0a6d      	lsrs	r5, r5, #9
    391c:	0e1b      	lsrs	r3, r3, #24
    391e:	4690      	mov	r8, r2
    3920:	4692      	mov	sl, r2
    3922:	d065      	beq.n	39f0 <__aeabi_fdiv+0x110>
    3924:	2bff      	cmp	r3, #255	; 0xff
    3926:	d055      	beq.n	39d4 <__aeabi_fdiv+0xf4>
    3928:	2280      	movs	r2, #128	; 0x80
    392a:	2100      	movs	r1, #0
    392c:	00ed      	lsls	r5, r5, #3
    392e:	04d2      	lsls	r2, r2, #19
    3930:	3b7f      	subs	r3, #127	; 0x7f
    3932:	4315      	orrs	r5, r2
    3934:	1af6      	subs	r6, r6, r3
    3936:	4643      	mov	r3, r8
    3938:	464a      	mov	r2, r9
    393a:	407b      	eors	r3, r7
    393c:	2a0f      	cmp	r2, #15
    393e:	d900      	bls.n	3942 <__aeabi_fdiv+0x62>
    3940:	e08d      	b.n	3a5e <__aeabi_fdiv+0x17e>
    3942:	486d      	ldr	r0, [pc, #436]	; (3af8 <__aeabi_fdiv+0x218>)
    3944:	0092      	lsls	r2, r2, #2
    3946:	5882      	ldr	r2, [r0, r2]
    3948:	4697      	mov	pc, r2
    394a:	2c00      	cmp	r4, #0
    394c:	d154      	bne.n	39f8 <__aeabi_fdiv+0x118>
    394e:	2308      	movs	r3, #8
    3950:	4699      	mov	r9, r3
    3952:	3b06      	subs	r3, #6
    3954:	26ff      	movs	r6, #255	; 0xff
    3956:	469b      	mov	fp, r3
    3958:	e7da      	b.n	3910 <__aeabi_fdiv+0x30>
    395a:	2500      	movs	r5, #0
    395c:	4653      	mov	r3, sl
    395e:	2902      	cmp	r1, #2
    3960:	d01b      	beq.n	399a <__aeabi_fdiv+0xba>
    3962:	2903      	cmp	r1, #3
    3964:	d100      	bne.n	3968 <__aeabi_fdiv+0x88>
    3966:	e0bf      	b.n	3ae8 <__aeabi_fdiv+0x208>
    3968:	2901      	cmp	r1, #1
    396a:	d028      	beq.n	39be <__aeabi_fdiv+0xde>
    396c:	0030      	movs	r0, r6
    396e:	307f      	adds	r0, #127	; 0x7f
    3970:	2800      	cmp	r0, #0
    3972:	dd20      	ble.n	39b6 <__aeabi_fdiv+0xd6>
    3974:	076a      	lsls	r2, r5, #29
    3976:	d004      	beq.n	3982 <__aeabi_fdiv+0xa2>
    3978:	220f      	movs	r2, #15
    397a:	402a      	ands	r2, r5
    397c:	2a04      	cmp	r2, #4
    397e:	d000      	beq.n	3982 <__aeabi_fdiv+0xa2>
    3980:	3504      	adds	r5, #4
    3982:	012a      	lsls	r2, r5, #4
    3984:	d503      	bpl.n	398e <__aeabi_fdiv+0xae>
    3986:	0030      	movs	r0, r6
    3988:	4a5c      	ldr	r2, [pc, #368]	; (3afc <__aeabi_fdiv+0x21c>)
    398a:	3080      	adds	r0, #128	; 0x80
    398c:	4015      	ands	r5, r2
    398e:	28fe      	cmp	r0, #254	; 0xfe
    3990:	dc03      	bgt.n	399a <__aeabi_fdiv+0xba>
    3992:	01ac      	lsls	r4, r5, #6
    3994:	0a64      	lsrs	r4, r4, #9
    3996:	b2c2      	uxtb	r2, r0
    3998:	e001      	b.n	399e <__aeabi_fdiv+0xbe>
    399a:	22ff      	movs	r2, #255	; 0xff
    399c:	2400      	movs	r4, #0
    399e:	0264      	lsls	r4, r4, #9
    39a0:	05d2      	lsls	r2, r2, #23
    39a2:	0a60      	lsrs	r0, r4, #9
    39a4:	07db      	lsls	r3, r3, #31
    39a6:	4310      	orrs	r0, r2
    39a8:	4318      	orrs	r0, r3
    39aa:	bc3c      	pop	{r2, r3, r4, r5}
    39ac:	4690      	mov	r8, r2
    39ae:	4699      	mov	r9, r3
    39b0:	46a2      	mov	sl, r4
    39b2:	46ab      	mov	fp, r5
    39b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    39b6:	2201      	movs	r2, #1
    39b8:	1a10      	subs	r0, r2, r0
    39ba:	281b      	cmp	r0, #27
    39bc:	dd7c      	ble.n	3ab8 <__aeabi_fdiv+0x1d8>
    39be:	2200      	movs	r2, #0
    39c0:	2400      	movs	r4, #0
    39c2:	e7ec      	b.n	399e <__aeabi_fdiv+0xbe>
    39c4:	2c00      	cmp	r4, #0
    39c6:	d11d      	bne.n	3a04 <__aeabi_fdiv+0x124>
    39c8:	2304      	movs	r3, #4
    39ca:	4699      	mov	r9, r3
    39cc:	3b03      	subs	r3, #3
    39ce:	2600      	movs	r6, #0
    39d0:	469b      	mov	fp, r3
    39d2:	e79d      	b.n	3910 <__aeabi_fdiv+0x30>
    39d4:	3eff      	subs	r6, #255	; 0xff
    39d6:	2d00      	cmp	r5, #0
    39d8:	d120      	bne.n	3a1c <__aeabi_fdiv+0x13c>
    39da:	2102      	movs	r1, #2
    39dc:	4643      	mov	r3, r8
    39de:	464a      	mov	r2, r9
    39e0:	407b      	eors	r3, r7
    39e2:	430a      	orrs	r2, r1
    39e4:	2a0f      	cmp	r2, #15
    39e6:	d8d8      	bhi.n	399a <__aeabi_fdiv+0xba>
    39e8:	4845      	ldr	r0, [pc, #276]	; (3b00 <__aeabi_fdiv+0x220>)
    39ea:	0092      	lsls	r2, r2, #2
    39ec:	5882      	ldr	r2, [r0, r2]
    39ee:	4697      	mov	pc, r2
    39f0:	2d00      	cmp	r5, #0
    39f2:	d119      	bne.n	3a28 <__aeabi_fdiv+0x148>
    39f4:	2101      	movs	r1, #1
    39f6:	e7f1      	b.n	39dc <__aeabi_fdiv+0xfc>
    39f8:	230c      	movs	r3, #12
    39fa:	4699      	mov	r9, r3
    39fc:	3b09      	subs	r3, #9
    39fe:	26ff      	movs	r6, #255	; 0xff
    3a00:	469b      	mov	fp, r3
    3a02:	e785      	b.n	3910 <__aeabi_fdiv+0x30>
    3a04:	0020      	movs	r0, r4
    3a06:	f7ff fdb3 	bl	3570 <__clzsi2>
    3a0a:	2676      	movs	r6, #118	; 0x76
    3a0c:	1f43      	subs	r3, r0, #5
    3a0e:	409c      	lsls	r4, r3
    3a10:	2300      	movs	r3, #0
    3a12:	4276      	negs	r6, r6
    3a14:	1a36      	subs	r6, r6, r0
    3a16:	4699      	mov	r9, r3
    3a18:	469b      	mov	fp, r3
    3a1a:	e779      	b.n	3910 <__aeabi_fdiv+0x30>
    3a1c:	464a      	mov	r2, r9
    3a1e:	2303      	movs	r3, #3
    3a20:	431a      	orrs	r2, r3
    3a22:	4691      	mov	r9, r2
    3a24:	2103      	movs	r1, #3
    3a26:	e786      	b.n	3936 <__aeabi_fdiv+0x56>
    3a28:	0028      	movs	r0, r5
    3a2a:	f7ff fda1 	bl	3570 <__clzsi2>
    3a2e:	1f43      	subs	r3, r0, #5
    3a30:	1836      	adds	r6, r6, r0
    3a32:	409d      	lsls	r5, r3
    3a34:	3676      	adds	r6, #118	; 0x76
    3a36:	2100      	movs	r1, #0
    3a38:	e77d      	b.n	3936 <__aeabi_fdiv+0x56>
    3a3a:	2480      	movs	r4, #128	; 0x80
    3a3c:	2300      	movs	r3, #0
    3a3e:	03e4      	lsls	r4, r4, #15
    3a40:	22ff      	movs	r2, #255	; 0xff
    3a42:	e7ac      	b.n	399e <__aeabi_fdiv+0xbe>
    3a44:	2500      	movs	r5, #0
    3a46:	2380      	movs	r3, #128	; 0x80
    3a48:	03db      	lsls	r3, r3, #15
    3a4a:	421c      	tst	r4, r3
    3a4c:	d028      	beq.n	3aa0 <__aeabi_fdiv+0x1c0>
    3a4e:	421d      	tst	r5, r3
    3a50:	d126      	bne.n	3aa0 <__aeabi_fdiv+0x1c0>
    3a52:	432b      	orrs	r3, r5
    3a54:	025c      	lsls	r4, r3, #9
    3a56:	0a64      	lsrs	r4, r4, #9
    3a58:	4643      	mov	r3, r8
    3a5a:	22ff      	movs	r2, #255	; 0xff
    3a5c:	e79f      	b.n	399e <__aeabi_fdiv+0xbe>
    3a5e:	0162      	lsls	r2, r4, #5
    3a60:	016c      	lsls	r4, r5, #5
    3a62:	42a2      	cmp	r2, r4
    3a64:	d224      	bcs.n	3ab0 <__aeabi_fdiv+0x1d0>
    3a66:	211b      	movs	r1, #27
    3a68:	2500      	movs	r5, #0
    3a6a:	3e01      	subs	r6, #1
    3a6c:	2701      	movs	r7, #1
    3a6e:	0010      	movs	r0, r2
    3a70:	006d      	lsls	r5, r5, #1
    3a72:	0052      	lsls	r2, r2, #1
    3a74:	2800      	cmp	r0, #0
    3a76:	db01      	blt.n	3a7c <__aeabi_fdiv+0x19c>
    3a78:	4294      	cmp	r4, r2
    3a7a:	d801      	bhi.n	3a80 <__aeabi_fdiv+0x1a0>
    3a7c:	1b12      	subs	r2, r2, r4
    3a7e:	433d      	orrs	r5, r7
    3a80:	3901      	subs	r1, #1
    3a82:	2900      	cmp	r1, #0
    3a84:	d1f3      	bne.n	3a6e <__aeabi_fdiv+0x18e>
    3a86:	0014      	movs	r4, r2
    3a88:	1e62      	subs	r2, r4, #1
    3a8a:	4194      	sbcs	r4, r2
    3a8c:	4325      	orrs	r5, r4
    3a8e:	e76d      	b.n	396c <__aeabi_fdiv+0x8c>
    3a90:	46ba      	mov	sl, r7
    3a92:	4659      	mov	r1, fp
    3a94:	0025      	movs	r5, r4
    3a96:	4653      	mov	r3, sl
    3a98:	2902      	cmp	r1, #2
    3a9a:	d000      	beq.n	3a9e <__aeabi_fdiv+0x1be>
    3a9c:	e761      	b.n	3962 <__aeabi_fdiv+0x82>
    3a9e:	e77c      	b.n	399a <__aeabi_fdiv+0xba>
    3aa0:	2380      	movs	r3, #128	; 0x80
    3aa2:	03db      	lsls	r3, r3, #15
    3aa4:	431c      	orrs	r4, r3
    3aa6:	0264      	lsls	r4, r4, #9
    3aa8:	0a64      	lsrs	r4, r4, #9
    3aaa:	003b      	movs	r3, r7
    3aac:	22ff      	movs	r2, #255	; 0xff
    3aae:	e776      	b.n	399e <__aeabi_fdiv+0xbe>
    3ab0:	1b12      	subs	r2, r2, r4
    3ab2:	211a      	movs	r1, #26
    3ab4:	2501      	movs	r5, #1
    3ab6:	e7d9      	b.n	3a6c <__aeabi_fdiv+0x18c>
    3ab8:	369e      	adds	r6, #158	; 0x9e
    3aba:	002a      	movs	r2, r5
    3abc:	40b5      	lsls	r5, r6
    3abe:	002c      	movs	r4, r5
    3ac0:	40c2      	lsrs	r2, r0
    3ac2:	1e65      	subs	r5, r4, #1
    3ac4:	41ac      	sbcs	r4, r5
    3ac6:	4314      	orrs	r4, r2
    3ac8:	0762      	lsls	r2, r4, #29
    3aca:	d004      	beq.n	3ad6 <__aeabi_fdiv+0x1f6>
    3acc:	220f      	movs	r2, #15
    3ace:	4022      	ands	r2, r4
    3ad0:	2a04      	cmp	r2, #4
    3ad2:	d000      	beq.n	3ad6 <__aeabi_fdiv+0x1f6>
    3ad4:	3404      	adds	r4, #4
    3ad6:	0162      	lsls	r2, r4, #5
    3ad8:	d403      	bmi.n	3ae2 <__aeabi_fdiv+0x202>
    3ada:	01a4      	lsls	r4, r4, #6
    3adc:	0a64      	lsrs	r4, r4, #9
    3ade:	2200      	movs	r2, #0
    3ae0:	e75d      	b.n	399e <__aeabi_fdiv+0xbe>
    3ae2:	2201      	movs	r2, #1
    3ae4:	2400      	movs	r4, #0
    3ae6:	e75a      	b.n	399e <__aeabi_fdiv+0xbe>
    3ae8:	2480      	movs	r4, #128	; 0x80
    3aea:	03e4      	lsls	r4, r4, #15
    3aec:	432c      	orrs	r4, r5
    3aee:	0264      	lsls	r4, r4, #9
    3af0:	0a64      	lsrs	r4, r4, #9
    3af2:	22ff      	movs	r2, #255	; 0xff
    3af4:	e753      	b.n	399e <__aeabi_fdiv+0xbe>
    3af6:	46c0      	nop			; (mov r8, r8)
    3af8:	00006404 	.word	0x00006404
    3afc:	f7ffffff 	.word	0xf7ffffff
    3b00:	00006444 	.word	0x00006444

00003b04 <__eqsf2>:
    3b04:	b570      	push	{r4, r5, r6, lr}
    3b06:	0042      	lsls	r2, r0, #1
    3b08:	024e      	lsls	r6, r1, #9
    3b0a:	004c      	lsls	r4, r1, #1
    3b0c:	0245      	lsls	r5, r0, #9
    3b0e:	0a6d      	lsrs	r5, r5, #9
    3b10:	0e12      	lsrs	r2, r2, #24
    3b12:	0fc3      	lsrs	r3, r0, #31
    3b14:	0a76      	lsrs	r6, r6, #9
    3b16:	0e24      	lsrs	r4, r4, #24
    3b18:	0fc9      	lsrs	r1, r1, #31
    3b1a:	2aff      	cmp	r2, #255	; 0xff
    3b1c:	d00f      	beq.n	3b3e <__eqsf2+0x3a>
    3b1e:	2cff      	cmp	r4, #255	; 0xff
    3b20:	d011      	beq.n	3b46 <__eqsf2+0x42>
    3b22:	2001      	movs	r0, #1
    3b24:	42a2      	cmp	r2, r4
    3b26:	d000      	beq.n	3b2a <__eqsf2+0x26>
    3b28:	bd70      	pop	{r4, r5, r6, pc}
    3b2a:	42b5      	cmp	r5, r6
    3b2c:	d1fc      	bne.n	3b28 <__eqsf2+0x24>
    3b2e:	428b      	cmp	r3, r1
    3b30:	d00d      	beq.n	3b4e <__eqsf2+0x4a>
    3b32:	2a00      	cmp	r2, #0
    3b34:	d1f8      	bne.n	3b28 <__eqsf2+0x24>
    3b36:	0028      	movs	r0, r5
    3b38:	1e45      	subs	r5, r0, #1
    3b3a:	41a8      	sbcs	r0, r5
    3b3c:	e7f4      	b.n	3b28 <__eqsf2+0x24>
    3b3e:	2001      	movs	r0, #1
    3b40:	2d00      	cmp	r5, #0
    3b42:	d1f1      	bne.n	3b28 <__eqsf2+0x24>
    3b44:	e7eb      	b.n	3b1e <__eqsf2+0x1a>
    3b46:	2001      	movs	r0, #1
    3b48:	2e00      	cmp	r6, #0
    3b4a:	d1ed      	bne.n	3b28 <__eqsf2+0x24>
    3b4c:	e7e9      	b.n	3b22 <__eqsf2+0x1e>
    3b4e:	2000      	movs	r0, #0
    3b50:	e7ea      	b.n	3b28 <__eqsf2+0x24>
    3b52:	46c0      	nop			; (mov r8, r8)

00003b54 <__gesf2>:
    3b54:	b570      	push	{r4, r5, r6, lr}
    3b56:	004a      	lsls	r2, r1, #1
    3b58:	024e      	lsls	r6, r1, #9
    3b5a:	0245      	lsls	r5, r0, #9
    3b5c:	0044      	lsls	r4, r0, #1
    3b5e:	0a6d      	lsrs	r5, r5, #9
    3b60:	0e24      	lsrs	r4, r4, #24
    3b62:	0fc3      	lsrs	r3, r0, #31
    3b64:	0a76      	lsrs	r6, r6, #9
    3b66:	0e12      	lsrs	r2, r2, #24
    3b68:	0fc9      	lsrs	r1, r1, #31
    3b6a:	2cff      	cmp	r4, #255	; 0xff
    3b6c:	d015      	beq.n	3b9a <__gesf2+0x46>
    3b6e:	2aff      	cmp	r2, #255	; 0xff
    3b70:	d00e      	beq.n	3b90 <__gesf2+0x3c>
    3b72:	2c00      	cmp	r4, #0
    3b74:	d115      	bne.n	3ba2 <__gesf2+0x4e>
    3b76:	2a00      	cmp	r2, #0
    3b78:	d101      	bne.n	3b7e <__gesf2+0x2a>
    3b7a:	2e00      	cmp	r6, #0
    3b7c:	d01c      	beq.n	3bb8 <__gesf2+0x64>
    3b7e:	2d00      	cmp	r5, #0
    3b80:	d014      	beq.n	3bac <__gesf2+0x58>
    3b82:	428b      	cmp	r3, r1
    3b84:	d027      	beq.n	3bd6 <__gesf2+0x82>
    3b86:	2002      	movs	r0, #2
    3b88:	3b01      	subs	r3, #1
    3b8a:	4018      	ands	r0, r3
    3b8c:	3801      	subs	r0, #1
    3b8e:	bd70      	pop	{r4, r5, r6, pc}
    3b90:	2e00      	cmp	r6, #0
    3b92:	d0ee      	beq.n	3b72 <__gesf2+0x1e>
    3b94:	2002      	movs	r0, #2
    3b96:	4240      	negs	r0, r0
    3b98:	e7f9      	b.n	3b8e <__gesf2+0x3a>
    3b9a:	2d00      	cmp	r5, #0
    3b9c:	d1fa      	bne.n	3b94 <__gesf2+0x40>
    3b9e:	2aff      	cmp	r2, #255	; 0xff
    3ba0:	d00e      	beq.n	3bc0 <__gesf2+0x6c>
    3ba2:	2a00      	cmp	r2, #0
    3ba4:	d10e      	bne.n	3bc4 <__gesf2+0x70>
    3ba6:	2e00      	cmp	r6, #0
    3ba8:	d0ed      	beq.n	3b86 <__gesf2+0x32>
    3baa:	e00b      	b.n	3bc4 <__gesf2+0x70>
    3bac:	2301      	movs	r3, #1
    3bae:	3901      	subs	r1, #1
    3bb0:	4399      	bics	r1, r3
    3bb2:	0008      	movs	r0, r1
    3bb4:	3001      	adds	r0, #1
    3bb6:	e7ea      	b.n	3b8e <__gesf2+0x3a>
    3bb8:	2000      	movs	r0, #0
    3bba:	2d00      	cmp	r5, #0
    3bbc:	d0e7      	beq.n	3b8e <__gesf2+0x3a>
    3bbe:	e7e2      	b.n	3b86 <__gesf2+0x32>
    3bc0:	2e00      	cmp	r6, #0
    3bc2:	d1e7      	bne.n	3b94 <__gesf2+0x40>
    3bc4:	428b      	cmp	r3, r1
    3bc6:	d1de      	bne.n	3b86 <__gesf2+0x32>
    3bc8:	4294      	cmp	r4, r2
    3bca:	dd05      	ble.n	3bd8 <__gesf2+0x84>
    3bcc:	2102      	movs	r1, #2
    3bce:	1e58      	subs	r0, r3, #1
    3bd0:	4008      	ands	r0, r1
    3bd2:	3801      	subs	r0, #1
    3bd4:	e7db      	b.n	3b8e <__gesf2+0x3a>
    3bd6:	2400      	movs	r4, #0
    3bd8:	42a2      	cmp	r2, r4
    3bda:	dc04      	bgt.n	3be6 <__gesf2+0x92>
    3bdc:	42b5      	cmp	r5, r6
    3bde:	d8d2      	bhi.n	3b86 <__gesf2+0x32>
    3be0:	2000      	movs	r0, #0
    3be2:	42b5      	cmp	r5, r6
    3be4:	d2d3      	bcs.n	3b8e <__gesf2+0x3a>
    3be6:	1e58      	subs	r0, r3, #1
    3be8:	2301      	movs	r3, #1
    3bea:	4398      	bics	r0, r3
    3bec:	3001      	adds	r0, #1
    3bee:	e7ce      	b.n	3b8e <__gesf2+0x3a>

00003bf0 <__lesf2>:
    3bf0:	b530      	push	{r4, r5, lr}
    3bf2:	0042      	lsls	r2, r0, #1
    3bf4:	0244      	lsls	r4, r0, #9
    3bf6:	024d      	lsls	r5, r1, #9
    3bf8:	0fc3      	lsrs	r3, r0, #31
    3bfa:	0048      	lsls	r0, r1, #1
    3bfc:	0a64      	lsrs	r4, r4, #9
    3bfe:	0e12      	lsrs	r2, r2, #24
    3c00:	0a6d      	lsrs	r5, r5, #9
    3c02:	0e00      	lsrs	r0, r0, #24
    3c04:	0fc9      	lsrs	r1, r1, #31
    3c06:	2aff      	cmp	r2, #255	; 0xff
    3c08:	d012      	beq.n	3c30 <__lesf2+0x40>
    3c0a:	28ff      	cmp	r0, #255	; 0xff
    3c0c:	d00c      	beq.n	3c28 <__lesf2+0x38>
    3c0e:	2a00      	cmp	r2, #0
    3c10:	d112      	bne.n	3c38 <__lesf2+0x48>
    3c12:	2800      	cmp	r0, #0
    3c14:	d119      	bne.n	3c4a <__lesf2+0x5a>
    3c16:	2d00      	cmp	r5, #0
    3c18:	d117      	bne.n	3c4a <__lesf2+0x5a>
    3c1a:	2c00      	cmp	r4, #0
    3c1c:	d02b      	beq.n	3c76 <__lesf2+0x86>
    3c1e:	2002      	movs	r0, #2
    3c20:	3b01      	subs	r3, #1
    3c22:	4018      	ands	r0, r3
    3c24:	3801      	subs	r0, #1
    3c26:	e026      	b.n	3c76 <__lesf2+0x86>
    3c28:	2d00      	cmp	r5, #0
    3c2a:	d0f0      	beq.n	3c0e <__lesf2+0x1e>
    3c2c:	2002      	movs	r0, #2
    3c2e:	e022      	b.n	3c76 <__lesf2+0x86>
    3c30:	2c00      	cmp	r4, #0
    3c32:	d1fb      	bne.n	3c2c <__lesf2+0x3c>
    3c34:	28ff      	cmp	r0, #255	; 0xff
    3c36:	d01f      	beq.n	3c78 <__lesf2+0x88>
    3c38:	2800      	cmp	r0, #0
    3c3a:	d11f      	bne.n	3c7c <__lesf2+0x8c>
    3c3c:	2d00      	cmp	r5, #0
    3c3e:	d11d      	bne.n	3c7c <__lesf2+0x8c>
    3c40:	2002      	movs	r0, #2
    3c42:	3b01      	subs	r3, #1
    3c44:	4018      	ands	r0, r3
    3c46:	3801      	subs	r0, #1
    3c48:	e015      	b.n	3c76 <__lesf2+0x86>
    3c4a:	2c00      	cmp	r4, #0
    3c4c:	d00e      	beq.n	3c6c <__lesf2+0x7c>
    3c4e:	428b      	cmp	r3, r1
    3c50:	d1e5      	bne.n	3c1e <__lesf2+0x2e>
    3c52:	2200      	movs	r2, #0
    3c54:	4290      	cmp	r0, r2
    3c56:	dc04      	bgt.n	3c62 <__lesf2+0x72>
    3c58:	42ac      	cmp	r4, r5
    3c5a:	d8e0      	bhi.n	3c1e <__lesf2+0x2e>
    3c5c:	2000      	movs	r0, #0
    3c5e:	42ac      	cmp	r4, r5
    3c60:	d209      	bcs.n	3c76 <__lesf2+0x86>
    3c62:	1e58      	subs	r0, r3, #1
    3c64:	2301      	movs	r3, #1
    3c66:	4398      	bics	r0, r3
    3c68:	3001      	adds	r0, #1
    3c6a:	e004      	b.n	3c76 <__lesf2+0x86>
    3c6c:	2301      	movs	r3, #1
    3c6e:	3901      	subs	r1, #1
    3c70:	4399      	bics	r1, r3
    3c72:	0008      	movs	r0, r1
    3c74:	3001      	adds	r0, #1
    3c76:	bd30      	pop	{r4, r5, pc}
    3c78:	2d00      	cmp	r5, #0
    3c7a:	d1d7      	bne.n	3c2c <__lesf2+0x3c>
    3c7c:	428b      	cmp	r3, r1
    3c7e:	d1ce      	bne.n	3c1e <__lesf2+0x2e>
    3c80:	4282      	cmp	r2, r0
    3c82:	dde7      	ble.n	3c54 <__lesf2+0x64>
    3c84:	2102      	movs	r1, #2
    3c86:	1e58      	subs	r0, r3, #1
    3c88:	4008      	ands	r0, r1
    3c8a:	3801      	subs	r0, #1
    3c8c:	e7f3      	b.n	3c76 <__lesf2+0x86>
    3c8e:	46c0      	nop			; (mov r8, r8)

00003c90 <__aeabi_fmul>:
    3c90:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c92:	464e      	mov	r6, r9
    3c94:	4657      	mov	r7, sl
    3c96:	4645      	mov	r5, r8
    3c98:	46de      	mov	lr, fp
    3c9a:	b5e0      	push	{r5, r6, r7, lr}
    3c9c:	0243      	lsls	r3, r0, #9
    3c9e:	0a5b      	lsrs	r3, r3, #9
    3ca0:	0045      	lsls	r5, r0, #1
    3ca2:	b083      	sub	sp, #12
    3ca4:	1c0f      	adds	r7, r1, #0
    3ca6:	4699      	mov	r9, r3
    3ca8:	0e2d      	lsrs	r5, r5, #24
    3caa:	0fc6      	lsrs	r6, r0, #31
    3cac:	2d00      	cmp	r5, #0
    3cae:	d057      	beq.n	3d60 <__aeabi_fmul+0xd0>
    3cb0:	2dff      	cmp	r5, #255	; 0xff
    3cb2:	d024      	beq.n	3cfe <__aeabi_fmul+0x6e>
    3cb4:	2080      	movs	r0, #128	; 0x80
    3cb6:	00db      	lsls	r3, r3, #3
    3cb8:	04c0      	lsls	r0, r0, #19
    3cba:	4318      	orrs	r0, r3
    3cbc:	2300      	movs	r3, #0
    3cbe:	4681      	mov	r9, r0
    3cc0:	469a      	mov	sl, r3
    3cc2:	469b      	mov	fp, r3
    3cc4:	3d7f      	subs	r5, #127	; 0x7f
    3cc6:	027c      	lsls	r4, r7, #9
    3cc8:	007a      	lsls	r2, r7, #1
    3cca:	0ffb      	lsrs	r3, r7, #31
    3ccc:	0a64      	lsrs	r4, r4, #9
    3cce:	0e12      	lsrs	r2, r2, #24
    3cd0:	4698      	mov	r8, r3
    3cd2:	d023      	beq.n	3d1c <__aeabi_fmul+0x8c>
    3cd4:	2aff      	cmp	r2, #255	; 0xff
    3cd6:	d04b      	beq.n	3d70 <__aeabi_fmul+0xe0>
    3cd8:	00e3      	lsls	r3, r4, #3
    3cda:	2480      	movs	r4, #128	; 0x80
    3cdc:	2000      	movs	r0, #0
    3cde:	04e4      	lsls	r4, r4, #19
    3ce0:	3a7f      	subs	r2, #127	; 0x7f
    3ce2:	431c      	orrs	r4, r3
    3ce4:	18ad      	adds	r5, r5, r2
    3ce6:	1c6b      	adds	r3, r5, #1
    3ce8:	4647      	mov	r7, r8
    3cea:	9301      	str	r3, [sp, #4]
    3cec:	4653      	mov	r3, sl
    3cee:	4077      	eors	r7, r6
    3cf0:	003a      	movs	r2, r7
    3cf2:	2b0f      	cmp	r3, #15
    3cf4:	d848      	bhi.n	3d88 <__aeabi_fmul+0xf8>
    3cf6:	497d      	ldr	r1, [pc, #500]	; (3eec <__aeabi_fmul+0x25c>)
    3cf8:	009b      	lsls	r3, r3, #2
    3cfa:	58cb      	ldr	r3, [r1, r3]
    3cfc:	469f      	mov	pc, r3
    3cfe:	2b00      	cmp	r3, #0
    3d00:	d000      	beq.n	3d04 <__aeabi_fmul+0x74>
    3d02:	e085      	b.n	3e10 <__aeabi_fmul+0x180>
    3d04:	3308      	adds	r3, #8
    3d06:	469a      	mov	sl, r3
    3d08:	3b06      	subs	r3, #6
    3d0a:	469b      	mov	fp, r3
    3d0c:	027c      	lsls	r4, r7, #9
    3d0e:	007a      	lsls	r2, r7, #1
    3d10:	0ffb      	lsrs	r3, r7, #31
    3d12:	25ff      	movs	r5, #255	; 0xff
    3d14:	0a64      	lsrs	r4, r4, #9
    3d16:	0e12      	lsrs	r2, r2, #24
    3d18:	4698      	mov	r8, r3
    3d1a:	d1db      	bne.n	3cd4 <__aeabi_fmul+0x44>
    3d1c:	2c00      	cmp	r4, #0
    3d1e:	d000      	beq.n	3d22 <__aeabi_fmul+0x92>
    3d20:	e090      	b.n	3e44 <__aeabi_fmul+0x1b4>
    3d22:	4652      	mov	r2, sl
    3d24:	2301      	movs	r3, #1
    3d26:	431a      	orrs	r2, r3
    3d28:	4692      	mov	sl, r2
    3d2a:	2001      	movs	r0, #1
    3d2c:	e7db      	b.n	3ce6 <__aeabi_fmul+0x56>
    3d2e:	464c      	mov	r4, r9
    3d30:	4658      	mov	r0, fp
    3d32:	0017      	movs	r7, r2
    3d34:	2802      	cmp	r0, #2
    3d36:	d024      	beq.n	3d82 <__aeabi_fmul+0xf2>
    3d38:	2803      	cmp	r0, #3
    3d3a:	d100      	bne.n	3d3e <__aeabi_fmul+0xae>
    3d3c:	e0cf      	b.n	3ede <__aeabi_fmul+0x24e>
    3d3e:	2200      	movs	r2, #0
    3d40:	2300      	movs	r3, #0
    3d42:	2801      	cmp	r0, #1
    3d44:	d14d      	bne.n	3de2 <__aeabi_fmul+0x152>
    3d46:	0258      	lsls	r0, r3, #9
    3d48:	05d2      	lsls	r2, r2, #23
    3d4a:	0a40      	lsrs	r0, r0, #9
    3d4c:	07ff      	lsls	r7, r7, #31
    3d4e:	4310      	orrs	r0, r2
    3d50:	4338      	orrs	r0, r7
    3d52:	b003      	add	sp, #12
    3d54:	bc3c      	pop	{r2, r3, r4, r5}
    3d56:	4690      	mov	r8, r2
    3d58:	4699      	mov	r9, r3
    3d5a:	46a2      	mov	sl, r4
    3d5c:	46ab      	mov	fp, r5
    3d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d60:	2b00      	cmp	r3, #0
    3d62:	d15b      	bne.n	3e1c <__aeabi_fmul+0x18c>
    3d64:	2304      	movs	r3, #4
    3d66:	469a      	mov	sl, r3
    3d68:	3b03      	subs	r3, #3
    3d6a:	2500      	movs	r5, #0
    3d6c:	469b      	mov	fp, r3
    3d6e:	e7aa      	b.n	3cc6 <__aeabi_fmul+0x36>
    3d70:	35ff      	adds	r5, #255	; 0xff
    3d72:	2c00      	cmp	r4, #0
    3d74:	d160      	bne.n	3e38 <__aeabi_fmul+0x1a8>
    3d76:	4652      	mov	r2, sl
    3d78:	2302      	movs	r3, #2
    3d7a:	431a      	orrs	r2, r3
    3d7c:	4692      	mov	sl, r2
    3d7e:	2002      	movs	r0, #2
    3d80:	e7b1      	b.n	3ce6 <__aeabi_fmul+0x56>
    3d82:	22ff      	movs	r2, #255	; 0xff
    3d84:	2300      	movs	r3, #0
    3d86:	e7de      	b.n	3d46 <__aeabi_fmul+0xb6>
    3d88:	464b      	mov	r3, r9
    3d8a:	0c1b      	lsrs	r3, r3, #16
    3d8c:	469c      	mov	ip, r3
    3d8e:	464b      	mov	r3, r9
    3d90:	0426      	lsls	r6, r4, #16
    3d92:	0c36      	lsrs	r6, r6, #16
    3d94:	0418      	lsls	r0, r3, #16
    3d96:	4661      	mov	r1, ip
    3d98:	0033      	movs	r3, r6
    3d9a:	0c22      	lsrs	r2, r4, #16
    3d9c:	4664      	mov	r4, ip
    3d9e:	0c00      	lsrs	r0, r0, #16
    3da0:	4343      	muls	r3, r0
    3da2:	434e      	muls	r6, r1
    3da4:	4350      	muls	r0, r2
    3da6:	4354      	muls	r4, r2
    3da8:	1980      	adds	r0, r0, r6
    3daa:	0c1a      	lsrs	r2, r3, #16
    3dac:	1812      	adds	r2, r2, r0
    3dae:	4296      	cmp	r6, r2
    3db0:	d903      	bls.n	3dba <__aeabi_fmul+0x12a>
    3db2:	2180      	movs	r1, #128	; 0x80
    3db4:	0249      	lsls	r1, r1, #9
    3db6:	468c      	mov	ip, r1
    3db8:	4464      	add	r4, ip
    3dba:	041b      	lsls	r3, r3, #16
    3dbc:	0c1b      	lsrs	r3, r3, #16
    3dbe:	0410      	lsls	r0, r2, #16
    3dc0:	18c0      	adds	r0, r0, r3
    3dc2:	0183      	lsls	r3, r0, #6
    3dc4:	1e5e      	subs	r6, r3, #1
    3dc6:	41b3      	sbcs	r3, r6
    3dc8:	0e80      	lsrs	r0, r0, #26
    3dca:	4318      	orrs	r0, r3
    3dcc:	0c13      	lsrs	r3, r2, #16
    3dce:	191b      	adds	r3, r3, r4
    3dd0:	019b      	lsls	r3, r3, #6
    3dd2:	4303      	orrs	r3, r0
    3dd4:	001c      	movs	r4, r3
    3dd6:	0123      	lsls	r3, r4, #4
    3dd8:	d579      	bpl.n	3ece <__aeabi_fmul+0x23e>
    3dda:	2301      	movs	r3, #1
    3ddc:	0862      	lsrs	r2, r4, #1
    3dde:	401c      	ands	r4, r3
    3de0:	4314      	orrs	r4, r2
    3de2:	9a01      	ldr	r2, [sp, #4]
    3de4:	327f      	adds	r2, #127	; 0x7f
    3de6:	2a00      	cmp	r2, #0
    3de8:	dd4d      	ble.n	3e86 <__aeabi_fmul+0x1f6>
    3dea:	0763      	lsls	r3, r4, #29
    3dec:	d004      	beq.n	3df8 <__aeabi_fmul+0x168>
    3dee:	230f      	movs	r3, #15
    3df0:	4023      	ands	r3, r4
    3df2:	2b04      	cmp	r3, #4
    3df4:	d000      	beq.n	3df8 <__aeabi_fmul+0x168>
    3df6:	3404      	adds	r4, #4
    3df8:	0123      	lsls	r3, r4, #4
    3dfa:	d503      	bpl.n	3e04 <__aeabi_fmul+0x174>
    3dfc:	4b3c      	ldr	r3, [pc, #240]	; (3ef0 <__aeabi_fmul+0x260>)
    3dfe:	9a01      	ldr	r2, [sp, #4]
    3e00:	401c      	ands	r4, r3
    3e02:	3280      	adds	r2, #128	; 0x80
    3e04:	2afe      	cmp	r2, #254	; 0xfe
    3e06:	dcbc      	bgt.n	3d82 <__aeabi_fmul+0xf2>
    3e08:	01a3      	lsls	r3, r4, #6
    3e0a:	0a5b      	lsrs	r3, r3, #9
    3e0c:	b2d2      	uxtb	r2, r2
    3e0e:	e79a      	b.n	3d46 <__aeabi_fmul+0xb6>
    3e10:	230c      	movs	r3, #12
    3e12:	469a      	mov	sl, r3
    3e14:	3b09      	subs	r3, #9
    3e16:	25ff      	movs	r5, #255	; 0xff
    3e18:	469b      	mov	fp, r3
    3e1a:	e754      	b.n	3cc6 <__aeabi_fmul+0x36>
    3e1c:	0018      	movs	r0, r3
    3e1e:	f7ff fba7 	bl	3570 <__clzsi2>
    3e22:	464a      	mov	r2, r9
    3e24:	1f43      	subs	r3, r0, #5
    3e26:	2576      	movs	r5, #118	; 0x76
    3e28:	409a      	lsls	r2, r3
    3e2a:	2300      	movs	r3, #0
    3e2c:	426d      	negs	r5, r5
    3e2e:	4691      	mov	r9, r2
    3e30:	1a2d      	subs	r5, r5, r0
    3e32:	469a      	mov	sl, r3
    3e34:	469b      	mov	fp, r3
    3e36:	e746      	b.n	3cc6 <__aeabi_fmul+0x36>
    3e38:	4652      	mov	r2, sl
    3e3a:	2303      	movs	r3, #3
    3e3c:	431a      	orrs	r2, r3
    3e3e:	4692      	mov	sl, r2
    3e40:	2003      	movs	r0, #3
    3e42:	e750      	b.n	3ce6 <__aeabi_fmul+0x56>
    3e44:	0020      	movs	r0, r4
    3e46:	f7ff fb93 	bl	3570 <__clzsi2>
    3e4a:	1f43      	subs	r3, r0, #5
    3e4c:	1a2d      	subs	r5, r5, r0
    3e4e:	409c      	lsls	r4, r3
    3e50:	3d76      	subs	r5, #118	; 0x76
    3e52:	2000      	movs	r0, #0
    3e54:	e747      	b.n	3ce6 <__aeabi_fmul+0x56>
    3e56:	2380      	movs	r3, #128	; 0x80
    3e58:	2700      	movs	r7, #0
    3e5a:	03db      	lsls	r3, r3, #15
    3e5c:	22ff      	movs	r2, #255	; 0xff
    3e5e:	e772      	b.n	3d46 <__aeabi_fmul+0xb6>
    3e60:	4642      	mov	r2, r8
    3e62:	e766      	b.n	3d32 <__aeabi_fmul+0xa2>
    3e64:	464c      	mov	r4, r9
    3e66:	0032      	movs	r2, r6
    3e68:	4658      	mov	r0, fp
    3e6a:	e762      	b.n	3d32 <__aeabi_fmul+0xa2>
    3e6c:	2380      	movs	r3, #128	; 0x80
    3e6e:	464a      	mov	r2, r9
    3e70:	03db      	lsls	r3, r3, #15
    3e72:	421a      	tst	r2, r3
    3e74:	d022      	beq.n	3ebc <__aeabi_fmul+0x22c>
    3e76:	421c      	tst	r4, r3
    3e78:	d120      	bne.n	3ebc <__aeabi_fmul+0x22c>
    3e7a:	4323      	orrs	r3, r4
    3e7c:	025b      	lsls	r3, r3, #9
    3e7e:	0a5b      	lsrs	r3, r3, #9
    3e80:	4647      	mov	r7, r8
    3e82:	22ff      	movs	r2, #255	; 0xff
    3e84:	e75f      	b.n	3d46 <__aeabi_fmul+0xb6>
    3e86:	2301      	movs	r3, #1
    3e88:	1a9a      	subs	r2, r3, r2
    3e8a:	2a1b      	cmp	r2, #27
    3e8c:	dc21      	bgt.n	3ed2 <__aeabi_fmul+0x242>
    3e8e:	0023      	movs	r3, r4
    3e90:	9901      	ldr	r1, [sp, #4]
    3e92:	40d3      	lsrs	r3, r2
    3e94:	319e      	adds	r1, #158	; 0x9e
    3e96:	408c      	lsls	r4, r1
    3e98:	001a      	movs	r2, r3
    3e9a:	0023      	movs	r3, r4
    3e9c:	1e5c      	subs	r4, r3, #1
    3e9e:	41a3      	sbcs	r3, r4
    3ea0:	4313      	orrs	r3, r2
    3ea2:	075a      	lsls	r2, r3, #29
    3ea4:	d004      	beq.n	3eb0 <__aeabi_fmul+0x220>
    3ea6:	220f      	movs	r2, #15
    3ea8:	401a      	ands	r2, r3
    3eaa:	2a04      	cmp	r2, #4
    3eac:	d000      	beq.n	3eb0 <__aeabi_fmul+0x220>
    3eae:	3304      	adds	r3, #4
    3eb0:	015a      	lsls	r2, r3, #5
    3eb2:	d411      	bmi.n	3ed8 <__aeabi_fmul+0x248>
    3eb4:	019b      	lsls	r3, r3, #6
    3eb6:	0a5b      	lsrs	r3, r3, #9
    3eb8:	2200      	movs	r2, #0
    3eba:	e744      	b.n	3d46 <__aeabi_fmul+0xb6>
    3ebc:	2380      	movs	r3, #128	; 0x80
    3ebe:	464a      	mov	r2, r9
    3ec0:	03db      	lsls	r3, r3, #15
    3ec2:	4313      	orrs	r3, r2
    3ec4:	025b      	lsls	r3, r3, #9
    3ec6:	0a5b      	lsrs	r3, r3, #9
    3ec8:	0037      	movs	r7, r6
    3eca:	22ff      	movs	r2, #255	; 0xff
    3ecc:	e73b      	b.n	3d46 <__aeabi_fmul+0xb6>
    3ece:	9501      	str	r5, [sp, #4]
    3ed0:	e787      	b.n	3de2 <__aeabi_fmul+0x152>
    3ed2:	2200      	movs	r2, #0
    3ed4:	2300      	movs	r3, #0
    3ed6:	e736      	b.n	3d46 <__aeabi_fmul+0xb6>
    3ed8:	2201      	movs	r2, #1
    3eda:	2300      	movs	r3, #0
    3edc:	e733      	b.n	3d46 <__aeabi_fmul+0xb6>
    3ede:	2380      	movs	r3, #128	; 0x80
    3ee0:	03db      	lsls	r3, r3, #15
    3ee2:	4323      	orrs	r3, r4
    3ee4:	025b      	lsls	r3, r3, #9
    3ee6:	0a5b      	lsrs	r3, r3, #9
    3ee8:	22ff      	movs	r2, #255	; 0xff
    3eea:	e72c      	b.n	3d46 <__aeabi_fmul+0xb6>
    3eec:	00006484 	.word	0x00006484
    3ef0:	f7ffffff 	.word	0xf7ffffff

00003ef4 <__aeabi_fsub>:
    3ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ef6:	4647      	mov	r7, r8
    3ef8:	46ce      	mov	lr, r9
    3efa:	0044      	lsls	r4, r0, #1
    3efc:	0fc2      	lsrs	r2, r0, #31
    3efe:	b580      	push	{r7, lr}
    3f00:	0247      	lsls	r7, r0, #9
    3f02:	0248      	lsls	r0, r1, #9
    3f04:	0a40      	lsrs	r0, r0, #9
    3f06:	4684      	mov	ip, r0
    3f08:	4666      	mov	r6, ip
    3f0a:	0048      	lsls	r0, r1, #1
    3f0c:	0a7f      	lsrs	r7, r7, #9
    3f0e:	0e24      	lsrs	r4, r4, #24
    3f10:	00f6      	lsls	r6, r6, #3
    3f12:	0025      	movs	r5, r4
    3f14:	4690      	mov	r8, r2
    3f16:	00fb      	lsls	r3, r7, #3
    3f18:	0e00      	lsrs	r0, r0, #24
    3f1a:	0fc9      	lsrs	r1, r1, #31
    3f1c:	46b1      	mov	r9, r6
    3f1e:	28ff      	cmp	r0, #255	; 0xff
    3f20:	d100      	bne.n	3f24 <__aeabi_fsub+0x30>
    3f22:	e085      	b.n	4030 <__aeabi_fsub+0x13c>
    3f24:	2601      	movs	r6, #1
    3f26:	4071      	eors	r1, r6
    3f28:	1a26      	subs	r6, r4, r0
    3f2a:	4291      	cmp	r1, r2
    3f2c:	d057      	beq.n	3fde <__aeabi_fsub+0xea>
    3f2e:	2e00      	cmp	r6, #0
    3f30:	dd43      	ble.n	3fba <__aeabi_fsub+0xc6>
    3f32:	2800      	cmp	r0, #0
    3f34:	d000      	beq.n	3f38 <__aeabi_fsub+0x44>
    3f36:	e07f      	b.n	4038 <__aeabi_fsub+0x144>
    3f38:	4649      	mov	r1, r9
    3f3a:	2900      	cmp	r1, #0
    3f3c:	d100      	bne.n	3f40 <__aeabi_fsub+0x4c>
    3f3e:	e0aa      	b.n	4096 <__aeabi_fsub+0x1a2>
    3f40:	3e01      	subs	r6, #1
    3f42:	2e00      	cmp	r6, #0
    3f44:	d000      	beq.n	3f48 <__aeabi_fsub+0x54>
    3f46:	e0f7      	b.n	4138 <__aeabi_fsub+0x244>
    3f48:	1a5b      	subs	r3, r3, r1
    3f4a:	015a      	lsls	r2, r3, #5
    3f4c:	d400      	bmi.n	3f50 <__aeabi_fsub+0x5c>
    3f4e:	e08b      	b.n	4068 <__aeabi_fsub+0x174>
    3f50:	019b      	lsls	r3, r3, #6
    3f52:	099c      	lsrs	r4, r3, #6
    3f54:	0020      	movs	r0, r4
    3f56:	f7ff fb0b 	bl	3570 <__clzsi2>
    3f5a:	3805      	subs	r0, #5
    3f5c:	4084      	lsls	r4, r0
    3f5e:	4285      	cmp	r5, r0
    3f60:	dd00      	ble.n	3f64 <__aeabi_fsub+0x70>
    3f62:	e0d3      	b.n	410c <__aeabi_fsub+0x218>
    3f64:	1b45      	subs	r5, r0, r5
    3f66:	0023      	movs	r3, r4
    3f68:	2020      	movs	r0, #32
    3f6a:	3501      	adds	r5, #1
    3f6c:	40eb      	lsrs	r3, r5
    3f6e:	1b45      	subs	r5, r0, r5
    3f70:	40ac      	lsls	r4, r5
    3f72:	1e62      	subs	r2, r4, #1
    3f74:	4194      	sbcs	r4, r2
    3f76:	4323      	orrs	r3, r4
    3f78:	2407      	movs	r4, #7
    3f7a:	2500      	movs	r5, #0
    3f7c:	401c      	ands	r4, r3
    3f7e:	2201      	movs	r2, #1
    3f80:	4641      	mov	r1, r8
    3f82:	400a      	ands	r2, r1
    3f84:	2c00      	cmp	r4, #0
    3f86:	d004      	beq.n	3f92 <__aeabi_fsub+0x9e>
    3f88:	210f      	movs	r1, #15
    3f8a:	4019      	ands	r1, r3
    3f8c:	2904      	cmp	r1, #4
    3f8e:	d000      	beq.n	3f92 <__aeabi_fsub+0x9e>
    3f90:	3304      	adds	r3, #4
    3f92:	0159      	lsls	r1, r3, #5
    3f94:	d400      	bmi.n	3f98 <__aeabi_fsub+0xa4>
    3f96:	e080      	b.n	409a <__aeabi_fsub+0x1a6>
    3f98:	3501      	adds	r5, #1
    3f9a:	b2ec      	uxtb	r4, r5
    3f9c:	2dff      	cmp	r5, #255	; 0xff
    3f9e:	d000      	beq.n	3fa2 <__aeabi_fsub+0xae>
    3fa0:	e0a3      	b.n	40ea <__aeabi_fsub+0x1f6>
    3fa2:	24ff      	movs	r4, #255	; 0xff
    3fa4:	2300      	movs	r3, #0
    3fa6:	025b      	lsls	r3, r3, #9
    3fa8:	05e4      	lsls	r4, r4, #23
    3faa:	0a58      	lsrs	r0, r3, #9
    3fac:	07d2      	lsls	r2, r2, #31
    3fae:	4320      	orrs	r0, r4
    3fb0:	4310      	orrs	r0, r2
    3fb2:	bc0c      	pop	{r2, r3}
    3fb4:	4690      	mov	r8, r2
    3fb6:	4699      	mov	r9, r3
    3fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3fba:	2e00      	cmp	r6, #0
    3fbc:	d174      	bne.n	40a8 <__aeabi_fsub+0x1b4>
    3fbe:	1c60      	adds	r0, r4, #1
    3fc0:	b2c0      	uxtb	r0, r0
    3fc2:	2801      	cmp	r0, #1
    3fc4:	dc00      	bgt.n	3fc8 <__aeabi_fsub+0xd4>
    3fc6:	e0a7      	b.n	4118 <__aeabi_fsub+0x224>
    3fc8:	464a      	mov	r2, r9
    3fca:	1a9c      	subs	r4, r3, r2
    3fcc:	0162      	lsls	r2, r4, #5
    3fce:	d500      	bpl.n	3fd2 <__aeabi_fsub+0xde>
    3fd0:	e0b6      	b.n	4140 <__aeabi_fsub+0x24c>
    3fd2:	2c00      	cmp	r4, #0
    3fd4:	d1be      	bne.n	3f54 <__aeabi_fsub+0x60>
    3fd6:	2200      	movs	r2, #0
    3fd8:	2400      	movs	r4, #0
    3fda:	2300      	movs	r3, #0
    3fdc:	e7e3      	b.n	3fa6 <__aeabi_fsub+0xb2>
    3fde:	2e00      	cmp	r6, #0
    3fe0:	dc00      	bgt.n	3fe4 <__aeabi_fsub+0xf0>
    3fe2:	e085      	b.n	40f0 <__aeabi_fsub+0x1fc>
    3fe4:	2800      	cmp	r0, #0
    3fe6:	d046      	beq.n	4076 <__aeabi_fsub+0x182>
    3fe8:	2cff      	cmp	r4, #255	; 0xff
    3fea:	d049      	beq.n	4080 <__aeabi_fsub+0x18c>
    3fec:	2280      	movs	r2, #128	; 0x80
    3fee:	4648      	mov	r0, r9
    3ff0:	04d2      	lsls	r2, r2, #19
    3ff2:	4310      	orrs	r0, r2
    3ff4:	4681      	mov	r9, r0
    3ff6:	2201      	movs	r2, #1
    3ff8:	2e1b      	cmp	r6, #27
    3ffa:	dc09      	bgt.n	4010 <__aeabi_fsub+0x11c>
    3ffc:	2020      	movs	r0, #32
    3ffe:	464c      	mov	r4, r9
    4000:	1b80      	subs	r0, r0, r6
    4002:	4084      	lsls	r4, r0
    4004:	464a      	mov	r2, r9
    4006:	0020      	movs	r0, r4
    4008:	40f2      	lsrs	r2, r6
    400a:	1e44      	subs	r4, r0, #1
    400c:	41a0      	sbcs	r0, r4
    400e:	4302      	orrs	r2, r0
    4010:	189b      	adds	r3, r3, r2
    4012:	015a      	lsls	r2, r3, #5
    4014:	d528      	bpl.n	4068 <__aeabi_fsub+0x174>
    4016:	3501      	adds	r5, #1
    4018:	2dff      	cmp	r5, #255	; 0xff
    401a:	d100      	bne.n	401e <__aeabi_fsub+0x12a>
    401c:	e0a8      	b.n	4170 <__aeabi_fsub+0x27c>
    401e:	2201      	movs	r2, #1
    4020:	2407      	movs	r4, #7
    4022:	4994      	ldr	r1, [pc, #592]	; (4274 <__aeabi_fsub+0x380>)
    4024:	401a      	ands	r2, r3
    4026:	085b      	lsrs	r3, r3, #1
    4028:	400b      	ands	r3, r1
    402a:	4313      	orrs	r3, r2
    402c:	401c      	ands	r4, r3
    402e:	e7a6      	b.n	3f7e <__aeabi_fsub+0x8a>
    4030:	2e00      	cmp	r6, #0
    4032:	d000      	beq.n	4036 <__aeabi_fsub+0x142>
    4034:	e778      	b.n	3f28 <__aeabi_fsub+0x34>
    4036:	e775      	b.n	3f24 <__aeabi_fsub+0x30>
    4038:	2cff      	cmp	r4, #255	; 0xff
    403a:	d054      	beq.n	40e6 <__aeabi_fsub+0x1f2>
    403c:	2280      	movs	r2, #128	; 0x80
    403e:	4649      	mov	r1, r9
    4040:	04d2      	lsls	r2, r2, #19
    4042:	4311      	orrs	r1, r2
    4044:	4689      	mov	r9, r1
    4046:	2201      	movs	r2, #1
    4048:	2e1b      	cmp	r6, #27
    404a:	dc09      	bgt.n	4060 <__aeabi_fsub+0x16c>
    404c:	2120      	movs	r1, #32
    404e:	4648      	mov	r0, r9
    4050:	1b89      	subs	r1, r1, r6
    4052:	4088      	lsls	r0, r1
    4054:	464a      	mov	r2, r9
    4056:	0001      	movs	r1, r0
    4058:	40f2      	lsrs	r2, r6
    405a:	1e48      	subs	r0, r1, #1
    405c:	4181      	sbcs	r1, r0
    405e:	430a      	orrs	r2, r1
    4060:	1a9b      	subs	r3, r3, r2
    4062:	015a      	lsls	r2, r3, #5
    4064:	d500      	bpl.n	4068 <__aeabi_fsub+0x174>
    4066:	e773      	b.n	3f50 <__aeabi_fsub+0x5c>
    4068:	2201      	movs	r2, #1
    406a:	4641      	mov	r1, r8
    406c:	400a      	ands	r2, r1
    406e:	0759      	lsls	r1, r3, #29
    4070:	d000      	beq.n	4074 <__aeabi_fsub+0x180>
    4072:	e789      	b.n	3f88 <__aeabi_fsub+0x94>
    4074:	e011      	b.n	409a <__aeabi_fsub+0x1a6>
    4076:	4648      	mov	r0, r9
    4078:	2800      	cmp	r0, #0
    407a:	d158      	bne.n	412e <__aeabi_fsub+0x23a>
    407c:	2cff      	cmp	r4, #255	; 0xff
    407e:	d10c      	bne.n	409a <__aeabi_fsub+0x1a6>
    4080:	08db      	lsrs	r3, r3, #3
    4082:	2b00      	cmp	r3, #0
    4084:	d100      	bne.n	4088 <__aeabi_fsub+0x194>
    4086:	e78c      	b.n	3fa2 <__aeabi_fsub+0xae>
    4088:	2080      	movs	r0, #128	; 0x80
    408a:	03c0      	lsls	r0, r0, #15
    408c:	4303      	orrs	r3, r0
    408e:	025b      	lsls	r3, r3, #9
    4090:	0a5b      	lsrs	r3, r3, #9
    4092:	24ff      	movs	r4, #255	; 0xff
    4094:	e787      	b.n	3fa6 <__aeabi_fsub+0xb2>
    4096:	2cff      	cmp	r4, #255	; 0xff
    4098:	d025      	beq.n	40e6 <__aeabi_fsub+0x1f2>
    409a:	08db      	lsrs	r3, r3, #3
    409c:	2dff      	cmp	r5, #255	; 0xff
    409e:	d0f0      	beq.n	4082 <__aeabi_fsub+0x18e>
    40a0:	025b      	lsls	r3, r3, #9
    40a2:	0a5b      	lsrs	r3, r3, #9
    40a4:	b2ec      	uxtb	r4, r5
    40a6:	e77e      	b.n	3fa6 <__aeabi_fsub+0xb2>
    40a8:	2c00      	cmp	r4, #0
    40aa:	d04d      	beq.n	4148 <__aeabi_fsub+0x254>
    40ac:	28ff      	cmp	r0, #255	; 0xff
    40ae:	d018      	beq.n	40e2 <__aeabi_fsub+0x1ee>
    40b0:	2480      	movs	r4, #128	; 0x80
    40b2:	04e4      	lsls	r4, r4, #19
    40b4:	4272      	negs	r2, r6
    40b6:	4323      	orrs	r3, r4
    40b8:	2a1b      	cmp	r2, #27
    40ba:	dd00      	ble.n	40be <__aeabi_fsub+0x1ca>
    40bc:	e0c4      	b.n	4248 <__aeabi_fsub+0x354>
    40be:	001c      	movs	r4, r3
    40c0:	2520      	movs	r5, #32
    40c2:	40d4      	lsrs	r4, r2
    40c4:	1aaa      	subs	r2, r5, r2
    40c6:	4093      	lsls	r3, r2
    40c8:	1e5a      	subs	r2, r3, #1
    40ca:	4193      	sbcs	r3, r2
    40cc:	4323      	orrs	r3, r4
    40ce:	464a      	mov	r2, r9
    40d0:	0005      	movs	r5, r0
    40d2:	1ad3      	subs	r3, r2, r3
    40d4:	4688      	mov	r8, r1
    40d6:	e738      	b.n	3f4a <__aeabi_fsub+0x56>
    40d8:	1c72      	adds	r2, r6, #1
    40da:	d0f8      	beq.n	40ce <__aeabi_fsub+0x1da>
    40dc:	43f2      	mvns	r2, r6
    40de:	28ff      	cmp	r0, #255	; 0xff
    40e0:	d1ea      	bne.n	40b8 <__aeabi_fsub+0x1c4>
    40e2:	000a      	movs	r2, r1
    40e4:	464b      	mov	r3, r9
    40e6:	25ff      	movs	r5, #255	; 0xff
    40e8:	e7d7      	b.n	409a <__aeabi_fsub+0x1a6>
    40ea:	019b      	lsls	r3, r3, #6
    40ec:	0a5b      	lsrs	r3, r3, #9
    40ee:	e75a      	b.n	3fa6 <__aeabi_fsub+0xb2>
    40f0:	2e00      	cmp	r6, #0
    40f2:	d141      	bne.n	4178 <__aeabi_fsub+0x284>
    40f4:	1c65      	adds	r5, r4, #1
    40f6:	b2e9      	uxtb	r1, r5
    40f8:	2901      	cmp	r1, #1
    40fa:	dd45      	ble.n	4188 <__aeabi_fsub+0x294>
    40fc:	2dff      	cmp	r5, #255	; 0xff
    40fe:	d100      	bne.n	4102 <__aeabi_fsub+0x20e>
    4100:	e74f      	b.n	3fa2 <__aeabi_fsub+0xae>
    4102:	2407      	movs	r4, #7
    4104:	444b      	add	r3, r9
    4106:	085b      	lsrs	r3, r3, #1
    4108:	401c      	ands	r4, r3
    410a:	e738      	b.n	3f7e <__aeabi_fsub+0x8a>
    410c:	2207      	movs	r2, #7
    410e:	4b5a      	ldr	r3, [pc, #360]	; (4278 <__aeabi_fsub+0x384>)
    4110:	1a2d      	subs	r5, r5, r0
    4112:	4023      	ands	r3, r4
    4114:	4014      	ands	r4, r2
    4116:	e732      	b.n	3f7e <__aeabi_fsub+0x8a>
    4118:	2c00      	cmp	r4, #0
    411a:	d11d      	bne.n	4158 <__aeabi_fsub+0x264>
    411c:	2b00      	cmp	r3, #0
    411e:	d17a      	bne.n	4216 <__aeabi_fsub+0x322>
    4120:	464b      	mov	r3, r9
    4122:	2b00      	cmp	r3, #0
    4124:	d100      	bne.n	4128 <__aeabi_fsub+0x234>
    4126:	e091      	b.n	424c <__aeabi_fsub+0x358>
    4128:	000a      	movs	r2, r1
    412a:	2500      	movs	r5, #0
    412c:	e7b5      	b.n	409a <__aeabi_fsub+0x1a6>
    412e:	3e01      	subs	r6, #1
    4130:	2e00      	cmp	r6, #0
    4132:	d119      	bne.n	4168 <__aeabi_fsub+0x274>
    4134:	444b      	add	r3, r9
    4136:	e76c      	b.n	4012 <__aeabi_fsub+0x11e>
    4138:	2cff      	cmp	r4, #255	; 0xff
    413a:	d184      	bne.n	4046 <__aeabi_fsub+0x152>
    413c:	25ff      	movs	r5, #255	; 0xff
    413e:	e7ac      	b.n	409a <__aeabi_fsub+0x1a6>
    4140:	464a      	mov	r2, r9
    4142:	4688      	mov	r8, r1
    4144:	1ad4      	subs	r4, r2, r3
    4146:	e705      	b.n	3f54 <__aeabi_fsub+0x60>
    4148:	2b00      	cmp	r3, #0
    414a:	d1c5      	bne.n	40d8 <__aeabi_fsub+0x1e4>
    414c:	000a      	movs	r2, r1
    414e:	28ff      	cmp	r0, #255	; 0xff
    4150:	d0c8      	beq.n	40e4 <__aeabi_fsub+0x1f0>
    4152:	0005      	movs	r5, r0
    4154:	464b      	mov	r3, r9
    4156:	e7a0      	b.n	409a <__aeabi_fsub+0x1a6>
    4158:	2b00      	cmp	r3, #0
    415a:	d149      	bne.n	41f0 <__aeabi_fsub+0x2fc>
    415c:	464b      	mov	r3, r9
    415e:	2b00      	cmp	r3, #0
    4160:	d077      	beq.n	4252 <__aeabi_fsub+0x35e>
    4162:	000a      	movs	r2, r1
    4164:	25ff      	movs	r5, #255	; 0xff
    4166:	e798      	b.n	409a <__aeabi_fsub+0x1a6>
    4168:	2cff      	cmp	r4, #255	; 0xff
    416a:	d000      	beq.n	416e <__aeabi_fsub+0x27a>
    416c:	e743      	b.n	3ff6 <__aeabi_fsub+0x102>
    416e:	e787      	b.n	4080 <__aeabi_fsub+0x18c>
    4170:	000a      	movs	r2, r1
    4172:	24ff      	movs	r4, #255	; 0xff
    4174:	2300      	movs	r3, #0
    4176:	e716      	b.n	3fa6 <__aeabi_fsub+0xb2>
    4178:	2c00      	cmp	r4, #0
    417a:	d115      	bne.n	41a8 <__aeabi_fsub+0x2b4>
    417c:	2b00      	cmp	r3, #0
    417e:	d157      	bne.n	4230 <__aeabi_fsub+0x33c>
    4180:	28ff      	cmp	r0, #255	; 0xff
    4182:	d1e6      	bne.n	4152 <__aeabi_fsub+0x25e>
    4184:	464b      	mov	r3, r9
    4186:	e77b      	b.n	4080 <__aeabi_fsub+0x18c>
    4188:	2c00      	cmp	r4, #0
    418a:	d120      	bne.n	41ce <__aeabi_fsub+0x2da>
    418c:	2b00      	cmp	r3, #0
    418e:	d057      	beq.n	4240 <__aeabi_fsub+0x34c>
    4190:	4649      	mov	r1, r9
    4192:	2900      	cmp	r1, #0
    4194:	d053      	beq.n	423e <__aeabi_fsub+0x34a>
    4196:	444b      	add	r3, r9
    4198:	015a      	lsls	r2, r3, #5
    419a:	d568      	bpl.n	426e <__aeabi_fsub+0x37a>
    419c:	2407      	movs	r4, #7
    419e:	4a36      	ldr	r2, [pc, #216]	; (4278 <__aeabi_fsub+0x384>)
    41a0:	401c      	ands	r4, r3
    41a2:	2501      	movs	r5, #1
    41a4:	4013      	ands	r3, r2
    41a6:	e6ea      	b.n	3f7e <__aeabi_fsub+0x8a>
    41a8:	28ff      	cmp	r0, #255	; 0xff
    41aa:	d0eb      	beq.n	4184 <__aeabi_fsub+0x290>
    41ac:	2280      	movs	r2, #128	; 0x80
    41ae:	04d2      	lsls	r2, r2, #19
    41b0:	4276      	negs	r6, r6
    41b2:	4313      	orrs	r3, r2
    41b4:	2e1b      	cmp	r6, #27
    41b6:	dc53      	bgt.n	4260 <__aeabi_fsub+0x36c>
    41b8:	2520      	movs	r5, #32
    41ba:	1bad      	subs	r5, r5, r6
    41bc:	001a      	movs	r2, r3
    41be:	40ab      	lsls	r3, r5
    41c0:	40f2      	lsrs	r2, r6
    41c2:	1e5c      	subs	r4, r3, #1
    41c4:	41a3      	sbcs	r3, r4
    41c6:	4313      	orrs	r3, r2
    41c8:	444b      	add	r3, r9
    41ca:	0005      	movs	r5, r0
    41cc:	e721      	b.n	4012 <__aeabi_fsub+0x11e>
    41ce:	2b00      	cmp	r3, #0
    41d0:	d0d8      	beq.n	4184 <__aeabi_fsub+0x290>
    41d2:	4649      	mov	r1, r9
    41d4:	2900      	cmp	r1, #0
    41d6:	d100      	bne.n	41da <__aeabi_fsub+0x2e6>
    41d8:	e752      	b.n	4080 <__aeabi_fsub+0x18c>
    41da:	2180      	movs	r1, #128	; 0x80
    41dc:	03c9      	lsls	r1, r1, #15
    41de:	420f      	tst	r7, r1
    41e0:	d100      	bne.n	41e4 <__aeabi_fsub+0x2f0>
    41e2:	e74d      	b.n	4080 <__aeabi_fsub+0x18c>
    41e4:	4660      	mov	r0, ip
    41e6:	4208      	tst	r0, r1
    41e8:	d000      	beq.n	41ec <__aeabi_fsub+0x2f8>
    41ea:	e749      	b.n	4080 <__aeabi_fsub+0x18c>
    41ec:	464b      	mov	r3, r9
    41ee:	e747      	b.n	4080 <__aeabi_fsub+0x18c>
    41f0:	4648      	mov	r0, r9
    41f2:	25ff      	movs	r5, #255	; 0xff
    41f4:	2800      	cmp	r0, #0
    41f6:	d100      	bne.n	41fa <__aeabi_fsub+0x306>
    41f8:	e74f      	b.n	409a <__aeabi_fsub+0x1a6>
    41fa:	2280      	movs	r2, #128	; 0x80
    41fc:	03d2      	lsls	r2, r2, #15
    41fe:	4217      	tst	r7, r2
    4200:	d004      	beq.n	420c <__aeabi_fsub+0x318>
    4202:	4660      	mov	r0, ip
    4204:	4210      	tst	r0, r2
    4206:	d101      	bne.n	420c <__aeabi_fsub+0x318>
    4208:	464b      	mov	r3, r9
    420a:	4688      	mov	r8, r1
    420c:	2201      	movs	r2, #1
    420e:	4641      	mov	r1, r8
    4210:	25ff      	movs	r5, #255	; 0xff
    4212:	400a      	ands	r2, r1
    4214:	e741      	b.n	409a <__aeabi_fsub+0x1a6>
    4216:	4648      	mov	r0, r9
    4218:	2800      	cmp	r0, #0
    421a:	d01f      	beq.n	425c <__aeabi_fsub+0x368>
    421c:	1a1a      	subs	r2, r3, r0
    421e:	0150      	lsls	r0, r2, #5
    4220:	d520      	bpl.n	4264 <__aeabi_fsub+0x370>
    4222:	464a      	mov	r2, r9
    4224:	2407      	movs	r4, #7
    4226:	1ad3      	subs	r3, r2, r3
    4228:	401c      	ands	r4, r3
    422a:	4688      	mov	r8, r1
    422c:	2500      	movs	r5, #0
    422e:	e6a6      	b.n	3f7e <__aeabi_fsub+0x8a>
    4230:	1c74      	adds	r4, r6, #1
    4232:	d0c9      	beq.n	41c8 <__aeabi_fsub+0x2d4>
    4234:	43f6      	mvns	r6, r6
    4236:	28ff      	cmp	r0, #255	; 0xff
    4238:	d1bc      	bne.n	41b4 <__aeabi_fsub+0x2c0>
    423a:	464b      	mov	r3, r9
    423c:	e720      	b.n	4080 <__aeabi_fsub+0x18c>
    423e:	4699      	mov	r9, r3
    4240:	464b      	mov	r3, r9
    4242:	2500      	movs	r5, #0
    4244:	08db      	lsrs	r3, r3, #3
    4246:	e72b      	b.n	40a0 <__aeabi_fsub+0x1ac>
    4248:	2301      	movs	r3, #1
    424a:	e740      	b.n	40ce <__aeabi_fsub+0x1da>
    424c:	2200      	movs	r2, #0
    424e:	2300      	movs	r3, #0
    4250:	e6a9      	b.n	3fa6 <__aeabi_fsub+0xb2>
    4252:	2380      	movs	r3, #128	; 0x80
    4254:	2200      	movs	r2, #0
    4256:	03db      	lsls	r3, r3, #15
    4258:	24ff      	movs	r4, #255	; 0xff
    425a:	e6a4      	b.n	3fa6 <__aeabi_fsub+0xb2>
    425c:	2500      	movs	r5, #0
    425e:	e71c      	b.n	409a <__aeabi_fsub+0x1a6>
    4260:	2301      	movs	r3, #1
    4262:	e7b1      	b.n	41c8 <__aeabi_fsub+0x2d4>
    4264:	2a00      	cmp	r2, #0
    4266:	d0f1      	beq.n	424c <__aeabi_fsub+0x358>
    4268:	0013      	movs	r3, r2
    426a:	2500      	movs	r5, #0
    426c:	e6fc      	b.n	4068 <__aeabi_fsub+0x174>
    426e:	2500      	movs	r5, #0
    4270:	e6fa      	b.n	4068 <__aeabi_fsub+0x174>
    4272:	46c0      	nop			; (mov r8, r8)
    4274:	7dffffff 	.word	0x7dffffff
    4278:	fbffffff 	.word	0xfbffffff

0000427c <__aeabi_f2iz>:
    427c:	0241      	lsls	r1, r0, #9
    427e:	0042      	lsls	r2, r0, #1
    4280:	0fc3      	lsrs	r3, r0, #31
    4282:	0a49      	lsrs	r1, r1, #9
    4284:	0e12      	lsrs	r2, r2, #24
    4286:	2000      	movs	r0, #0
    4288:	2a7e      	cmp	r2, #126	; 0x7e
    428a:	d90d      	bls.n	42a8 <__aeabi_f2iz+0x2c>
    428c:	2a9d      	cmp	r2, #157	; 0x9d
    428e:	d80c      	bhi.n	42aa <__aeabi_f2iz+0x2e>
    4290:	2080      	movs	r0, #128	; 0x80
    4292:	0400      	lsls	r0, r0, #16
    4294:	4301      	orrs	r1, r0
    4296:	2a95      	cmp	r2, #149	; 0x95
    4298:	dc0a      	bgt.n	42b0 <__aeabi_f2iz+0x34>
    429a:	2096      	movs	r0, #150	; 0x96
    429c:	1a82      	subs	r2, r0, r2
    429e:	40d1      	lsrs	r1, r2
    42a0:	4248      	negs	r0, r1
    42a2:	2b00      	cmp	r3, #0
    42a4:	d100      	bne.n	42a8 <__aeabi_f2iz+0x2c>
    42a6:	0008      	movs	r0, r1
    42a8:	4770      	bx	lr
    42aa:	4a03      	ldr	r2, [pc, #12]	; (42b8 <__aeabi_f2iz+0x3c>)
    42ac:	1898      	adds	r0, r3, r2
    42ae:	e7fb      	b.n	42a8 <__aeabi_f2iz+0x2c>
    42b0:	3a96      	subs	r2, #150	; 0x96
    42b2:	4091      	lsls	r1, r2
    42b4:	e7f4      	b.n	42a0 <__aeabi_f2iz+0x24>
    42b6:	46c0      	nop			; (mov r8, r8)
    42b8:	7fffffff 	.word	0x7fffffff

000042bc <__aeabi_i2f>:
    42bc:	b570      	push	{r4, r5, r6, lr}
    42be:	2800      	cmp	r0, #0
    42c0:	d03d      	beq.n	433e <__aeabi_i2f+0x82>
    42c2:	17c3      	asrs	r3, r0, #31
    42c4:	18c5      	adds	r5, r0, r3
    42c6:	405d      	eors	r5, r3
    42c8:	0fc4      	lsrs	r4, r0, #31
    42ca:	0028      	movs	r0, r5
    42cc:	f7ff f950 	bl	3570 <__clzsi2>
    42d0:	229e      	movs	r2, #158	; 0x9e
    42d2:	1a12      	subs	r2, r2, r0
    42d4:	2a96      	cmp	r2, #150	; 0x96
    42d6:	dc07      	bgt.n	42e8 <__aeabi_i2f+0x2c>
    42d8:	b2d2      	uxtb	r2, r2
    42da:	2808      	cmp	r0, #8
    42dc:	dd33      	ble.n	4346 <__aeabi_i2f+0x8a>
    42de:	3808      	subs	r0, #8
    42e0:	4085      	lsls	r5, r0
    42e2:	0268      	lsls	r0, r5, #9
    42e4:	0a40      	lsrs	r0, r0, #9
    42e6:	e023      	b.n	4330 <__aeabi_i2f+0x74>
    42e8:	2a99      	cmp	r2, #153	; 0x99
    42ea:	dd0b      	ble.n	4304 <__aeabi_i2f+0x48>
    42ec:	2305      	movs	r3, #5
    42ee:	0029      	movs	r1, r5
    42f0:	1a1b      	subs	r3, r3, r0
    42f2:	40d9      	lsrs	r1, r3
    42f4:	0003      	movs	r3, r0
    42f6:	331b      	adds	r3, #27
    42f8:	409d      	lsls	r5, r3
    42fa:	002b      	movs	r3, r5
    42fc:	1e5d      	subs	r5, r3, #1
    42fe:	41ab      	sbcs	r3, r5
    4300:	4319      	orrs	r1, r3
    4302:	000d      	movs	r5, r1
    4304:	2805      	cmp	r0, #5
    4306:	dd01      	ble.n	430c <__aeabi_i2f+0x50>
    4308:	1f43      	subs	r3, r0, #5
    430a:	409d      	lsls	r5, r3
    430c:	002b      	movs	r3, r5
    430e:	490f      	ldr	r1, [pc, #60]	; (434c <__aeabi_i2f+0x90>)
    4310:	400b      	ands	r3, r1
    4312:	076e      	lsls	r6, r5, #29
    4314:	d009      	beq.n	432a <__aeabi_i2f+0x6e>
    4316:	260f      	movs	r6, #15
    4318:	4035      	ands	r5, r6
    431a:	2d04      	cmp	r5, #4
    431c:	d005      	beq.n	432a <__aeabi_i2f+0x6e>
    431e:	3304      	adds	r3, #4
    4320:	015d      	lsls	r5, r3, #5
    4322:	d502      	bpl.n	432a <__aeabi_i2f+0x6e>
    4324:	229f      	movs	r2, #159	; 0x9f
    4326:	400b      	ands	r3, r1
    4328:	1a12      	subs	r2, r2, r0
    432a:	019b      	lsls	r3, r3, #6
    432c:	0a58      	lsrs	r0, r3, #9
    432e:	b2d2      	uxtb	r2, r2
    4330:	0240      	lsls	r0, r0, #9
    4332:	05d2      	lsls	r2, r2, #23
    4334:	0a40      	lsrs	r0, r0, #9
    4336:	07e4      	lsls	r4, r4, #31
    4338:	4310      	orrs	r0, r2
    433a:	4320      	orrs	r0, r4
    433c:	bd70      	pop	{r4, r5, r6, pc}
    433e:	2400      	movs	r4, #0
    4340:	2200      	movs	r2, #0
    4342:	2000      	movs	r0, #0
    4344:	e7f4      	b.n	4330 <__aeabi_i2f+0x74>
    4346:	0268      	lsls	r0, r5, #9
    4348:	0a40      	lsrs	r0, r0, #9
    434a:	e7f1      	b.n	4330 <__aeabi_i2f+0x74>
    434c:	fbffffff 	.word	0xfbffffff

00004350 <__aeabi_dadd>:
    4350:	b5f0      	push	{r4, r5, r6, r7, lr}
    4352:	464f      	mov	r7, r9
    4354:	4646      	mov	r6, r8
    4356:	46d6      	mov	lr, sl
    4358:	000c      	movs	r4, r1
    435a:	0309      	lsls	r1, r1, #12
    435c:	b5c0      	push	{r6, r7, lr}
    435e:	0a49      	lsrs	r1, r1, #9
    4360:	0f47      	lsrs	r7, r0, #29
    4362:	005e      	lsls	r6, r3, #1
    4364:	4339      	orrs	r1, r7
    4366:	031f      	lsls	r7, r3, #12
    4368:	0fdb      	lsrs	r3, r3, #31
    436a:	469c      	mov	ip, r3
    436c:	0065      	lsls	r5, r4, #1
    436e:	0a7b      	lsrs	r3, r7, #9
    4370:	0f57      	lsrs	r7, r2, #29
    4372:	431f      	orrs	r7, r3
    4374:	0d6d      	lsrs	r5, r5, #21
    4376:	0fe4      	lsrs	r4, r4, #31
    4378:	0d76      	lsrs	r6, r6, #21
    437a:	46a1      	mov	r9, r4
    437c:	00c0      	lsls	r0, r0, #3
    437e:	46b8      	mov	r8, r7
    4380:	00d2      	lsls	r2, r2, #3
    4382:	1bab      	subs	r3, r5, r6
    4384:	4564      	cmp	r4, ip
    4386:	d07b      	beq.n	4480 <__aeabi_dadd+0x130>
    4388:	2b00      	cmp	r3, #0
    438a:	dd5f      	ble.n	444c <__aeabi_dadd+0xfc>
    438c:	2e00      	cmp	r6, #0
    438e:	d000      	beq.n	4392 <__aeabi_dadd+0x42>
    4390:	e0a4      	b.n	44dc <__aeabi_dadd+0x18c>
    4392:	003e      	movs	r6, r7
    4394:	4316      	orrs	r6, r2
    4396:	d100      	bne.n	439a <__aeabi_dadd+0x4a>
    4398:	e112      	b.n	45c0 <__aeabi_dadd+0x270>
    439a:	1e5e      	subs	r6, r3, #1
    439c:	2e00      	cmp	r6, #0
    439e:	d000      	beq.n	43a2 <__aeabi_dadd+0x52>
    43a0:	e19e      	b.n	46e0 <__aeabi_dadd+0x390>
    43a2:	1a87      	subs	r7, r0, r2
    43a4:	4643      	mov	r3, r8
    43a6:	42b8      	cmp	r0, r7
    43a8:	4180      	sbcs	r0, r0
    43aa:	2501      	movs	r5, #1
    43ac:	1ac9      	subs	r1, r1, r3
    43ae:	4240      	negs	r0, r0
    43b0:	1a09      	subs	r1, r1, r0
    43b2:	020b      	lsls	r3, r1, #8
    43b4:	d400      	bmi.n	43b8 <__aeabi_dadd+0x68>
    43b6:	e131      	b.n	461c <__aeabi_dadd+0x2cc>
    43b8:	0249      	lsls	r1, r1, #9
    43ba:	0a4e      	lsrs	r6, r1, #9
    43bc:	2e00      	cmp	r6, #0
    43be:	d100      	bne.n	43c2 <__aeabi_dadd+0x72>
    43c0:	e16e      	b.n	46a0 <__aeabi_dadd+0x350>
    43c2:	0030      	movs	r0, r6
    43c4:	f7ff f8d4 	bl	3570 <__clzsi2>
    43c8:	0003      	movs	r3, r0
    43ca:	3b08      	subs	r3, #8
    43cc:	2b1f      	cmp	r3, #31
    43ce:	dd00      	ble.n	43d2 <__aeabi_dadd+0x82>
    43d0:	e161      	b.n	4696 <__aeabi_dadd+0x346>
    43d2:	2220      	movs	r2, #32
    43d4:	0039      	movs	r1, r7
    43d6:	1ad2      	subs	r2, r2, r3
    43d8:	409e      	lsls	r6, r3
    43da:	40d1      	lsrs	r1, r2
    43dc:	409f      	lsls	r7, r3
    43de:	430e      	orrs	r6, r1
    43e0:	429d      	cmp	r5, r3
    43e2:	dd00      	ble.n	43e6 <__aeabi_dadd+0x96>
    43e4:	e151      	b.n	468a <__aeabi_dadd+0x33a>
    43e6:	1b5d      	subs	r5, r3, r5
    43e8:	1c6b      	adds	r3, r5, #1
    43ea:	2b1f      	cmp	r3, #31
    43ec:	dd00      	ble.n	43f0 <__aeabi_dadd+0xa0>
    43ee:	e17c      	b.n	46ea <__aeabi_dadd+0x39a>
    43f0:	2120      	movs	r1, #32
    43f2:	1ac9      	subs	r1, r1, r3
    43f4:	003d      	movs	r5, r7
    43f6:	0030      	movs	r0, r6
    43f8:	408f      	lsls	r7, r1
    43fa:	4088      	lsls	r0, r1
    43fc:	40dd      	lsrs	r5, r3
    43fe:	1e79      	subs	r1, r7, #1
    4400:	418f      	sbcs	r7, r1
    4402:	0031      	movs	r1, r6
    4404:	2207      	movs	r2, #7
    4406:	4328      	orrs	r0, r5
    4408:	40d9      	lsrs	r1, r3
    440a:	2500      	movs	r5, #0
    440c:	4307      	orrs	r7, r0
    440e:	403a      	ands	r2, r7
    4410:	2a00      	cmp	r2, #0
    4412:	d009      	beq.n	4428 <__aeabi_dadd+0xd8>
    4414:	230f      	movs	r3, #15
    4416:	403b      	ands	r3, r7
    4418:	2b04      	cmp	r3, #4
    441a:	d005      	beq.n	4428 <__aeabi_dadd+0xd8>
    441c:	1d3b      	adds	r3, r7, #4
    441e:	42bb      	cmp	r3, r7
    4420:	41bf      	sbcs	r7, r7
    4422:	427f      	negs	r7, r7
    4424:	19c9      	adds	r1, r1, r7
    4426:	001f      	movs	r7, r3
    4428:	020b      	lsls	r3, r1, #8
    442a:	d400      	bmi.n	442e <__aeabi_dadd+0xde>
    442c:	e226      	b.n	487c <__aeabi_dadd+0x52c>
    442e:	1c6a      	adds	r2, r5, #1
    4430:	4bc6      	ldr	r3, [pc, #792]	; (474c <__aeabi_dadd+0x3fc>)
    4432:	0555      	lsls	r5, r2, #21
    4434:	0d6d      	lsrs	r5, r5, #21
    4436:	429a      	cmp	r2, r3
    4438:	d100      	bne.n	443c <__aeabi_dadd+0xec>
    443a:	e106      	b.n	464a <__aeabi_dadd+0x2fa>
    443c:	4ac4      	ldr	r2, [pc, #784]	; (4750 <__aeabi_dadd+0x400>)
    443e:	08ff      	lsrs	r7, r7, #3
    4440:	400a      	ands	r2, r1
    4442:	0753      	lsls	r3, r2, #29
    4444:	0252      	lsls	r2, r2, #9
    4446:	433b      	orrs	r3, r7
    4448:	0b12      	lsrs	r2, r2, #12
    444a:	e08e      	b.n	456a <__aeabi_dadd+0x21a>
    444c:	2b00      	cmp	r3, #0
    444e:	d000      	beq.n	4452 <__aeabi_dadd+0x102>
    4450:	e0b8      	b.n	45c4 <__aeabi_dadd+0x274>
    4452:	1c6b      	adds	r3, r5, #1
    4454:	055b      	lsls	r3, r3, #21
    4456:	0d5b      	lsrs	r3, r3, #21
    4458:	2b01      	cmp	r3, #1
    445a:	dc00      	bgt.n	445e <__aeabi_dadd+0x10e>
    445c:	e130      	b.n	46c0 <__aeabi_dadd+0x370>
    445e:	1a87      	subs	r7, r0, r2
    4460:	4643      	mov	r3, r8
    4462:	42b8      	cmp	r0, r7
    4464:	41b6      	sbcs	r6, r6
    4466:	1acb      	subs	r3, r1, r3
    4468:	4276      	negs	r6, r6
    446a:	1b9e      	subs	r6, r3, r6
    446c:	0233      	lsls	r3, r6, #8
    446e:	d500      	bpl.n	4472 <__aeabi_dadd+0x122>
    4470:	e14c      	b.n	470c <__aeabi_dadd+0x3bc>
    4472:	003b      	movs	r3, r7
    4474:	4333      	orrs	r3, r6
    4476:	d1a1      	bne.n	43bc <__aeabi_dadd+0x6c>
    4478:	2200      	movs	r2, #0
    447a:	2400      	movs	r4, #0
    447c:	2500      	movs	r5, #0
    447e:	e070      	b.n	4562 <__aeabi_dadd+0x212>
    4480:	2b00      	cmp	r3, #0
    4482:	dc00      	bgt.n	4486 <__aeabi_dadd+0x136>
    4484:	e0e5      	b.n	4652 <__aeabi_dadd+0x302>
    4486:	2e00      	cmp	r6, #0
    4488:	d100      	bne.n	448c <__aeabi_dadd+0x13c>
    448a:	e083      	b.n	4594 <__aeabi_dadd+0x244>
    448c:	4eaf      	ldr	r6, [pc, #700]	; (474c <__aeabi_dadd+0x3fc>)
    448e:	42b5      	cmp	r5, r6
    4490:	d060      	beq.n	4554 <__aeabi_dadd+0x204>
    4492:	2680      	movs	r6, #128	; 0x80
    4494:	0436      	lsls	r6, r6, #16
    4496:	4337      	orrs	r7, r6
    4498:	46b8      	mov	r8, r7
    449a:	2b38      	cmp	r3, #56	; 0x38
    449c:	dc00      	bgt.n	44a0 <__aeabi_dadd+0x150>
    449e:	e13e      	b.n	471e <__aeabi_dadd+0x3ce>
    44a0:	4643      	mov	r3, r8
    44a2:	4313      	orrs	r3, r2
    44a4:	001f      	movs	r7, r3
    44a6:	1e7a      	subs	r2, r7, #1
    44a8:	4197      	sbcs	r7, r2
    44aa:	183f      	adds	r7, r7, r0
    44ac:	4287      	cmp	r7, r0
    44ae:	4180      	sbcs	r0, r0
    44b0:	4240      	negs	r0, r0
    44b2:	1809      	adds	r1, r1, r0
    44b4:	020b      	lsls	r3, r1, #8
    44b6:	d400      	bmi.n	44ba <__aeabi_dadd+0x16a>
    44b8:	e0b0      	b.n	461c <__aeabi_dadd+0x2cc>
    44ba:	4ba4      	ldr	r3, [pc, #656]	; (474c <__aeabi_dadd+0x3fc>)
    44bc:	3501      	adds	r5, #1
    44be:	429d      	cmp	r5, r3
    44c0:	d100      	bne.n	44c4 <__aeabi_dadd+0x174>
    44c2:	e0c3      	b.n	464c <__aeabi_dadd+0x2fc>
    44c4:	4aa2      	ldr	r2, [pc, #648]	; (4750 <__aeabi_dadd+0x400>)
    44c6:	087b      	lsrs	r3, r7, #1
    44c8:	400a      	ands	r2, r1
    44ca:	2101      	movs	r1, #1
    44cc:	400f      	ands	r7, r1
    44ce:	431f      	orrs	r7, r3
    44d0:	0851      	lsrs	r1, r2, #1
    44d2:	07d3      	lsls	r3, r2, #31
    44d4:	2207      	movs	r2, #7
    44d6:	431f      	orrs	r7, r3
    44d8:	403a      	ands	r2, r7
    44da:	e799      	b.n	4410 <__aeabi_dadd+0xc0>
    44dc:	4e9b      	ldr	r6, [pc, #620]	; (474c <__aeabi_dadd+0x3fc>)
    44de:	42b5      	cmp	r5, r6
    44e0:	d038      	beq.n	4554 <__aeabi_dadd+0x204>
    44e2:	2680      	movs	r6, #128	; 0x80
    44e4:	0436      	lsls	r6, r6, #16
    44e6:	4337      	orrs	r7, r6
    44e8:	46b8      	mov	r8, r7
    44ea:	2b38      	cmp	r3, #56	; 0x38
    44ec:	dd00      	ble.n	44f0 <__aeabi_dadd+0x1a0>
    44ee:	e0dc      	b.n	46aa <__aeabi_dadd+0x35a>
    44f0:	2b1f      	cmp	r3, #31
    44f2:	dc00      	bgt.n	44f6 <__aeabi_dadd+0x1a6>
    44f4:	e130      	b.n	4758 <__aeabi_dadd+0x408>
    44f6:	001e      	movs	r6, r3
    44f8:	4647      	mov	r7, r8
    44fa:	3e20      	subs	r6, #32
    44fc:	40f7      	lsrs	r7, r6
    44fe:	46bc      	mov	ip, r7
    4500:	2b20      	cmp	r3, #32
    4502:	d004      	beq.n	450e <__aeabi_dadd+0x1be>
    4504:	2640      	movs	r6, #64	; 0x40
    4506:	1af3      	subs	r3, r6, r3
    4508:	4646      	mov	r6, r8
    450a:	409e      	lsls	r6, r3
    450c:	4332      	orrs	r2, r6
    450e:	0017      	movs	r7, r2
    4510:	4663      	mov	r3, ip
    4512:	1e7a      	subs	r2, r7, #1
    4514:	4197      	sbcs	r7, r2
    4516:	431f      	orrs	r7, r3
    4518:	e0cc      	b.n	46b4 <__aeabi_dadd+0x364>
    451a:	2b00      	cmp	r3, #0
    451c:	d100      	bne.n	4520 <__aeabi_dadd+0x1d0>
    451e:	e204      	b.n	492a <__aeabi_dadd+0x5da>
    4520:	4643      	mov	r3, r8
    4522:	4313      	orrs	r3, r2
    4524:	d100      	bne.n	4528 <__aeabi_dadd+0x1d8>
    4526:	e159      	b.n	47dc <__aeabi_dadd+0x48c>
    4528:	074b      	lsls	r3, r1, #29
    452a:	08c0      	lsrs	r0, r0, #3
    452c:	4318      	orrs	r0, r3
    452e:	2380      	movs	r3, #128	; 0x80
    4530:	08c9      	lsrs	r1, r1, #3
    4532:	031b      	lsls	r3, r3, #12
    4534:	4219      	tst	r1, r3
    4536:	d008      	beq.n	454a <__aeabi_dadd+0x1fa>
    4538:	4645      	mov	r5, r8
    453a:	08ed      	lsrs	r5, r5, #3
    453c:	421d      	tst	r5, r3
    453e:	d104      	bne.n	454a <__aeabi_dadd+0x1fa>
    4540:	4643      	mov	r3, r8
    4542:	08d0      	lsrs	r0, r2, #3
    4544:	0759      	lsls	r1, r3, #29
    4546:	4308      	orrs	r0, r1
    4548:	0029      	movs	r1, r5
    454a:	0f42      	lsrs	r2, r0, #29
    454c:	00c9      	lsls	r1, r1, #3
    454e:	4d7f      	ldr	r5, [pc, #508]	; (474c <__aeabi_dadd+0x3fc>)
    4550:	4311      	orrs	r1, r2
    4552:	00c0      	lsls	r0, r0, #3
    4554:	074b      	lsls	r3, r1, #29
    4556:	08ca      	lsrs	r2, r1, #3
    4558:	497c      	ldr	r1, [pc, #496]	; (474c <__aeabi_dadd+0x3fc>)
    455a:	08c0      	lsrs	r0, r0, #3
    455c:	4303      	orrs	r3, r0
    455e:	428d      	cmp	r5, r1
    4560:	d068      	beq.n	4634 <__aeabi_dadd+0x2e4>
    4562:	0312      	lsls	r2, r2, #12
    4564:	056d      	lsls	r5, r5, #21
    4566:	0b12      	lsrs	r2, r2, #12
    4568:	0d6d      	lsrs	r5, r5, #21
    456a:	2100      	movs	r1, #0
    456c:	0312      	lsls	r2, r2, #12
    456e:	0018      	movs	r0, r3
    4570:	0b13      	lsrs	r3, r2, #12
    4572:	0d0a      	lsrs	r2, r1, #20
    4574:	0512      	lsls	r2, r2, #20
    4576:	431a      	orrs	r2, r3
    4578:	4b76      	ldr	r3, [pc, #472]	; (4754 <__aeabi_dadd+0x404>)
    457a:	052d      	lsls	r5, r5, #20
    457c:	4013      	ands	r3, r2
    457e:	432b      	orrs	r3, r5
    4580:	005b      	lsls	r3, r3, #1
    4582:	07e4      	lsls	r4, r4, #31
    4584:	085b      	lsrs	r3, r3, #1
    4586:	4323      	orrs	r3, r4
    4588:	0019      	movs	r1, r3
    458a:	bc1c      	pop	{r2, r3, r4}
    458c:	4690      	mov	r8, r2
    458e:	4699      	mov	r9, r3
    4590:	46a2      	mov	sl, r4
    4592:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4594:	003e      	movs	r6, r7
    4596:	4316      	orrs	r6, r2
    4598:	d012      	beq.n	45c0 <__aeabi_dadd+0x270>
    459a:	1e5e      	subs	r6, r3, #1
    459c:	2e00      	cmp	r6, #0
    459e:	d000      	beq.n	45a2 <__aeabi_dadd+0x252>
    45a0:	e100      	b.n	47a4 <__aeabi_dadd+0x454>
    45a2:	1887      	adds	r7, r0, r2
    45a4:	4287      	cmp	r7, r0
    45a6:	4180      	sbcs	r0, r0
    45a8:	4441      	add	r1, r8
    45aa:	4240      	negs	r0, r0
    45ac:	1809      	adds	r1, r1, r0
    45ae:	2501      	movs	r5, #1
    45b0:	020b      	lsls	r3, r1, #8
    45b2:	d533      	bpl.n	461c <__aeabi_dadd+0x2cc>
    45b4:	2502      	movs	r5, #2
    45b6:	e785      	b.n	44c4 <__aeabi_dadd+0x174>
    45b8:	4664      	mov	r4, ip
    45ba:	0033      	movs	r3, r6
    45bc:	4641      	mov	r1, r8
    45be:	0010      	movs	r0, r2
    45c0:	001d      	movs	r5, r3
    45c2:	e7c7      	b.n	4554 <__aeabi_dadd+0x204>
    45c4:	2d00      	cmp	r5, #0
    45c6:	d000      	beq.n	45ca <__aeabi_dadd+0x27a>
    45c8:	e0da      	b.n	4780 <__aeabi_dadd+0x430>
    45ca:	000c      	movs	r4, r1
    45cc:	4304      	orrs	r4, r0
    45ce:	d0f3      	beq.n	45b8 <__aeabi_dadd+0x268>
    45d0:	1c5c      	adds	r4, r3, #1
    45d2:	d100      	bne.n	45d6 <__aeabi_dadd+0x286>
    45d4:	e19f      	b.n	4916 <__aeabi_dadd+0x5c6>
    45d6:	4c5d      	ldr	r4, [pc, #372]	; (474c <__aeabi_dadd+0x3fc>)
    45d8:	42a6      	cmp	r6, r4
    45da:	d100      	bne.n	45de <__aeabi_dadd+0x28e>
    45dc:	e12f      	b.n	483e <__aeabi_dadd+0x4ee>
    45de:	43db      	mvns	r3, r3
    45e0:	2b38      	cmp	r3, #56	; 0x38
    45e2:	dd00      	ble.n	45e6 <__aeabi_dadd+0x296>
    45e4:	e166      	b.n	48b4 <__aeabi_dadd+0x564>
    45e6:	2b1f      	cmp	r3, #31
    45e8:	dd00      	ble.n	45ec <__aeabi_dadd+0x29c>
    45ea:	e183      	b.n	48f4 <__aeabi_dadd+0x5a4>
    45ec:	2420      	movs	r4, #32
    45ee:	0005      	movs	r5, r0
    45f0:	1ae4      	subs	r4, r4, r3
    45f2:	000f      	movs	r7, r1
    45f4:	40dd      	lsrs	r5, r3
    45f6:	40d9      	lsrs	r1, r3
    45f8:	40a0      	lsls	r0, r4
    45fa:	4643      	mov	r3, r8
    45fc:	40a7      	lsls	r7, r4
    45fe:	1a5b      	subs	r3, r3, r1
    4600:	1e44      	subs	r4, r0, #1
    4602:	41a0      	sbcs	r0, r4
    4604:	4698      	mov	r8, r3
    4606:	432f      	orrs	r7, r5
    4608:	4338      	orrs	r0, r7
    460a:	1a17      	subs	r7, r2, r0
    460c:	42ba      	cmp	r2, r7
    460e:	4192      	sbcs	r2, r2
    4610:	4643      	mov	r3, r8
    4612:	4252      	negs	r2, r2
    4614:	1a99      	subs	r1, r3, r2
    4616:	4664      	mov	r4, ip
    4618:	0035      	movs	r5, r6
    461a:	e6ca      	b.n	43b2 <__aeabi_dadd+0x62>
    461c:	2207      	movs	r2, #7
    461e:	403a      	ands	r2, r7
    4620:	2a00      	cmp	r2, #0
    4622:	d000      	beq.n	4626 <__aeabi_dadd+0x2d6>
    4624:	e6f6      	b.n	4414 <__aeabi_dadd+0xc4>
    4626:	074b      	lsls	r3, r1, #29
    4628:	08ca      	lsrs	r2, r1, #3
    462a:	4948      	ldr	r1, [pc, #288]	; (474c <__aeabi_dadd+0x3fc>)
    462c:	08ff      	lsrs	r7, r7, #3
    462e:	433b      	orrs	r3, r7
    4630:	428d      	cmp	r5, r1
    4632:	d196      	bne.n	4562 <__aeabi_dadd+0x212>
    4634:	0019      	movs	r1, r3
    4636:	4311      	orrs	r1, r2
    4638:	d100      	bne.n	463c <__aeabi_dadd+0x2ec>
    463a:	e19e      	b.n	497a <__aeabi_dadd+0x62a>
    463c:	2180      	movs	r1, #128	; 0x80
    463e:	0309      	lsls	r1, r1, #12
    4640:	430a      	orrs	r2, r1
    4642:	0312      	lsls	r2, r2, #12
    4644:	0b12      	lsrs	r2, r2, #12
    4646:	4d41      	ldr	r5, [pc, #260]	; (474c <__aeabi_dadd+0x3fc>)
    4648:	e78f      	b.n	456a <__aeabi_dadd+0x21a>
    464a:	0015      	movs	r5, r2
    464c:	2200      	movs	r2, #0
    464e:	2300      	movs	r3, #0
    4650:	e78b      	b.n	456a <__aeabi_dadd+0x21a>
    4652:	2b00      	cmp	r3, #0
    4654:	d000      	beq.n	4658 <__aeabi_dadd+0x308>
    4656:	e0c7      	b.n	47e8 <__aeabi_dadd+0x498>
    4658:	1c6b      	adds	r3, r5, #1
    465a:	055f      	lsls	r7, r3, #21
    465c:	0d7f      	lsrs	r7, r7, #21
    465e:	2f01      	cmp	r7, #1
    4660:	dc00      	bgt.n	4664 <__aeabi_dadd+0x314>
    4662:	e0f1      	b.n	4848 <__aeabi_dadd+0x4f8>
    4664:	4d39      	ldr	r5, [pc, #228]	; (474c <__aeabi_dadd+0x3fc>)
    4666:	42ab      	cmp	r3, r5
    4668:	d100      	bne.n	466c <__aeabi_dadd+0x31c>
    466a:	e0b9      	b.n	47e0 <__aeabi_dadd+0x490>
    466c:	1885      	adds	r5, r0, r2
    466e:	000a      	movs	r2, r1
    4670:	4285      	cmp	r5, r0
    4672:	4189      	sbcs	r1, r1
    4674:	4442      	add	r2, r8
    4676:	4249      	negs	r1, r1
    4678:	1851      	adds	r1, r2, r1
    467a:	2207      	movs	r2, #7
    467c:	07cf      	lsls	r7, r1, #31
    467e:	086d      	lsrs	r5, r5, #1
    4680:	432f      	orrs	r7, r5
    4682:	0849      	lsrs	r1, r1, #1
    4684:	403a      	ands	r2, r7
    4686:	001d      	movs	r5, r3
    4688:	e6c2      	b.n	4410 <__aeabi_dadd+0xc0>
    468a:	2207      	movs	r2, #7
    468c:	4930      	ldr	r1, [pc, #192]	; (4750 <__aeabi_dadd+0x400>)
    468e:	1aed      	subs	r5, r5, r3
    4690:	4031      	ands	r1, r6
    4692:	403a      	ands	r2, r7
    4694:	e6bc      	b.n	4410 <__aeabi_dadd+0xc0>
    4696:	003e      	movs	r6, r7
    4698:	3828      	subs	r0, #40	; 0x28
    469a:	4086      	lsls	r6, r0
    469c:	2700      	movs	r7, #0
    469e:	e69f      	b.n	43e0 <__aeabi_dadd+0x90>
    46a0:	0038      	movs	r0, r7
    46a2:	f7fe ff65 	bl	3570 <__clzsi2>
    46a6:	3020      	adds	r0, #32
    46a8:	e68e      	b.n	43c8 <__aeabi_dadd+0x78>
    46aa:	4643      	mov	r3, r8
    46ac:	4313      	orrs	r3, r2
    46ae:	001f      	movs	r7, r3
    46b0:	1e7a      	subs	r2, r7, #1
    46b2:	4197      	sbcs	r7, r2
    46b4:	1bc7      	subs	r7, r0, r7
    46b6:	42b8      	cmp	r0, r7
    46b8:	4180      	sbcs	r0, r0
    46ba:	4240      	negs	r0, r0
    46bc:	1a09      	subs	r1, r1, r0
    46be:	e678      	b.n	43b2 <__aeabi_dadd+0x62>
    46c0:	000e      	movs	r6, r1
    46c2:	003b      	movs	r3, r7
    46c4:	4306      	orrs	r6, r0
    46c6:	4313      	orrs	r3, r2
    46c8:	2d00      	cmp	r5, #0
    46ca:	d161      	bne.n	4790 <__aeabi_dadd+0x440>
    46cc:	2e00      	cmp	r6, #0
    46ce:	d000      	beq.n	46d2 <__aeabi_dadd+0x382>
    46d0:	e0f4      	b.n	48bc <__aeabi_dadd+0x56c>
    46d2:	2b00      	cmp	r3, #0
    46d4:	d100      	bne.n	46d8 <__aeabi_dadd+0x388>
    46d6:	e11b      	b.n	4910 <__aeabi_dadd+0x5c0>
    46d8:	4664      	mov	r4, ip
    46da:	0039      	movs	r1, r7
    46dc:	0010      	movs	r0, r2
    46de:	e739      	b.n	4554 <__aeabi_dadd+0x204>
    46e0:	4f1a      	ldr	r7, [pc, #104]	; (474c <__aeabi_dadd+0x3fc>)
    46e2:	42bb      	cmp	r3, r7
    46e4:	d07a      	beq.n	47dc <__aeabi_dadd+0x48c>
    46e6:	0033      	movs	r3, r6
    46e8:	e6ff      	b.n	44ea <__aeabi_dadd+0x19a>
    46ea:	0030      	movs	r0, r6
    46ec:	3d1f      	subs	r5, #31
    46ee:	40e8      	lsrs	r0, r5
    46f0:	2b20      	cmp	r3, #32
    46f2:	d003      	beq.n	46fc <__aeabi_dadd+0x3ac>
    46f4:	2140      	movs	r1, #64	; 0x40
    46f6:	1acb      	subs	r3, r1, r3
    46f8:	409e      	lsls	r6, r3
    46fa:	4337      	orrs	r7, r6
    46fc:	1e7b      	subs	r3, r7, #1
    46fe:	419f      	sbcs	r7, r3
    4700:	2207      	movs	r2, #7
    4702:	4307      	orrs	r7, r0
    4704:	403a      	ands	r2, r7
    4706:	2100      	movs	r1, #0
    4708:	2500      	movs	r5, #0
    470a:	e789      	b.n	4620 <__aeabi_dadd+0x2d0>
    470c:	1a17      	subs	r7, r2, r0
    470e:	4643      	mov	r3, r8
    4710:	42ba      	cmp	r2, r7
    4712:	41b6      	sbcs	r6, r6
    4714:	1a59      	subs	r1, r3, r1
    4716:	4276      	negs	r6, r6
    4718:	1b8e      	subs	r6, r1, r6
    471a:	4664      	mov	r4, ip
    471c:	e64e      	b.n	43bc <__aeabi_dadd+0x6c>
    471e:	2b1f      	cmp	r3, #31
    4720:	dd00      	ble.n	4724 <__aeabi_dadd+0x3d4>
    4722:	e0ad      	b.n	4880 <__aeabi_dadd+0x530>
    4724:	2620      	movs	r6, #32
    4726:	4647      	mov	r7, r8
    4728:	1af6      	subs	r6, r6, r3
    472a:	40b7      	lsls	r7, r6
    472c:	46b9      	mov	r9, r7
    472e:	0017      	movs	r7, r2
    4730:	46b2      	mov	sl, r6
    4732:	40df      	lsrs	r7, r3
    4734:	464e      	mov	r6, r9
    4736:	433e      	orrs	r6, r7
    4738:	0037      	movs	r7, r6
    473a:	4656      	mov	r6, sl
    473c:	40b2      	lsls	r2, r6
    473e:	1e56      	subs	r6, r2, #1
    4740:	41b2      	sbcs	r2, r6
    4742:	4317      	orrs	r7, r2
    4744:	4642      	mov	r2, r8
    4746:	40da      	lsrs	r2, r3
    4748:	1889      	adds	r1, r1, r2
    474a:	e6ae      	b.n	44aa <__aeabi_dadd+0x15a>
    474c:	000007ff 	.word	0x000007ff
    4750:	ff7fffff 	.word	0xff7fffff
    4754:	800fffff 	.word	0x800fffff
    4758:	2620      	movs	r6, #32
    475a:	4647      	mov	r7, r8
    475c:	1af6      	subs	r6, r6, r3
    475e:	40b7      	lsls	r7, r6
    4760:	46b9      	mov	r9, r7
    4762:	0017      	movs	r7, r2
    4764:	46b2      	mov	sl, r6
    4766:	40df      	lsrs	r7, r3
    4768:	464e      	mov	r6, r9
    476a:	433e      	orrs	r6, r7
    476c:	0037      	movs	r7, r6
    476e:	4656      	mov	r6, sl
    4770:	40b2      	lsls	r2, r6
    4772:	1e56      	subs	r6, r2, #1
    4774:	41b2      	sbcs	r2, r6
    4776:	4317      	orrs	r7, r2
    4778:	4642      	mov	r2, r8
    477a:	40da      	lsrs	r2, r3
    477c:	1a89      	subs	r1, r1, r2
    477e:	e799      	b.n	46b4 <__aeabi_dadd+0x364>
    4780:	4c7f      	ldr	r4, [pc, #508]	; (4980 <__aeabi_dadd+0x630>)
    4782:	42a6      	cmp	r6, r4
    4784:	d05b      	beq.n	483e <__aeabi_dadd+0x4ee>
    4786:	2480      	movs	r4, #128	; 0x80
    4788:	0424      	lsls	r4, r4, #16
    478a:	425b      	negs	r3, r3
    478c:	4321      	orrs	r1, r4
    478e:	e727      	b.n	45e0 <__aeabi_dadd+0x290>
    4790:	2e00      	cmp	r6, #0
    4792:	d10c      	bne.n	47ae <__aeabi_dadd+0x45e>
    4794:	2b00      	cmp	r3, #0
    4796:	d100      	bne.n	479a <__aeabi_dadd+0x44a>
    4798:	e0cb      	b.n	4932 <__aeabi_dadd+0x5e2>
    479a:	4664      	mov	r4, ip
    479c:	0039      	movs	r1, r7
    479e:	0010      	movs	r0, r2
    47a0:	4d77      	ldr	r5, [pc, #476]	; (4980 <__aeabi_dadd+0x630>)
    47a2:	e6d7      	b.n	4554 <__aeabi_dadd+0x204>
    47a4:	4f76      	ldr	r7, [pc, #472]	; (4980 <__aeabi_dadd+0x630>)
    47a6:	42bb      	cmp	r3, r7
    47a8:	d018      	beq.n	47dc <__aeabi_dadd+0x48c>
    47aa:	0033      	movs	r3, r6
    47ac:	e675      	b.n	449a <__aeabi_dadd+0x14a>
    47ae:	2b00      	cmp	r3, #0
    47b0:	d014      	beq.n	47dc <__aeabi_dadd+0x48c>
    47b2:	074b      	lsls	r3, r1, #29
    47b4:	08c0      	lsrs	r0, r0, #3
    47b6:	4318      	orrs	r0, r3
    47b8:	2380      	movs	r3, #128	; 0x80
    47ba:	08c9      	lsrs	r1, r1, #3
    47bc:	031b      	lsls	r3, r3, #12
    47be:	4219      	tst	r1, r3
    47c0:	d007      	beq.n	47d2 <__aeabi_dadd+0x482>
    47c2:	08fc      	lsrs	r4, r7, #3
    47c4:	421c      	tst	r4, r3
    47c6:	d104      	bne.n	47d2 <__aeabi_dadd+0x482>
    47c8:	0779      	lsls	r1, r7, #29
    47ca:	08d0      	lsrs	r0, r2, #3
    47cc:	4308      	orrs	r0, r1
    47ce:	46e1      	mov	r9, ip
    47d0:	0021      	movs	r1, r4
    47d2:	464c      	mov	r4, r9
    47d4:	0f42      	lsrs	r2, r0, #29
    47d6:	00c9      	lsls	r1, r1, #3
    47d8:	4311      	orrs	r1, r2
    47da:	00c0      	lsls	r0, r0, #3
    47dc:	4d68      	ldr	r5, [pc, #416]	; (4980 <__aeabi_dadd+0x630>)
    47de:	e6b9      	b.n	4554 <__aeabi_dadd+0x204>
    47e0:	001d      	movs	r5, r3
    47e2:	2200      	movs	r2, #0
    47e4:	2300      	movs	r3, #0
    47e6:	e6c0      	b.n	456a <__aeabi_dadd+0x21a>
    47e8:	2d00      	cmp	r5, #0
    47ea:	d15b      	bne.n	48a4 <__aeabi_dadd+0x554>
    47ec:	000d      	movs	r5, r1
    47ee:	4305      	orrs	r5, r0
    47f0:	d100      	bne.n	47f4 <__aeabi_dadd+0x4a4>
    47f2:	e6e2      	b.n	45ba <__aeabi_dadd+0x26a>
    47f4:	1c5d      	adds	r5, r3, #1
    47f6:	d100      	bne.n	47fa <__aeabi_dadd+0x4aa>
    47f8:	e0b0      	b.n	495c <__aeabi_dadd+0x60c>
    47fa:	4d61      	ldr	r5, [pc, #388]	; (4980 <__aeabi_dadd+0x630>)
    47fc:	42ae      	cmp	r6, r5
    47fe:	d01f      	beq.n	4840 <__aeabi_dadd+0x4f0>
    4800:	43db      	mvns	r3, r3
    4802:	2b38      	cmp	r3, #56	; 0x38
    4804:	dc71      	bgt.n	48ea <__aeabi_dadd+0x59a>
    4806:	2b1f      	cmp	r3, #31
    4808:	dd00      	ble.n	480c <__aeabi_dadd+0x4bc>
    480a:	e096      	b.n	493a <__aeabi_dadd+0x5ea>
    480c:	2520      	movs	r5, #32
    480e:	000f      	movs	r7, r1
    4810:	1aed      	subs	r5, r5, r3
    4812:	40af      	lsls	r7, r5
    4814:	46b9      	mov	r9, r7
    4816:	0007      	movs	r7, r0
    4818:	46aa      	mov	sl, r5
    481a:	40df      	lsrs	r7, r3
    481c:	464d      	mov	r5, r9
    481e:	433d      	orrs	r5, r7
    4820:	002f      	movs	r7, r5
    4822:	4655      	mov	r5, sl
    4824:	40a8      	lsls	r0, r5
    4826:	40d9      	lsrs	r1, r3
    4828:	1e45      	subs	r5, r0, #1
    482a:	41a8      	sbcs	r0, r5
    482c:	4488      	add	r8, r1
    482e:	4307      	orrs	r7, r0
    4830:	18bf      	adds	r7, r7, r2
    4832:	4297      	cmp	r7, r2
    4834:	4192      	sbcs	r2, r2
    4836:	4251      	negs	r1, r2
    4838:	4441      	add	r1, r8
    483a:	0035      	movs	r5, r6
    483c:	e63a      	b.n	44b4 <__aeabi_dadd+0x164>
    483e:	4664      	mov	r4, ip
    4840:	0035      	movs	r5, r6
    4842:	4641      	mov	r1, r8
    4844:	0010      	movs	r0, r2
    4846:	e685      	b.n	4554 <__aeabi_dadd+0x204>
    4848:	000b      	movs	r3, r1
    484a:	4303      	orrs	r3, r0
    484c:	2d00      	cmp	r5, #0
    484e:	d000      	beq.n	4852 <__aeabi_dadd+0x502>
    4850:	e663      	b.n	451a <__aeabi_dadd+0x1ca>
    4852:	2b00      	cmp	r3, #0
    4854:	d0f5      	beq.n	4842 <__aeabi_dadd+0x4f2>
    4856:	4643      	mov	r3, r8
    4858:	4313      	orrs	r3, r2
    485a:	d100      	bne.n	485e <__aeabi_dadd+0x50e>
    485c:	e67a      	b.n	4554 <__aeabi_dadd+0x204>
    485e:	1887      	adds	r7, r0, r2
    4860:	4287      	cmp	r7, r0
    4862:	4180      	sbcs	r0, r0
    4864:	2207      	movs	r2, #7
    4866:	4441      	add	r1, r8
    4868:	4240      	negs	r0, r0
    486a:	1809      	adds	r1, r1, r0
    486c:	403a      	ands	r2, r7
    486e:	020b      	lsls	r3, r1, #8
    4870:	d400      	bmi.n	4874 <__aeabi_dadd+0x524>
    4872:	e6d5      	b.n	4620 <__aeabi_dadd+0x2d0>
    4874:	4b43      	ldr	r3, [pc, #268]	; (4984 <__aeabi_dadd+0x634>)
    4876:	3501      	adds	r5, #1
    4878:	4019      	ands	r1, r3
    487a:	e5c9      	b.n	4410 <__aeabi_dadd+0xc0>
    487c:	0038      	movs	r0, r7
    487e:	e669      	b.n	4554 <__aeabi_dadd+0x204>
    4880:	001e      	movs	r6, r3
    4882:	4647      	mov	r7, r8
    4884:	3e20      	subs	r6, #32
    4886:	40f7      	lsrs	r7, r6
    4888:	46bc      	mov	ip, r7
    488a:	2b20      	cmp	r3, #32
    488c:	d004      	beq.n	4898 <__aeabi_dadd+0x548>
    488e:	2640      	movs	r6, #64	; 0x40
    4890:	1af3      	subs	r3, r6, r3
    4892:	4646      	mov	r6, r8
    4894:	409e      	lsls	r6, r3
    4896:	4332      	orrs	r2, r6
    4898:	0017      	movs	r7, r2
    489a:	4663      	mov	r3, ip
    489c:	1e7a      	subs	r2, r7, #1
    489e:	4197      	sbcs	r7, r2
    48a0:	431f      	orrs	r7, r3
    48a2:	e602      	b.n	44aa <__aeabi_dadd+0x15a>
    48a4:	4d36      	ldr	r5, [pc, #216]	; (4980 <__aeabi_dadd+0x630>)
    48a6:	42ae      	cmp	r6, r5
    48a8:	d0ca      	beq.n	4840 <__aeabi_dadd+0x4f0>
    48aa:	2580      	movs	r5, #128	; 0x80
    48ac:	042d      	lsls	r5, r5, #16
    48ae:	425b      	negs	r3, r3
    48b0:	4329      	orrs	r1, r5
    48b2:	e7a6      	b.n	4802 <__aeabi_dadd+0x4b2>
    48b4:	4308      	orrs	r0, r1
    48b6:	1e41      	subs	r1, r0, #1
    48b8:	4188      	sbcs	r0, r1
    48ba:	e6a6      	b.n	460a <__aeabi_dadd+0x2ba>
    48bc:	2b00      	cmp	r3, #0
    48be:	d100      	bne.n	48c2 <__aeabi_dadd+0x572>
    48c0:	e648      	b.n	4554 <__aeabi_dadd+0x204>
    48c2:	1a87      	subs	r7, r0, r2
    48c4:	4643      	mov	r3, r8
    48c6:	42b8      	cmp	r0, r7
    48c8:	41b6      	sbcs	r6, r6
    48ca:	1acb      	subs	r3, r1, r3
    48cc:	4276      	negs	r6, r6
    48ce:	1b9e      	subs	r6, r3, r6
    48d0:	0233      	lsls	r3, r6, #8
    48d2:	d54b      	bpl.n	496c <__aeabi_dadd+0x61c>
    48d4:	1a17      	subs	r7, r2, r0
    48d6:	4643      	mov	r3, r8
    48d8:	42ba      	cmp	r2, r7
    48da:	4192      	sbcs	r2, r2
    48dc:	1a59      	subs	r1, r3, r1
    48de:	4252      	negs	r2, r2
    48e0:	1a89      	subs	r1, r1, r2
    48e2:	2207      	movs	r2, #7
    48e4:	4664      	mov	r4, ip
    48e6:	403a      	ands	r2, r7
    48e8:	e592      	b.n	4410 <__aeabi_dadd+0xc0>
    48ea:	4301      	orrs	r1, r0
    48ec:	000f      	movs	r7, r1
    48ee:	1e79      	subs	r1, r7, #1
    48f0:	418f      	sbcs	r7, r1
    48f2:	e79d      	b.n	4830 <__aeabi_dadd+0x4e0>
    48f4:	001c      	movs	r4, r3
    48f6:	000f      	movs	r7, r1
    48f8:	3c20      	subs	r4, #32
    48fa:	40e7      	lsrs	r7, r4
    48fc:	2b20      	cmp	r3, #32
    48fe:	d003      	beq.n	4908 <__aeabi_dadd+0x5b8>
    4900:	2440      	movs	r4, #64	; 0x40
    4902:	1ae3      	subs	r3, r4, r3
    4904:	4099      	lsls	r1, r3
    4906:	4308      	orrs	r0, r1
    4908:	1e41      	subs	r1, r0, #1
    490a:	4188      	sbcs	r0, r1
    490c:	4338      	orrs	r0, r7
    490e:	e67c      	b.n	460a <__aeabi_dadd+0x2ba>
    4910:	2200      	movs	r2, #0
    4912:	2400      	movs	r4, #0
    4914:	e625      	b.n	4562 <__aeabi_dadd+0x212>
    4916:	1a17      	subs	r7, r2, r0
    4918:	4643      	mov	r3, r8
    491a:	42ba      	cmp	r2, r7
    491c:	4192      	sbcs	r2, r2
    491e:	1a59      	subs	r1, r3, r1
    4920:	4252      	negs	r2, r2
    4922:	1a89      	subs	r1, r1, r2
    4924:	4664      	mov	r4, ip
    4926:	0035      	movs	r5, r6
    4928:	e543      	b.n	43b2 <__aeabi_dadd+0x62>
    492a:	4641      	mov	r1, r8
    492c:	0010      	movs	r0, r2
    492e:	4d14      	ldr	r5, [pc, #80]	; (4980 <__aeabi_dadd+0x630>)
    4930:	e610      	b.n	4554 <__aeabi_dadd+0x204>
    4932:	2280      	movs	r2, #128	; 0x80
    4934:	2400      	movs	r4, #0
    4936:	0312      	lsls	r2, r2, #12
    4938:	e680      	b.n	463c <__aeabi_dadd+0x2ec>
    493a:	001d      	movs	r5, r3
    493c:	000f      	movs	r7, r1
    493e:	3d20      	subs	r5, #32
    4940:	40ef      	lsrs	r7, r5
    4942:	46bc      	mov	ip, r7
    4944:	2b20      	cmp	r3, #32
    4946:	d003      	beq.n	4950 <__aeabi_dadd+0x600>
    4948:	2540      	movs	r5, #64	; 0x40
    494a:	1aeb      	subs	r3, r5, r3
    494c:	4099      	lsls	r1, r3
    494e:	4308      	orrs	r0, r1
    4950:	0007      	movs	r7, r0
    4952:	4663      	mov	r3, ip
    4954:	1e78      	subs	r0, r7, #1
    4956:	4187      	sbcs	r7, r0
    4958:	431f      	orrs	r7, r3
    495a:	e769      	b.n	4830 <__aeabi_dadd+0x4e0>
    495c:	1887      	adds	r7, r0, r2
    495e:	4297      	cmp	r7, r2
    4960:	419b      	sbcs	r3, r3
    4962:	4441      	add	r1, r8
    4964:	425b      	negs	r3, r3
    4966:	18c9      	adds	r1, r1, r3
    4968:	0035      	movs	r5, r6
    496a:	e5a3      	b.n	44b4 <__aeabi_dadd+0x164>
    496c:	003b      	movs	r3, r7
    496e:	4333      	orrs	r3, r6
    4970:	d0ce      	beq.n	4910 <__aeabi_dadd+0x5c0>
    4972:	2207      	movs	r2, #7
    4974:	0031      	movs	r1, r6
    4976:	403a      	ands	r2, r7
    4978:	e652      	b.n	4620 <__aeabi_dadd+0x2d0>
    497a:	2300      	movs	r3, #0
    497c:	001a      	movs	r2, r3
    497e:	e5f4      	b.n	456a <__aeabi_dadd+0x21a>
    4980:	000007ff 	.word	0x000007ff
    4984:	ff7fffff 	.word	0xff7fffff

00004988 <__aeabi_ddiv>:
    4988:	b5f0      	push	{r4, r5, r6, r7, lr}
    498a:	4657      	mov	r7, sl
    498c:	46de      	mov	lr, fp
    498e:	464e      	mov	r6, r9
    4990:	4645      	mov	r5, r8
    4992:	b5e0      	push	{r5, r6, r7, lr}
    4994:	4683      	mov	fp, r0
    4996:	0007      	movs	r7, r0
    4998:	030e      	lsls	r6, r1, #12
    499a:	0048      	lsls	r0, r1, #1
    499c:	b085      	sub	sp, #20
    499e:	4692      	mov	sl, r2
    49a0:	001c      	movs	r4, r3
    49a2:	0b36      	lsrs	r6, r6, #12
    49a4:	0d40      	lsrs	r0, r0, #21
    49a6:	0fcd      	lsrs	r5, r1, #31
    49a8:	2800      	cmp	r0, #0
    49aa:	d100      	bne.n	49ae <__aeabi_ddiv+0x26>
    49ac:	e09d      	b.n	4aea <__aeabi_ddiv+0x162>
    49ae:	4b95      	ldr	r3, [pc, #596]	; (4c04 <__aeabi_ddiv+0x27c>)
    49b0:	4298      	cmp	r0, r3
    49b2:	d039      	beq.n	4a28 <__aeabi_ddiv+0xa0>
    49b4:	2380      	movs	r3, #128	; 0x80
    49b6:	00f6      	lsls	r6, r6, #3
    49b8:	041b      	lsls	r3, r3, #16
    49ba:	431e      	orrs	r6, r3
    49bc:	4a92      	ldr	r2, [pc, #584]	; (4c08 <__aeabi_ddiv+0x280>)
    49be:	0f7b      	lsrs	r3, r7, #29
    49c0:	4333      	orrs	r3, r6
    49c2:	4699      	mov	r9, r3
    49c4:	4694      	mov	ip, r2
    49c6:	0003      	movs	r3, r0
    49c8:	4463      	add	r3, ip
    49ca:	9300      	str	r3, [sp, #0]
    49cc:	2300      	movs	r3, #0
    49ce:	2600      	movs	r6, #0
    49d0:	00ff      	lsls	r7, r7, #3
    49d2:	9302      	str	r3, [sp, #8]
    49d4:	0323      	lsls	r3, r4, #12
    49d6:	0b1b      	lsrs	r3, r3, #12
    49d8:	4698      	mov	r8, r3
    49da:	0063      	lsls	r3, r4, #1
    49dc:	0fe4      	lsrs	r4, r4, #31
    49de:	4652      	mov	r2, sl
    49e0:	0d5b      	lsrs	r3, r3, #21
    49e2:	9401      	str	r4, [sp, #4]
    49e4:	d100      	bne.n	49e8 <__aeabi_ddiv+0x60>
    49e6:	e0b3      	b.n	4b50 <__aeabi_ddiv+0x1c8>
    49e8:	4986      	ldr	r1, [pc, #536]	; (4c04 <__aeabi_ddiv+0x27c>)
    49ea:	428b      	cmp	r3, r1
    49ec:	d100      	bne.n	49f0 <__aeabi_ddiv+0x68>
    49ee:	e09e      	b.n	4b2e <__aeabi_ddiv+0x1a6>
    49f0:	4642      	mov	r2, r8
    49f2:	00d1      	lsls	r1, r2, #3
    49f4:	2280      	movs	r2, #128	; 0x80
    49f6:	0412      	lsls	r2, r2, #16
    49f8:	430a      	orrs	r2, r1
    49fa:	4651      	mov	r1, sl
    49fc:	0f49      	lsrs	r1, r1, #29
    49fe:	4311      	orrs	r1, r2
    4a00:	468b      	mov	fp, r1
    4a02:	4981      	ldr	r1, [pc, #516]	; (4c08 <__aeabi_ddiv+0x280>)
    4a04:	4652      	mov	r2, sl
    4a06:	468c      	mov	ip, r1
    4a08:	9900      	ldr	r1, [sp, #0]
    4a0a:	4463      	add	r3, ip
    4a0c:	1acb      	subs	r3, r1, r3
    4a0e:	2100      	movs	r1, #0
    4a10:	00d2      	lsls	r2, r2, #3
    4a12:	9300      	str	r3, [sp, #0]
    4a14:	002b      	movs	r3, r5
    4a16:	4063      	eors	r3, r4
    4a18:	469a      	mov	sl, r3
    4a1a:	2e0f      	cmp	r6, #15
    4a1c:	d900      	bls.n	4a20 <__aeabi_ddiv+0x98>
    4a1e:	e105      	b.n	4c2c <__aeabi_ddiv+0x2a4>
    4a20:	4b7a      	ldr	r3, [pc, #488]	; (4c0c <__aeabi_ddiv+0x284>)
    4a22:	00b6      	lsls	r6, r6, #2
    4a24:	599b      	ldr	r3, [r3, r6]
    4a26:	469f      	mov	pc, r3
    4a28:	465b      	mov	r3, fp
    4a2a:	4333      	orrs	r3, r6
    4a2c:	4699      	mov	r9, r3
    4a2e:	d000      	beq.n	4a32 <__aeabi_ddiv+0xaa>
    4a30:	e0b8      	b.n	4ba4 <__aeabi_ddiv+0x21c>
    4a32:	2302      	movs	r3, #2
    4a34:	2608      	movs	r6, #8
    4a36:	2700      	movs	r7, #0
    4a38:	9000      	str	r0, [sp, #0]
    4a3a:	9302      	str	r3, [sp, #8]
    4a3c:	e7ca      	b.n	49d4 <__aeabi_ddiv+0x4c>
    4a3e:	46cb      	mov	fp, r9
    4a40:	003a      	movs	r2, r7
    4a42:	9902      	ldr	r1, [sp, #8]
    4a44:	9501      	str	r5, [sp, #4]
    4a46:	9b01      	ldr	r3, [sp, #4]
    4a48:	469a      	mov	sl, r3
    4a4a:	2902      	cmp	r1, #2
    4a4c:	d027      	beq.n	4a9e <__aeabi_ddiv+0x116>
    4a4e:	2903      	cmp	r1, #3
    4a50:	d100      	bne.n	4a54 <__aeabi_ddiv+0xcc>
    4a52:	e280      	b.n	4f56 <__aeabi_ddiv+0x5ce>
    4a54:	2901      	cmp	r1, #1
    4a56:	d044      	beq.n	4ae2 <__aeabi_ddiv+0x15a>
    4a58:	496d      	ldr	r1, [pc, #436]	; (4c10 <__aeabi_ddiv+0x288>)
    4a5a:	9b00      	ldr	r3, [sp, #0]
    4a5c:	468c      	mov	ip, r1
    4a5e:	4463      	add	r3, ip
    4a60:	001c      	movs	r4, r3
    4a62:	2c00      	cmp	r4, #0
    4a64:	dd38      	ble.n	4ad8 <__aeabi_ddiv+0x150>
    4a66:	0753      	lsls	r3, r2, #29
    4a68:	d000      	beq.n	4a6c <__aeabi_ddiv+0xe4>
    4a6a:	e213      	b.n	4e94 <__aeabi_ddiv+0x50c>
    4a6c:	08d2      	lsrs	r2, r2, #3
    4a6e:	465b      	mov	r3, fp
    4a70:	01db      	lsls	r3, r3, #7
    4a72:	d509      	bpl.n	4a88 <__aeabi_ddiv+0x100>
    4a74:	4659      	mov	r1, fp
    4a76:	4b67      	ldr	r3, [pc, #412]	; (4c14 <__aeabi_ddiv+0x28c>)
    4a78:	4019      	ands	r1, r3
    4a7a:	468b      	mov	fp, r1
    4a7c:	2180      	movs	r1, #128	; 0x80
    4a7e:	00c9      	lsls	r1, r1, #3
    4a80:	468c      	mov	ip, r1
    4a82:	9b00      	ldr	r3, [sp, #0]
    4a84:	4463      	add	r3, ip
    4a86:	001c      	movs	r4, r3
    4a88:	4b63      	ldr	r3, [pc, #396]	; (4c18 <__aeabi_ddiv+0x290>)
    4a8a:	429c      	cmp	r4, r3
    4a8c:	dc07      	bgt.n	4a9e <__aeabi_ddiv+0x116>
    4a8e:	465b      	mov	r3, fp
    4a90:	0564      	lsls	r4, r4, #21
    4a92:	075f      	lsls	r7, r3, #29
    4a94:	025b      	lsls	r3, r3, #9
    4a96:	4317      	orrs	r7, r2
    4a98:	0b1b      	lsrs	r3, r3, #12
    4a9a:	0d62      	lsrs	r2, r4, #21
    4a9c:	e002      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4a9e:	2300      	movs	r3, #0
    4aa0:	2700      	movs	r7, #0
    4aa2:	4a58      	ldr	r2, [pc, #352]	; (4c04 <__aeabi_ddiv+0x27c>)
    4aa4:	2100      	movs	r1, #0
    4aa6:	031b      	lsls	r3, r3, #12
    4aa8:	0b1c      	lsrs	r4, r3, #12
    4aaa:	0d0b      	lsrs	r3, r1, #20
    4aac:	051b      	lsls	r3, r3, #20
    4aae:	4323      	orrs	r3, r4
    4ab0:	0514      	lsls	r4, r2, #20
    4ab2:	4a5a      	ldr	r2, [pc, #360]	; (4c1c <__aeabi_ddiv+0x294>)
    4ab4:	0038      	movs	r0, r7
    4ab6:	4013      	ands	r3, r2
    4ab8:	431c      	orrs	r4, r3
    4aba:	4653      	mov	r3, sl
    4abc:	0064      	lsls	r4, r4, #1
    4abe:	07db      	lsls	r3, r3, #31
    4ac0:	0864      	lsrs	r4, r4, #1
    4ac2:	431c      	orrs	r4, r3
    4ac4:	0021      	movs	r1, r4
    4ac6:	b005      	add	sp, #20
    4ac8:	bc3c      	pop	{r2, r3, r4, r5}
    4aca:	4690      	mov	r8, r2
    4acc:	4699      	mov	r9, r3
    4ace:	46a2      	mov	sl, r4
    4ad0:	46ab      	mov	fp, r5
    4ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ad4:	2201      	movs	r2, #1
    4ad6:	4252      	negs	r2, r2
    4ad8:	2301      	movs	r3, #1
    4ada:	1b1b      	subs	r3, r3, r4
    4adc:	2b38      	cmp	r3, #56	; 0x38
    4ade:	dc00      	bgt.n	4ae2 <__aeabi_ddiv+0x15a>
    4ae0:	e1ad      	b.n	4e3e <__aeabi_ddiv+0x4b6>
    4ae2:	2200      	movs	r2, #0
    4ae4:	2300      	movs	r3, #0
    4ae6:	2700      	movs	r7, #0
    4ae8:	e7dc      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4aea:	465b      	mov	r3, fp
    4aec:	4333      	orrs	r3, r6
    4aee:	4699      	mov	r9, r3
    4af0:	d05e      	beq.n	4bb0 <__aeabi_ddiv+0x228>
    4af2:	2e00      	cmp	r6, #0
    4af4:	d100      	bne.n	4af8 <__aeabi_ddiv+0x170>
    4af6:	e18a      	b.n	4e0e <__aeabi_ddiv+0x486>
    4af8:	0030      	movs	r0, r6
    4afa:	f7fe fd39 	bl	3570 <__clzsi2>
    4afe:	0003      	movs	r3, r0
    4b00:	3b0b      	subs	r3, #11
    4b02:	2b1c      	cmp	r3, #28
    4b04:	dd00      	ble.n	4b08 <__aeabi_ddiv+0x180>
    4b06:	e17b      	b.n	4e00 <__aeabi_ddiv+0x478>
    4b08:	221d      	movs	r2, #29
    4b0a:	1ad3      	subs	r3, r2, r3
    4b0c:	465a      	mov	r2, fp
    4b0e:	0001      	movs	r1, r0
    4b10:	40da      	lsrs	r2, r3
    4b12:	3908      	subs	r1, #8
    4b14:	408e      	lsls	r6, r1
    4b16:	0013      	movs	r3, r2
    4b18:	465f      	mov	r7, fp
    4b1a:	4333      	orrs	r3, r6
    4b1c:	4699      	mov	r9, r3
    4b1e:	408f      	lsls	r7, r1
    4b20:	4b3f      	ldr	r3, [pc, #252]	; (4c20 <__aeabi_ddiv+0x298>)
    4b22:	2600      	movs	r6, #0
    4b24:	1a1b      	subs	r3, r3, r0
    4b26:	9300      	str	r3, [sp, #0]
    4b28:	2300      	movs	r3, #0
    4b2a:	9302      	str	r3, [sp, #8]
    4b2c:	e752      	b.n	49d4 <__aeabi_ddiv+0x4c>
    4b2e:	4641      	mov	r1, r8
    4b30:	4653      	mov	r3, sl
    4b32:	430b      	orrs	r3, r1
    4b34:	493b      	ldr	r1, [pc, #236]	; (4c24 <__aeabi_ddiv+0x29c>)
    4b36:	469b      	mov	fp, r3
    4b38:	468c      	mov	ip, r1
    4b3a:	9b00      	ldr	r3, [sp, #0]
    4b3c:	4463      	add	r3, ip
    4b3e:	9300      	str	r3, [sp, #0]
    4b40:	465b      	mov	r3, fp
    4b42:	2b00      	cmp	r3, #0
    4b44:	d13b      	bne.n	4bbe <__aeabi_ddiv+0x236>
    4b46:	2302      	movs	r3, #2
    4b48:	2200      	movs	r2, #0
    4b4a:	431e      	orrs	r6, r3
    4b4c:	2102      	movs	r1, #2
    4b4e:	e761      	b.n	4a14 <__aeabi_ddiv+0x8c>
    4b50:	4643      	mov	r3, r8
    4b52:	4313      	orrs	r3, r2
    4b54:	469b      	mov	fp, r3
    4b56:	d037      	beq.n	4bc8 <__aeabi_ddiv+0x240>
    4b58:	4643      	mov	r3, r8
    4b5a:	2b00      	cmp	r3, #0
    4b5c:	d100      	bne.n	4b60 <__aeabi_ddiv+0x1d8>
    4b5e:	e162      	b.n	4e26 <__aeabi_ddiv+0x49e>
    4b60:	4640      	mov	r0, r8
    4b62:	f7fe fd05 	bl	3570 <__clzsi2>
    4b66:	0003      	movs	r3, r0
    4b68:	3b0b      	subs	r3, #11
    4b6a:	2b1c      	cmp	r3, #28
    4b6c:	dd00      	ble.n	4b70 <__aeabi_ddiv+0x1e8>
    4b6e:	e153      	b.n	4e18 <__aeabi_ddiv+0x490>
    4b70:	0002      	movs	r2, r0
    4b72:	4641      	mov	r1, r8
    4b74:	3a08      	subs	r2, #8
    4b76:	4091      	lsls	r1, r2
    4b78:	4688      	mov	r8, r1
    4b7a:	211d      	movs	r1, #29
    4b7c:	1acb      	subs	r3, r1, r3
    4b7e:	4651      	mov	r1, sl
    4b80:	40d9      	lsrs	r1, r3
    4b82:	000b      	movs	r3, r1
    4b84:	4641      	mov	r1, r8
    4b86:	430b      	orrs	r3, r1
    4b88:	469b      	mov	fp, r3
    4b8a:	4653      	mov	r3, sl
    4b8c:	4093      	lsls	r3, r2
    4b8e:	001a      	movs	r2, r3
    4b90:	9b00      	ldr	r3, [sp, #0]
    4b92:	4925      	ldr	r1, [pc, #148]	; (4c28 <__aeabi_ddiv+0x2a0>)
    4b94:	469c      	mov	ip, r3
    4b96:	4460      	add	r0, ip
    4b98:	0003      	movs	r3, r0
    4b9a:	468c      	mov	ip, r1
    4b9c:	4463      	add	r3, ip
    4b9e:	9300      	str	r3, [sp, #0]
    4ba0:	2100      	movs	r1, #0
    4ba2:	e737      	b.n	4a14 <__aeabi_ddiv+0x8c>
    4ba4:	2303      	movs	r3, #3
    4ba6:	46b1      	mov	r9, r6
    4ba8:	9000      	str	r0, [sp, #0]
    4baa:	260c      	movs	r6, #12
    4bac:	9302      	str	r3, [sp, #8]
    4bae:	e711      	b.n	49d4 <__aeabi_ddiv+0x4c>
    4bb0:	2300      	movs	r3, #0
    4bb2:	9300      	str	r3, [sp, #0]
    4bb4:	3301      	adds	r3, #1
    4bb6:	2604      	movs	r6, #4
    4bb8:	2700      	movs	r7, #0
    4bba:	9302      	str	r3, [sp, #8]
    4bbc:	e70a      	b.n	49d4 <__aeabi_ddiv+0x4c>
    4bbe:	2303      	movs	r3, #3
    4bc0:	46c3      	mov	fp, r8
    4bc2:	431e      	orrs	r6, r3
    4bc4:	2103      	movs	r1, #3
    4bc6:	e725      	b.n	4a14 <__aeabi_ddiv+0x8c>
    4bc8:	3301      	adds	r3, #1
    4bca:	431e      	orrs	r6, r3
    4bcc:	2200      	movs	r2, #0
    4bce:	2101      	movs	r1, #1
    4bd0:	e720      	b.n	4a14 <__aeabi_ddiv+0x8c>
    4bd2:	2300      	movs	r3, #0
    4bd4:	469a      	mov	sl, r3
    4bd6:	2380      	movs	r3, #128	; 0x80
    4bd8:	2700      	movs	r7, #0
    4bda:	031b      	lsls	r3, r3, #12
    4bdc:	4a09      	ldr	r2, [pc, #36]	; (4c04 <__aeabi_ddiv+0x27c>)
    4bde:	e761      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4be0:	2380      	movs	r3, #128	; 0x80
    4be2:	4649      	mov	r1, r9
    4be4:	031b      	lsls	r3, r3, #12
    4be6:	4219      	tst	r1, r3
    4be8:	d100      	bne.n	4bec <__aeabi_ddiv+0x264>
    4bea:	e0e2      	b.n	4db2 <__aeabi_ddiv+0x42a>
    4bec:	4659      	mov	r1, fp
    4bee:	4219      	tst	r1, r3
    4bf0:	d000      	beq.n	4bf4 <__aeabi_ddiv+0x26c>
    4bf2:	e0de      	b.n	4db2 <__aeabi_ddiv+0x42a>
    4bf4:	430b      	orrs	r3, r1
    4bf6:	031b      	lsls	r3, r3, #12
    4bf8:	0017      	movs	r7, r2
    4bfa:	0b1b      	lsrs	r3, r3, #12
    4bfc:	46a2      	mov	sl, r4
    4bfe:	4a01      	ldr	r2, [pc, #4]	; (4c04 <__aeabi_ddiv+0x27c>)
    4c00:	e750      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4c02:	46c0      	nop			; (mov r8, r8)
    4c04:	000007ff 	.word	0x000007ff
    4c08:	fffffc01 	.word	0xfffffc01
    4c0c:	000064c4 	.word	0x000064c4
    4c10:	000003ff 	.word	0x000003ff
    4c14:	feffffff 	.word	0xfeffffff
    4c18:	000007fe 	.word	0x000007fe
    4c1c:	800fffff 	.word	0x800fffff
    4c20:	fffffc0d 	.word	0xfffffc0d
    4c24:	fffff801 	.word	0xfffff801
    4c28:	000003f3 	.word	0x000003f3
    4c2c:	45d9      	cmp	r9, fp
    4c2e:	d900      	bls.n	4c32 <__aeabi_ddiv+0x2aa>
    4c30:	e0cb      	b.n	4dca <__aeabi_ddiv+0x442>
    4c32:	d100      	bne.n	4c36 <__aeabi_ddiv+0x2ae>
    4c34:	e0c6      	b.n	4dc4 <__aeabi_ddiv+0x43c>
    4c36:	003c      	movs	r4, r7
    4c38:	4648      	mov	r0, r9
    4c3a:	2700      	movs	r7, #0
    4c3c:	9b00      	ldr	r3, [sp, #0]
    4c3e:	3b01      	subs	r3, #1
    4c40:	9300      	str	r3, [sp, #0]
    4c42:	465b      	mov	r3, fp
    4c44:	0e16      	lsrs	r6, r2, #24
    4c46:	021b      	lsls	r3, r3, #8
    4c48:	431e      	orrs	r6, r3
    4c4a:	0213      	lsls	r3, r2, #8
    4c4c:	4698      	mov	r8, r3
    4c4e:	0433      	lsls	r3, r6, #16
    4c50:	0c1b      	lsrs	r3, r3, #16
    4c52:	4699      	mov	r9, r3
    4c54:	0c31      	lsrs	r1, r6, #16
    4c56:	9101      	str	r1, [sp, #4]
    4c58:	f7fe fc0c 	bl	3474 <__aeabi_uidivmod>
    4c5c:	464a      	mov	r2, r9
    4c5e:	4342      	muls	r2, r0
    4c60:	040b      	lsls	r3, r1, #16
    4c62:	0c21      	lsrs	r1, r4, #16
    4c64:	0005      	movs	r5, r0
    4c66:	4319      	orrs	r1, r3
    4c68:	428a      	cmp	r2, r1
    4c6a:	d907      	bls.n	4c7c <__aeabi_ddiv+0x2f4>
    4c6c:	1989      	adds	r1, r1, r6
    4c6e:	3d01      	subs	r5, #1
    4c70:	428e      	cmp	r6, r1
    4c72:	d803      	bhi.n	4c7c <__aeabi_ddiv+0x2f4>
    4c74:	428a      	cmp	r2, r1
    4c76:	d901      	bls.n	4c7c <__aeabi_ddiv+0x2f4>
    4c78:	1e85      	subs	r5, r0, #2
    4c7a:	1989      	adds	r1, r1, r6
    4c7c:	1a88      	subs	r0, r1, r2
    4c7e:	9901      	ldr	r1, [sp, #4]
    4c80:	f7fe fbf8 	bl	3474 <__aeabi_uidivmod>
    4c84:	0409      	lsls	r1, r1, #16
    4c86:	468c      	mov	ip, r1
    4c88:	464a      	mov	r2, r9
    4c8a:	0421      	lsls	r1, r4, #16
    4c8c:	4664      	mov	r4, ip
    4c8e:	4342      	muls	r2, r0
    4c90:	0c09      	lsrs	r1, r1, #16
    4c92:	0003      	movs	r3, r0
    4c94:	4321      	orrs	r1, r4
    4c96:	428a      	cmp	r2, r1
    4c98:	d904      	bls.n	4ca4 <__aeabi_ddiv+0x31c>
    4c9a:	1989      	adds	r1, r1, r6
    4c9c:	3b01      	subs	r3, #1
    4c9e:	428e      	cmp	r6, r1
    4ca0:	d800      	bhi.n	4ca4 <__aeabi_ddiv+0x31c>
    4ca2:	e0f1      	b.n	4e88 <__aeabi_ddiv+0x500>
    4ca4:	042d      	lsls	r5, r5, #16
    4ca6:	431d      	orrs	r5, r3
    4ca8:	46ab      	mov	fp, r5
    4caa:	4643      	mov	r3, r8
    4cac:	1a89      	subs	r1, r1, r2
    4cae:	4642      	mov	r2, r8
    4cb0:	0c28      	lsrs	r0, r5, #16
    4cb2:	0412      	lsls	r2, r2, #16
    4cb4:	0c1d      	lsrs	r5, r3, #16
    4cb6:	465b      	mov	r3, fp
    4cb8:	0c14      	lsrs	r4, r2, #16
    4cba:	0022      	movs	r2, r4
    4cbc:	041b      	lsls	r3, r3, #16
    4cbe:	0c1b      	lsrs	r3, r3, #16
    4cc0:	435a      	muls	r2, r3
    4cc2:	9403      	str	r4, [sp, #12]
    4cc4:	436b      	muls	r3, r5
    4cc6:	4344      	muls	r4, r0
    4cc8:	9502      	str	r5, [sp, #8]
    4cca:	4368      	muls	r0, r5
    4ccc:	191b      	adds	r3, r3, r4
    4cce:	0c15      	lsrs	r5, r2, #16
    4cd0:	18eb      	adds	r3, r5, r3
    4cd2:	429c      	cmp	r4, r3
    4cd4:	d903      	bls.n	4cde <__aeabi_ddiv+0x356>
    4cd6:	2480      	movs	r4, #128	; 0x80
    4cd8:	0264      	lsls	r4, r4, #9
    4cda:	46a4      	mov	ip, r4
    4cdc:	4460      	add	r0, ip
    4cde:	0c1c      	lsrs	r4, r3, #16
    4ce0:	0415      	lsls	r5, r2, #16
    4ce2:	041b      	lsls	r3, r3, #16
    4ce4:	0c2d      	lsrs	r5, r5, #16
    4ce6:	1820      	adds	r0, r4, r0
    4ce8:	195d      	adds	r5, r3, r5
    4cea:	4281      	cmp	r1, r0
    4cec:	d377      	bcc.n	4dde <__aeabi_ddiv+0x456>
    4cee:	d073      	beq.n	4dd8 <__aeabi_ddiv+0x450>
    4cf0:	1a0c      	subs	r4, r1, r0
    4cf2:	4aa2      	ldr	r2, [pc, #648]	; (4f7c <__aeabi_ddiv+0x5f4>)
    4cf4:	1b7d      	subs	r5, r7, r5
    4cf6:	42af      	cmp	r7, r5
    4cf8:	41bf      	sbcs	r7, r7
    4cfa:	4694      	mov	ip, r2
    4cfc:	9b00      	ldr	r3, [sp, #0]
    4cfe:	427f      	negs	r7, r7
    4d00:	4463      	add	r3, ip
    4d02:	1be0      	subs	r0, r4, r7
    4d04:	001c      	movs	r4, r3
    4d06:	4286      	cmp	r6, r0
    4d08:	d100      	bne.n	4d0c <__aeabi_ddiv+0x384>
    4d0a:	e0db      	b.n	4ec4 <__aeabi_ddiv+0x53c>
    4d0c:	9901      	ldr	r1, [sp, #4]
    4d0e:	f7fe fbb1 	bl	3474 <__aeabi_uidivmod>
    4d12:	464a      	mov	r2, r9
    4d14:	4342      	muls	r2, r0
    4d16:	040b      	lsls	r3, r1, #16
    4d18:	0c29      	lsrs	r1, r5, #16
    4d1a:	0007      	movs	r7, r0
    4d1c:	4319      	orrs	r1, r3
    4d1e:	428a      	cmp	r2, r1
    4d20:	d907      	bls.n	4d32 <__aeabi_ddiv+0x3aa>
    4d22:	1989      	adds	r1, r1, r6
    4d24:	3f01      	subs	r7, #1
    4d26:	428e      	cmp	r6, r1
    4d28:	d803      	bhi.n	4d32 <__aeabi_ddiv+0x3aa>
    4d2a:	428a      	cmp	r2, r1
    4d2c:	d901      	bls.n	4d32 <__aeabi_ddiv+0x3aa>
    4d2e:	1e87      	subs	r7, r0, #2
    4d30:	1989      	adds	r1, r1, r6
    4d32:	1a88      	subs	r0, r1, r2
    4d34:	9901      	ldr	r1, [sp, #4]
    4d36:	f7fe fb9d 	bl	3474 <__aeabi_uidivmod>
    4d3a:	0409      	lsls	r1, r1, #16
    4d3c:	464a      	mov	r2, r9
    4d3e:	4689      	mov	r9, r1
    4d40:	0429      	lsls	r1, r5, #16
    4d42:	464d      	mov	r5, r9
    4d44:	4342      	muls	r2, r0
    4d46:	0c09      	lsrs	r1, r1, #16
    4d48:	0003      	movs	r3, r0
    4d4a:	4329      	orrs	r1, r5
    4d4c:	428a      	cmp	r2, r1
    4d4e:	d907      	bls.n	4d60 <__aeabi_ddiv+0x3d8>
    4d50:	1989      	adds	r1, r1, r6
    4d52:	3b01      	subs	r3, #1
    4d54:	428e      	cmp	r6, r1
    4d56:	d803      	bhi.n	4d60 <__aeabi_ddiv+0x3d8>
    4d58:	428a      	cmp	r2, r1
    4d5a:	d901      	bls.n	4d60 <__aeabi_ddiv+0x3d8>
    4d5c:	1e83      	subs	r3, r0, #2
    4d5e:	1989      	adds	r1, r1, r6
    4d60:	043f      	lsls	r7, r7, #16
    4d62:	1a89      	subs	r1, r1, r2
    4d64:	003a      	movs	r2, r7
    4d66:	9f03      	ldr	r7, [sp, #12]
    4d68:	431a      	orrs	r2, r3
    4d6a:	0038      	movs	r0, r7
    4d6c:	0413      	lsls	r3, r2, #16
    4d6e:	0c1b      	lsrs	r3, r3, #16
    4d70:	4358      	muls	r0, r3
    4d72:	4681      	mov	r9, r0
    4d74:	9802      	ldr	r0, [sp, #8]
    4d76:	0c15      	lsrs	r5, r2, #16
    4d78:	436f      	muls	r7, r5
    4d7a:	4343      	muls	r3, r0
    4d7c:	4345      	muls	r5, r0
    4d7e:	4648      	mov	r0, r9
    4d80:	0c00      	lsrs	r0, r0, #16
    4d82:	4684      	mov	ip, r0
    4d84:	19db      	adds	r3, r3, r7
    4d86:	4463      	add	r3, ip
    4d88:	429f      	cmp	r7, r3
    4d8a:	d903      	bls.n	4d94 <__aeabi_ddiv+0x40c>
    4d8c:	2080      	movs	r0, #128	; 0x80
    4d8e:	0240      	lsls	r0, r0, #9
    4d90:	4684      	mov	ip, r0
    4d92:	4465      	add	r5, ip
    4d94:	4648      	mov	r0, r9
    4d96:	0c1f      	lsrs	r7, r3, #16
    4d98:	0400      	lsls	r0, r0, #16
    4d9a:	041b      	lsls	r3, r3, #16
    4d9c:	0c00      	lsrs	r0, r0, #16
    4d9e:	197d      	adds	r5, r7, r5
    4da0:	1818      	adds	r0, r3, r0
    4da2:	42a9      	cmp	r1, r5
    4da4:	d200      	bcs.n	4da8 <__aeabi_ddiv+0x420>
    4da6:	e084      	b.n	4eb2 <__aeabi_ddiv+0x52a>
    4da8:	d100      	bne.n	4dac <__aeabi_ddiv+0x424>
    4daa:	e07f      	b.n	4eac <__aeabi_ddiv+0x524>
    4dac:	2301      	movs	r3, #1
    4dae:	431a      	orrs	r2, r3
    4db0:	e657      	b.n	4a62 <__aeabi_ddiv+0xda>
    4db2:	2380      	movs	r3, #128	; 0x80
    4db4:	464a      	mov	r2, r9
    4db6:	031b      	lsls	r3, r3, #12
    4db8:	4313      	orrs	r3, r2
    4dba:	031b      	lsls	r3, r3, #12
    4dbc:	0b1b      	lsrs	r3, r3, #12
    4dbe:	46aa      	mov	sl, r5
    4dc0:	4a6f      	ldr	r2, [pc, #444]	; (4f80 <__aeabi_ddiv+0x5f8>)
    4dc2:	e66f      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4dc4:	42ba      	cmp	r2, r7
    4dc6:	d900      	bls.n	4dca <__aeabi_ddiv+0x442>
    4dc8:	e735      	b.n	4c36 <__aeabi_ddiv+0x2ae>
    4dca:	464b      	mov	r3, r9
    4dcc:	07dc      	lsls	r4, r3, #31
    4dce:	0858      	lsrs	r0, r3, #1
    4dd0:	087b      	lsrs	r3, r7, #1
    4dd2:	431c      	orrs	r4, r3
    4dd4:	07ff      	lsls	r7, r7, #31
    4dd6:	e734      	b.n	4c42 <__aeabi_ddiv+0x2ba>
    4dd8:	2400      	movs	r4, #0
    4dda:	42af      	cmp	r7, r5
    4ddc:	d289      	bcs.n	4cf2 <__aeabi_ddiv+0x36a>
    4dde:	4447      	add	r7, r8
    4de0:	4547      	cmp	r7, r8
    4de2:	41a4      	sbcs	r4, r4
    4de4:	465b      	mov	r3, fp
    4de6:	4264      	negs	r4, r4
    4de8:	19a4      	adds	r4, r4, r6
    4dea:	1864      	adds	r4, r4, r1
    4dec:	3b01      	subs	r3, #1
    4dee:	42a6      	cmp	r6, r4
    4df0:	d21e      	bcs.n	4e30 <__aeabi_ddiv+0x4a8>
    4df2:	42a0      	cmp	r0, r4
    4df4:	d86d      	bhi.n	4ed2 <__aeabi_ddiv+0x54a>
    4df6:	d100      	bne.n	4dfa <__aeabi_ddiv+0x472>
    4df8:	e0b6      	b.n	4f68 <__aeabi_ddiv+0x5e0>
    4dfa:	1a24      	subs	r4, r4, r0
    4dfc:	469b      	mov	fp, r3
    4dfe:	e778      	b.n	4cf2 <__aeabi_ddiv+0x36a>
    4e00:	0003      	movs	r3, r0
    4e02:	465a      	mov	r2, fp
    4e04:	3b28      	subs	r3, #40	; 0x28
    4e06:	409a      	lsls	r2, r3
    4e08:	2700      	movs	r7, #0
    4e0a:	4691      	mov	r9, r2
    4e0c:	e688      	b.n	4b20 <__aeabi_ddiv+0x198>
    4e0e:	4658      	mov	r0, fp
    4e10:	f7fe fbae 	bl	3570 <__clzsi2>
    4e14:	3020      	adds	r0, #32
    4e16:	e672      	b.n	4afe <__aeabi_ddiv+0x176>
    4e18:	0003      	movs	r3, r0
    4e1a:	4652      	mov	r2, sl
    4e1c:	3b28      	subs	r3, #40	; 0x28
    4e1e:	409a      	lsls	r2, r3
    4e20:	4693      	mov	fp, r2
    4e22:	2200      	movs	r2, #0
    4e24:	e6b4      	b.n	4b90 <__aeabi_ddiv+0x208>
    4e26:	4650      	mov	r0, sl
    4e28:	f7fe fba2 	bl	3570 <__clzsi2>
    4e2c:	3020      	adds	r0, #32
    4e2e:	e69a      	b.n	4b66 <__aeabi_ddiv+0x1de>
    4e30:	42a6      	cmp	r6, r4
    4e32:	d1e2      	bne.n	4dfa <__aeabi_ddiv+0x472>
    4e34:	45b8      	cmp	r8, r7
    4e36:	d9dc      	bls.n	4df2 <__aeabi_ddiv+0x46a>
    4e38:	1a34      	subs	r4, r6, r0
    4e3a:	469b      	mov	fp, r3
    4e3c:	e759      	b.n	4cf2 <__aeabi_ddiv+0x36a>
    4e3e:	2b1f      	cmp	r3, #31
    4e40:	dc65      	bgt.n	4f0e <__aeabi_ddiv+0x586>
    4e42:	4c50      	ldr	r4, [pc, #320]	; (4f84 <__aeabi_ddiv+0x5fc>)
    4e44:	9900      	ldr	r1, [sp, #0]
    4e46:	46a4      	mov	ip, r4
    4e48:	465c      	mov	r4, fp
    4e4a:	4461      	add	r1, ip
    4e4c:	0008      	movs	r0, r1
    4e4e:	408c      	lsls	r4, r1
    4e50:	0011      	movs	r1, r2
    4e52:	4082      	lsls	r2, r0
    4e54:	40d9      	lsrs	r1, r3
    4e56:	1e50      	subs	r0, r2, #1
    4e58:	4182      	sbcs	r2, r0
    4e5a:	430c      	orrs	r4, r1
    4e5c:	4314      	orrs	r4, r2
    4e5e:	465a      	mov	r2, fp
    4e60:	40da      	lsrs	r2, r3
    4e62:	0013      	movs	r3, r2
    4e64:	0762      	lsls	r2, r4, #29
    4e66:	d009      	beq.n	4e7c <__aeabi_ddiv+0x4f4>
    4e68:	220f      	movs	r2, #15
    4e6a:	4022      	ands	r2, r4
    4e6c:	2a04      	cmp	r2, #4
    4e6e:	d005      	beq.n	4e7c <__aeabi_ddiv+0x4f4>
    4e70:	0022      	movs	r2, r4
    4e72:	1d14      	adds	r4, r2, #4
    4e74:	4294      	cmp	r4, r2
    4e76:	4189      	sbcs	r1, r1
    4e78:	4249      	negs	r1, r1
    4e7a:	185b      	adds	r3, r3, r1
    4e7c:	021a      	lsls	r2, r3, #8
    4e7e:	d562      	bpl.n	4f46 <__aeabi_ddiv+0x5be>
    4e80:	2201      	movs	r2, #1
    4e82:	2300      	movs	r3, #0
    4e84:	2700      	movs	r7, #0
    4e86:	e60d      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4e88:	428a      	cmp	r2, r1
    4e8a:	d800      	bhi.n	4e8e <__aeabi_ddiv+0x506>
    4e8c:	e70a      	b.n	4ca4 <__aeabi_ddiv+0x31c>
    4e8e:	1e83      	subs	r3, r0, #2
    4e90:	1989      	adds	r1, r1, r6
    4e92:	e707      	b.n	4ca4 <__aeabi_ddiv+0x31c>
    4e94:	230f      	movs	r3, #15
    4e96:	4013      	ands	r3, r2
    4e98:	2b04      	cmp	r3, #4
    4e9a:	d100      	bne.n	4e9e <__aeabi_ddiv+0x516>
    4e9c:	e5e6      	b.n	4a6c <__aeabi_ddiv+0xe4>
    4e9e:	1d17      	adds	r7, r2, #4
    4ea0:	4297      	cmp	r7, r2
    4ea2:	4192      	sbcs	r2, r2
    4ea4:	4253      	negs	r3, r2
    4ea6:	449b      	add	fp, r3
    4ea8:	08fa      	lsrs	r2, r7, #3
    4eaa:	e5e0      	b.n	4a6e <__aeabi_ddiv+0xe6>
    4eac:	2800      	cmp	r0, #0
    4eae:	d100      	bne.n	4eb2 <__aeabi_ddiv+0x52a>
    4eb0:	e5d7      	b.n	4a62 <__aeabi_ddiv+0xda>
    4eb2:	1871      	adds	r1, r6, r1
    4eb4:	1e53      	subs	r3, r2, #1
    4eb6:	42b1      	cmp	r1, r6
    4eb8:	d327      	bcc.n	4f0a <__aeabi_ddiv+0x582>
    4eba:	42a9      	cmp	r1, r5
    4ebc:	d315      	bcc.n	4eea <__aeabi_ddiv+0x562>
    4ebe:	d058      	beq.n	4f72 <__aeabi_ddiv+0x5ea>
    4ec0:	001a      	movs	r2, r3
    4ec2:	e773      	b.n	4dac <__aeabi_ddiv+0x424>
    4ec4:	2b00      	cmp	r3, #0
    4ec6:	dc00      	bgt.n	4eca <__aeabi_ddiv+0x542>
    4ec8:	e604      	b.n	4ad4 <__aeabi_ddiv+0x14c>
    4eca:	2301      	movs	r3, #1
    4ecc:	2200      	movs	r2, #0
    4ece:	449b      	add	fp, r3
    4ed0:	e5cd      	b.n	4a6e <__aeabi_ddiv+0xe6>
    4ed2:	2302      	movs	r3, #2
    4ed4:	4447      	add	r7, r8
    4ed6:	4547      	cmp	r7, r8
    4ed8:	4189      	sbcs	r1, r1
    4eda:	425b      	negs	r3, r3
    4edc:	469c      	mov	ip, r3
    4ede:	4249      	negs	r1, r1
    4ee0:	1989      	adds	r1, r1, r6
    4ee2:	190c      	adds	r4, r1, r4
    4ee4:	44e3      	add	fp, ip
    4ee6:	1a24      	subs	r4, r4, r0
    4ee8:	e703      	b.n	4cf2 <__aeabi_ddiv+0x36a>
    4eea:	4643      	mov	r3, r8
    4eec:	005f      	lsls	r7, r3, #1
    4eee:	4547      	cmp	r7, r8
    4ef0:	419b      	sbcs	r3, r3
    4ef2:	46b8      	mov	r8, r7
    4ef4:	425b      	negs	r3, r3
    4ef6:	199e      	adds	r6, r3, r6
    4ef8:	3a02      	subs	r2, #2
    4efa:	1989      	adds	r1, r1, r6
    4efc:	42a9      	cmp	r1, r5
    4efe:	d000      	beq.n	4f02 <__aeabi_ddiv+0x57a>
    4f00:	e754      	b.n	4dac <__aeabi_ddiv+0x424>
    4f02:	4540      	cmp	r0, r8
    4f04:	d000      	beq.n	4f08 <__aeabi_ddiv+0x580>
    4f06:	e751      	b.n	4dac <__aeabi_ddiv+0x424>
    4f08:	e5ab      	b.n	4a62 <__aeabi_ddiv+0xda>
    4f0a:	001a      	movs	r2, r3
    4f0c:	e7f6      	b.n	4efc <__aeabi_ddiv+0x574>
    4f0e:	211f      	movs	r1, #31
    4f10:	465f      	mov	r7, fp
    4f12:	4249      	negs	r1, r1
    4f14:	1b0c      	subs	r4, r1, r4
    4f16:	40e7      	lsrs	r7, r4
    4f18:	2b20      	cmp	r3, #32
    4f1a:	d007      	beq.n	4f2c <__aeabi_ddiv+0x5a4>
    4f1c:	491a      	ldr	r1, [pc, #104]	; (4f88 <__aeabi_ddiv+0x600>)
    4f1e:	9b00      	ldr	r3, [sp, #0]
    4f20:	468c      	mov	ip, r1
    4f22:	4463      	add	r3, ip
    4f24:	0018      	movs	r0, r3
    4f26:	465b      	mov	r3, fp
    4f28:	4083      	lsls	r3, r0
    4f2a:	431a      	orrs	r2, r3
    4f2c:	1e50      	subs	r0, r2, #1
    4f2e:	4182      	sbcs	r2, r0
    4f30:	433a      	orrs	r2, r7
    4f32:	2707      	movs	r7, #7
    4f34:	2300      	movs	r3, #0
    4f36:	4017      	ands	r7, r2
    4f38:	d009      	beq.n	4f4e <__aeabi_ddiv+0x5c6>
    4f3a:	210f      	movs	r1, #15
    4f3c:	2300      	movs	r3, #0
    4f3e:	4011      	ands	r1, r2
    4f40:	0014      	movs	r4, r2
    4f42:	2904      	cmp	r1, #4
    4f44:	d195      	bne.n	4e72 <__aeabi_ddiv+0x4ea>
    4f46:	0022      	movs	r2, r4
    4f48:	075f      	lsls	r7, r3, #29
    4f4a:	025b      	lsls	r3, r3, #9
    4f4c:	0b1b      	lsrs	r3, r3, #12
    4f4e:	08d2      	lsrs	r2, r2, #3
    4f50:	4317      	orrs	r7, r2
    4f52:	2200      	movs	r2, #0
    4f54:	e5a6      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4f56:	2380      	movs	r3, #128	; 0x80
    4f58:	4659      	mov	r1, fp
    4f5a:	031b      	lsls	r3, r3, #12
    4f5c:	430b      	orrs	r3, r1
    4f5e:	031b      	lsls	r3, r3, #12
    4f60:	0017      	movs	r7, r2
    4f62:	0b1b      	lsrs	r3, r3, #12
    4f64:	4a06      	ldr	r2, [pc, #24]	; (4f80 <__aeabi_ddiv+0x5f8>)
    4f66:	e59d      	b.n	4aa4 <__aeabi_ddiv+0x11c>
    4f68:	42bd      	cmp	r5, r7
    4f6a:	d8b2      	bhi.n	4ed2 <__aeabi_ddiv+0x54a>
    4f6c:	469b      	mov	fp, r3
    4f6e:	2400      	movs	r4, #0
    4f70:	e6bf      	b.n	4cf2 <__aeabi_ddiv+0x36a>
    4f72:	4580      	cmp	r8, r0
    4f74:	d3b9      	bcc.n	4eea <__aeabi_ddiv+0x562>
    4f76:	001a      	movs	r2, r3
    4f78:	e7c3      	b.n	4f02 <__aeabi_ddiv+0x57a>
    4f7a:	46c0      	nop			; (mov r8, r8)
    4f7c:	000003ff 	.word	0x000003ff
    4f80:	000007ff 	.word	0x000007ff
    4f84:	0000041e 	.word	0x0000041e
    4f88:	0000043e 	.word	0x0000043e

00004f8c <__eqdf2>:
    4f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f8e:	464f      	mov	r7, r9
    4f90:	4646      	mov	r6, r8
    4f92:	46d6      	mov	lr, sl
    4f94:	4684      	mov	ip, r0
    4f96:	b5c0      	push	{r6, r7, lr}
    4f98:	4680      	mov	r8, r0
    4f9a:	4e19      	ldr	r6, [pc, #100]	; (5000 <__eqdf2+0x74>)
    4f9c:	0318      	lsls	r0, r3, #12
    4f9e:	030f      	lsls	r7, r1, #12
    4fa0:	004d      	lsls	r5, r1, #1
    4fa2:	0b00      	lsrs	r0, r0, #12
    4fa4:	005c      	lsls	r4, r3, #1
    4fa6:	4682      	mov	sl, r0
    4fa8:	0b3f      	lsrs	r7, r7, #12
    4faa:	0d6d      	lsrs	r5, r5, #21
    4fac:	0fc9      	lsrs	r1, r1, #31
    4fae:	4691      	mov	r9, r2
    4fb0:	0d64      	lsrs	r4, r4, #21
    4fb2:	0fdb      	lsrs	r3, r3, #31
    4fb4:	2001      	movs	r0, #1
    4fb6:	42b5      	cmp	r5, r6
    4fb8:	d00a      	beq.n	4fd0 <__eqdf2+0x44>
    4fba:	42b4      	cmp	r4, r6
    4fbc:	d003      	beq.n	4fc6 <__eqdf2+0x3a>
    4fbe:	42a5      	cmp	r5, r4
    4fc0:	d101      	bne.n	4fc6 <__eqdf2+0x3a>
    4fc2:	4557      	cmp	r7, sl
    4fc4:	d00c      	beq.n	4fe0 <__eqdf2+0x54>
    4fc6:	bc1c      	pop	{r2, r3, r4}
    4fc8:	4690      	mov	r8, r2
    4fca:	4699      	mov	r9, r3
    4fcc:	46a2      	mov	sl, r4
    4fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fd0:	4666      	mov	r6, ip
    4fd2:	433e      	orrs	r6, r7
    4fd4:	d1f7      	bne.n	4fc6 <__eqdf2+0x3a>
    4fd6:	42ac      	cmp	r4, r5
    4fd8:	d1f5      	bne.n	4fc6 <__eqdf2+0x3a>
    4fda:	4654      	mov	r4, sl
    4fdc:	4314      	orrs	r4, r2
    4fde:	d1f2      	bne.n	4fc6 <__eqdf2+0x3a>
    4fe0:	2001      	movs	r0, #1
    4fe2:	45c8      	cmp	r8, r9
    4fe4:	d1ef      	bne.n	4fc6 <__eqdf2+0x3a>
    4fe6:	4299      	cmp	r1, r3
    4fe8:	d007      	beq.n	4ffa <__eqdf2+0x6e>
    4fea:	2d00      	cmp	r5, #0
    4fec:	d1eb      	bne.n	4fc6 <__eqdf2+0x3a>
    4fee:	4663      	mov	r3, ip
    4ff0:	431f      	orrs	r7, r3
    4ff2:	0038      	movs	r0, r7
    4ff4:	1e47      	subs	r7, r0, #1
    4ff6:	41b8      	sbcs	r0, r7
    4ff8:	e7e5      	b.n	4fc6 <__eqdf2+0x3a>
    4ffa:	2000      	movs	r0, #0
    4ffc:	e7e3      	b.n	4fc6 <__eqdf2+0x3a>
    4ffe:	46c0      	nop			; (mov r8, r8)
    5000:	000007ff 	.word	0x000007ff

00005004 <__gedf2>:
    5004:	b5f0      	push	{r4, r5, r6, r7, lr}
    5006:	464f      	mov	r7, r9
    5008:	4646      	mov	r6, r8
    500a:	46d6      	mov	lr, sl
    500c:	004d      	lsls	r5, r1, #1
    500e:	b5c0      	push	{r6, r7, lr}
    5010:	030e      	lsls	r6, r1, #12
    5012:	0fc9      	lsrs	r1, r1, #31
    5014:	468a      	mov	sl, r1
    5016:	492c      	ldr	r1, [pc, #176]	; (50c8 <__gedf2+0xc4>)
    5018:	031f      	lsls	r7, r3, #12
    501a:	005c      	lsls	r4, r3, #1
    501c:	4680      	mov	r8, r0
    501e:	0b36      	lsrs	r6, r6, #12
    5020:	0d6d      	lsrs	r5, r5, #21
    5022:	4691      	mov	r9, r2
    5024:	0b3f      	lsrs	r7, r7, #12
    5026:	0d64      	lsrs	r4, r4, #21
    5028:	0fdb      	lsrs	r3, r3, #31
    502a:	428d      	cmp	r5, r1
    502c:	d01e      	beq.n	506c <__gedf2+0x68>
    502e:	428c      	cmp	r4, r1
    5030:	d016      	beq.n	5060 <__gedf2+0x5c>
    5032:	2d00      	cmp	r5, #0
    5034:	d11e      	bne.n	5074 <__gedf2+0x70>
    5036:	4330      	orrs	r0, r6
    5038:	4684      	mov	ip, r0
    503a:	2c00      	cmp	r4, #0
    503c:	d101      	bne.n	5042 <__gedf2+0x3e>
    503e:	433a      	orrs	r2, r7
    5040:	d023      	beq.n	508a <__gedf2+0x86>
    5042:	4662      	mov	r2, ip
    5044:	2a00      	cmp	r2, #0
    5046:	d01a      	beq.n	507e <__gedf2+0x7a>
    5048:	459a      	cmp	sl, r3
    504a:	d029      	beq.n	50a0 <__gedf2+0x9c>
    504c:	4651      	mov	r1, sl
    504e:	2002      	movs	r0, #2
    5050:	3901      	subs	r1, #1
    5052:	4008      	ands	r0, r1
    5054:	3801      	subs	r0, #1
    5056:	bc1c      	pop	{r2, r3, r4}
    5058:	4690      	mov	r8, r2
    505a:	4699      	mov	r9, r3
    505c:	46a2      	mov	sl, r4
    505e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5060:	0039      	movs	r1, r7
    5062:	4311      	orrs	r1, r2
    5064:	d0e5      	beq.n	5032 <__gedf2+0x2e>
    5066:	2002      	movs	r0, #2
    5068:	4240      	negs	r0, r0
    506a:	e7f4      	b.n	5056 <__gedf2+0x52>
    506c:	4330      	orrs	r0, r6
    506e:	d1fa      	bne.n	5066 <__gedf2+0x62>
    5070:	42ac      	cmp	r4, r5
    5072:	d00f      	beq.n	5094 <__gedf2+0x90>
    5074:	2c00      	cmp	r4, #0
    5076:	d10f      	bne.n	5098 <__gedf2+0x94>
    5078:	433a      	orrs	r2, r7
    507a:	d0e7      	beq.n	504c <__gedf2+0x48>
    507c:	e00c      	b.n	5098 <__gedf2+0x94>
    507e:	2201      	movs	r2, #1
    5080:	3b01      	subs	r3, #1
    5082:	4393      	bics	r3, r2
    5084:	0018      	movs	r0, r3
    5086:	3001      	adds	r0, #1
    5088:	e7e5      	b.n	5056 <__gedf2+0x52>
    508a:	4663      	mov	r3, ip
    508c:	2000      	movs	r0, #0
    508e:	2b00      	cmp	r3, #0
    5090:	d0e1      	beq.n	5056 <__gedf2+0x52>
    5092:	e7db      	b.n	504c <__gedf2+0x48>
    5094:	433a      	orrs	r2, r7
    5096:	d1e6      	bne.n	5066 <__gedf2+0x62>
    5098:	459a      	cmp	sl, r3
    509a:	d1d7      	bne.n	504c <__gedf2+0x48>
    509c:	42a5      	cmp	r5, r4
    509e:	dcd5      	bgt.n	504c <__gedf2+0x48>
    50a0:	42a5      	cmp	r5, r4
    50a2:	db05      	blt.n	50b0 <__gedf2+0xac>
    50a4:	42be      	cmp	r6, r7
    50a6:	d8d1      	bhi.n	504c <__gedf2+0x48>
    50a8:	d008      	beq.n	50bc <__gedf2+0xb8>
    50aa:	2000      	movs	r0, #0
    50ac:	42be      	cmp	r6, r7
    50ae:	d2d2      	bcs.n	5056 <__gedf2+0x52>
    50b0:	4650      	mov	r0, sl
    50b2:	2301      	movs	r3, #1
    50b4:	3801      	subs	r0, #1
    50b6:	4398      	bics	r0, r3
    50b8:	3001      	adds	r0, #1
    50ba:	e7cc      	b.n	5056 <__gedf2+0x52>
    50bc:	45c8      	cmp	r8, r9
    50be:	d8c5      	bhi.n	504c <__gedf2+0x48>
    50c0:	2000      	movs	r0, #0
    50c2:	45c8      	cmp	r8, r9
    50c4:	d3f4      	bcc.n	50b0 <__gedf2+0xac>
    50c6:	e7c6      	b.n	5056 <__gedf2+0x52>
    50c8:	000007ff 	.word	0x000007ff

000050cc <__ledf2>:
    50cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    50ce:	464f      	mov	r7, r9
    50d0:	4646      	mov	r6, r8
    50d2:	46d6      	mov	lr, sl
    50d4:	004d      	lsls	r5, r1, #1
    50d6:	b5c0      	push	{r6, r7, lr}
    50d8:	030e      	lsls	r6, r1, #12
    50da:	0fc9      	lsrs	r1, r1, #31
    50dc:	468a      	mov	sl, r1
    50de:	492e      	ldr	r1, [pc, #184]	; (5198 <__ledf2+0xcc>)
    50e0:	031f      	lsls	r7, r3, #12
    50e2:	005c      	lsls	r4, r3, #1
    50e4:	4680      	mov	r8, r0
    50e6:	0b36      	lsrs	r6, r6, #12
    50e8:	0d6d      	lsrs	r5, r5, #21
    50ea:	4691      	mov	r9, r2
    50ec:	0b3f      	lsrs	r7, r7, #12
    50ee:	0d64      	lsrs	r4, r4, #21
    50f0:	0fdb      	lsrs	r3, r3, #31
    50f2:	428d      	cmp	r5, r1
    50f4:	d018      	beq.n	5128 <__ledf2+0x5c>
    50f6:	428c      	cmp	r4, r1
    50f8:	d011      	beq.n	511e <__ledf2+0x52>
    50fa:	2d00      	cmp	r5, #0
    50fc:	d118      	bne.n	5130 <__ledf2+0x64>
    50fe:	4330      	orrs	r0, r6
    5100:	4684      	mov	ip, r0
    5102:	2c00      	cmp	r4, #0
    5104:	d11e      	bne.n	5144 <__ledf2+0x78>
    5106:	433a      	orrs	r2, r7
    5108:	d11c      	bne.n	5144 <__ledf2+0x78>
    510a:	4663      	mov	r3, ip
    510c:	2000      	movs	r0, #0
    510e:	2b00      	cmp	r3, #0
    5110:	d030      	beq.n	5174 <__ledf2+0xa8>
    5112:	4651      	mov	r1, sl
    5114:	2002      	movs	r0, #2
    5116:	3901      	subs	r1, #1
    5118:	4008      	ands	r0, r1
    511a:	3801      	subs	r0, #1
    511c:	e02a      	b.n	5174 <__ledf2+0xa8>
    511e:	0039      	movs	r1, r7
    5120:	4311      	orrs	r1, r2
    5122:	d0ea      	beq.n	50fa <__ledf2+0x2e>
    5124:	2002      	movs	r0, #2
    5126:	e025      	b.n	5174 <__ledf2+0xa8>
    5128:	4330      	orrs	r0, r6
    512a:	d1fb      	bne.n	5124 <__ledf2+0x58>
    512c:	42ac      	cmp	r4, r5
    512e:	d026      	beq.n	517e <__ledf2+0xb2>
    5130:	2c00      	cmp	r4, #0
    5132:	d126      	bne.n	5182 <__ledf2+0xb6>
    5134:	433a      	orrs	r2, r7
    5136:	d124      	bne.n	5182 <__ledf2+0xb6>
    5138:	4651      	mov	r1, sl
    513a:	2002      	movs	r0, #2
    513c:	3901      	subs	r1, #1
    513e:	4008      	ands	r0, r1
    5140:	3801      	subs	r0, #1
    5142:	e017      	b.n	5174 <__ledf2+0xa8>
    5144:	4662      	mov	r2, ip
    5146:	2a00      	cmp	r2, #0
    5148:	d00f      	beq.n	516a <__ledf2+0x9e>
    514a:	459a      	cmp	sl, r3
    514c:	d1e1      	bne.n	5112 <__ledf2+0x46>
    514e:	42a5      	cmp	r5, r4
    5150:	db05      	blt.n	515e <__ledf2+0x92>
    5152:	42be      	cmp	r6, r7
    5154:	d8dd      	bhi.n	5112 <__ledf2+0x46>
    5156:	d019      	beq.n	518c <__ledf2+0xc0>
    5158:	2000      	movs	r0, #0
    515a:	42be      	cmp	r6, r7
    515c:	d20a      	bcs.n	5174 <__ledf2+0xa8>
    515e:	4650      	mov	r0, sl
    5160:	2301      	movs	r3, #1
    5162:	3801      	subs	r0, #1
    5164:	4398      	bics	r0, r3
    5166:	3001      	adds	r0, #1
    5168:	e004      	b.n	5174 <__ledf2+0xa8>
    516a:	2201      	movs	r2, #1
    516c:	3b01      	subs	r3, #1
    516e:	4393      	bics	r3, r2
    5170:	0018      	movs	r0, r3
    5172:	3001      	adds	r0, #1
    5174:	bc1c      	pop	{r2, r3, r4}
    5176:	4690      	mov	r8, r2
    5178:	4699      	mov	r9, r3
    517a:	46a2      	mov	sl, r4
    517c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    517e:	433a      	orrs	r2, r7
    5180:	d1d0      	bne.n	5124 <__ledf2+0x58>
    5182:	459a      	cmp	sl, r3
    5184:	d1c5      	bne.n	5112 <__ledf2+0x46>
    5186:	42a5      	cmp	r5, r4
    5188:	dcc3      	bgt.n	5112 <__ledf2+0x46>
    518a:	e7e0      	b.n	514e <__ledf2+0x82>
    518c:	45c8      	cmp	r8, r9
    518e:	d8c0      	bhi.n	5112 <__ledf2+0x46>
    5190:	2000      	movs	r0, #0
    5192:	45c8      	cmp	r8, r9
    5194:	d3e3      	bcc.n	515e <__ledf2+0x92>
    5196:	e7ed      	b.n	5174 <__ledf2+0xa8>
    5198:	000007ff 	.word	0x000007ff

0000519c <__aeabi_dmul>:
    519c:	b5f0      	push	{r4, r5, r6, r7, lr}
    519e:	4657      	mov	r7, sl
    51a0:	46de      	mov	lr, fp
    51a2:	464e      	mov	r6, r9
    51a4:	4645      	mov	r5, r8
    51a6:	b5e0      	push	{r5, r6, r7, lr}
    51a8:	4683      	mov	fp, r0
    51aa:	0006      	movs	r6, r0
    51ac:	030f      	lsls	r7, r1, #12
    51ae:	0048      	lsls	r0, r1, #1
    51b0:	b087      	sub	sp, #28
    51b2:	4692      	mov	sl, r2
    51b4:	001d      	movs	r5, r3
    51b6:	0b3f      	lsrs	r7, r7, #12
    51b8:	0d40      	lsrs	r0, r0, #21
    51ba:	0fcc      	lsrs	r4, r1, #31
    51bc:	2800      	cmp	r0, #0
    51be:	d100      	bne.n	51c2 <__aeabi_dmul+0x26>
    51c0:	e06f      	b.n	52a2 <__aeabi_dmul+0x106>
    51c2:	4bde      	ldr	r3, [pc, #888]	; (553c <__aeabi_dmul+0x3a0>)
    51c4:	4298      	cmp	r0, r3
    51c6:	d038      	beq.n	523a <__aeabi_dmul+0x9e>
    51c8:	2380      	movs	r3, #128	; 0x80
    51ca:	00ff      	lsls	r7, r7, #3
    51cc:	041b      	lsls	r3, r3, #16
    51ce:	431f      	orrs	r7, r3
    51d0:	0f73      	lsrs	r3, r6, #29
    51d2:	433b      	orrs	r3, r7
    51d4:	9301      	str	r3, [sp, #4]
    51d6:	4bda      	ldr	r3, [pc, #872]	; (5540 <__aeabi_dmul+0x3a4>)
    51d8:	2700      	movs	r7, #0
    51da:	4699      	mov	r9, r3
    51dc:	2300      	movs	r3, #0
    51de:	469b      	mov	fp, r3
    51e0:	00f6      	lsls	r6, r6, #3
    51e2:	4481      	add	r9, r0
    51e4:	032b      	lsls	r3, r5, #12
    51e6:	0069      	lsls	r1, r5, #1
    51e8:	0b1b      	lsrs	r3, r3, #12
    51ea:	4652      	mov	r2, sl
    51ec:	4698      	mov	r8, r3
    51ee:	0d49      	lsrs	r1, r1, #21
    51f0:	0fed      	lsrs	r5, r5, #31
    51f2:	2900      	cmp	r1, #0
    51f4:	d100      	bne.n	51f8 <__aeabi_dmul+0x5c>
    51f6:	e085      	b.n	5304 <__aeabi_dmul+0x168>
    51f8:	4bd0      	ldr	r3, [pc, #832]	; (553c <__aeabi_dmul+0x3a0>)
    51fa:	4299      	cmp	r1, r3
    51fc:	d100      	bne.n	5200 <__aeabi_dmul+0x64>
    51fe:	e073      	b.n	52e8 <__aeabi_dmul+0x14c>
    5200:	4643      	mov	r3, r8
    5202:	00da      	lsls	r2, r3, #3
    5204:	2380      	movs	r3, #128	; 0x80
    5206:	041b      	lsls	r3, r3, #16
    5208:	4313      	orrs	r3, r2
    520a:	4652      	mov	r2, sl
    520c:	48cc      	ldr	r0, [pc, #816]	; (5540 <__aeabi_dmul+0x3a4>)
    520e:	0f52      	lsrs	r2, r2, #29
    5210:	4684      	mov	ip, r0
    5212:	4313      	orrs	r3, r2
    5214:	4652      	mov	r2, sl
    5216:	2000      	movs	r0, #0
    5218:	4461      	add	r1, ip
    521a:	00d2      	lsls	r2, r2, #3
    521c:	4489      	add	r9, r1
    521e:	0021      	movs	r1, r4
    5220:	4069      	eors	r1, r5
    5222:	9100      	str	r1, [sp, #0]
    5224:	468c      	mov	ip, r1
    5226:	2101      	movs	r1, #1
    5228:	4449      	add	r1, r9
    522a:	468a      	mov	sl, r1
    522c:	2f0f      	cmp	r7, #15
    522e:	d900      	bls.n	5232 <__aeabi_dmul+0x96>
    5230:	e090      	b.n	5354 <__aeabi_dmul+0x1b8>
    5232:	49c4      	ldr	r1, [pc, #784]	; (5544 <__aeabi_dmul+0x3a8>)
    5234:	00bf      	lsls	r7, r7, #2
    5236:	59cf      	ldr	r7, [r1, r7]
    5238:	46bf      	mov	pc, r7
    523a:	465b      	mov	r3, fp
    523c:	433b      	orrs	r3, r7
    523e:	9301      	str	r3, [sp, #4]
    5240:	d000      	beq.n	5244 <__aeabi_dmul+0xa8>
    5242:	e16a      	b.n	551a <__aeabi_dmul+0x37e>
    5244:	2302      	movs	r3, #2
    5246:	2708      	movs	r7, #8
    5248:	2600      	movs	r6, #0
    524a:	4681      	mov	r9, r0
    524c:	469b      	mov	fp, r3
    524e:	e7c9      	b.n	51e4 <__aeabi_dmul+0x48>
    5250:	0032      	movs	r2, r6
    5252:	4658      	mov	r0, fp
    5254:	9b01      	ldr	r3, [sp, #4]
    5256:	4661      	mov	r1, ip
    5258:	9100      	str	r1, [sp, #0]
    525a:	2802      	cmp	r0, #2
    525c:	d100      	bne.n	5260 <__aeabi_dmul+0xc4>
    525e:	e075      	b.n	534c <__aeabi_dmul+0x1b0>
    5260:	2803      	cmp	r0, #3
    5262:	d100      	bne.n	5266 <__aeabi_dmul+0xca>
    5264:	e1fe      	b.n	5664 <__aeabi_dmul+0x4c8>
    5266:	2801      	cmp	r0, #1
    5268:	d000      	beq.n	526c <__aeabi_dmul+0xd0>
    526a:	e12c      	b.n	54c6 <__aeabi_dmul+0x32a>
    526c:	2300      	movs	r3, #0
    526e:	2700      	movs	r7, #0
    5270:	2600      	movs	r6, #0
    5272:	2500      	movs	r5, #0
    5274:	033f      	lsls	r7, r7, #12
    5276:	0d2a      	lsrs	r2, r5, #20
    5278:	0b3f      	lsrs	r7, r7, #12
    527a:	48b3      	ldr	r0, [pc, #716]	; (5548 <__aeabi_dmul+0x3ac>)
    527c:	0512      	lsls	r2, r2, #20
    527e:	433a      	orrs	r2, r7
    5280:	4002      	ands	r2, r0
    5282:	051b      	lsls	r3, r3, #20
    5284:	4313      	orrs	r3, r2
    5286:	9a00      	ldr	r2, [sp, #0]
    5288:	005b      	lsls	r3, r3, #1
    528a:	07d1      	lsls	r1, r2, #31
    528c:	085b      	lsrs	r3, r3, #1
    528e:	430b      	orrs	r3, r1
    5290:	0030      	movs	r0, r6
    5292:	0019      	movs	r1, r3
    5294:	b007      	add	sp, #28
    5296:	bc3c      	pop	{r2, r3, r4, r5}
    5298:	4690      	mov	r8, r2
    529a:	4699      	mov	r9, r3
    529c:	46a2      	mov	sl, r4
    529e:	46ab      	mov	fp, r5
    52a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52a2:	465b      	mov	r3, fp
    52a4:	433b      	orrs	r3, r7
    52a6:	9301      	str	r3, [sp, #4]
    52a8:	d100      	bne.n	52ac <__aeabi_dmul+0x110>
    52aa:	e12f      	b.n	550c <__aeabi_dmul+0x370>
    52ac:	2f00      	cmp	r7, #0
    52ae:	d100      	bne.n	52b2 <__aeabi_dmul+0x116>
    52b0:	e1a5      	b.n	55fe <__aeabi_dmul+0x462>
    52b2:	0038      	movs	r0, r7
    52b4:	f7fe f95c 	bl	3570 <__clzsi2>
    52b8:	0003      	movs	r3, r0
    52ba:	3b0b      	subs	r3, #11
    52bc:	2b1c      	cmp	r3, #28
    52be:	dd00      	ble.n	52c2 <__aeabi_dmul+0x126>
    52c0:	e196      	b.n	55f0 <__aeabi_dmul+0x454>
    52c2:	221d      	movs	r2, #29
    52c4:	1ad3      	subs	r3, r2, r3
    52c6:	465a      	mov	r2, fp
    52c8:	0001      	movs	r1, r0
    52ca:	40da      	lsrs	r2, r3
    52cc:	465e      	mov	r6, fp
    52ce:	3908      	subs	r1, #8
    52d0:	408f      	lsls	r7, r1
    52d2:	0013      	movs	r3, r2
    52d4:	408e      	lsls	r6, r1
    52d6:	433b      	orrs	r3, r7
    52d8:	9301      	str	r3, [sp, #4]
    52da:	4b9c      	ldr	r3, [pc, #624]	; (554c <__aeabi_dmul+0x3b0>)
    52dc:	2700      	movs	r7, #0
    52de:	1a1b      	subs	r3, r3, r0
    52e0:	4699      	mov	r9, r3
    52e2:	2300      	movs	r3, #0
    52e4:	469b      	mov	fp, r3
    52e6:	e77d      	b.n	51e4 <__aeabi_dmul+0x48>
    52e8:	4641      	mov	r1, r8
    52ea:	4653      	mov	r3, sl
    52ec:	430b      	orrs	r3, r1
    52ee:	4993      	ldr	r1, [pc, #588]	; (553c <__aeabi_dmul+0x3a0>)
    52f0:	468c      	mov	ip, r1
    52f2:	44e1      	add	r9, ip
    52f4:	2b00      	cmp	r3, #0
    52f6:	d000      	beq.n	52fa <__aeabi_dmul+0x15e>
    52f8:	e11a      	b.n	5530 <__aeabi_dmul+0x394>
    52fa:	2202      	movs	r2, #2
    52fc:	2002      	movs	r0, #2
    52fe:	4317      	orrs	r7, r2
    5300:	2200      	movs	r2, #0
    5302:	e78c      	b.n	521e <__aeabi_dmul+0x82>
    5304:	4313      	orrs	r3, r2
    5306:	d100      	bne.n	530a <__aeabi_dmul+0x16e>
    5308:	e10d      	b.n	5526 <__aeabi_dmul+0x38a>
    530a:	4643      	mov	r3, r8
    530c:	2b00      	cmp	r3, #0
    530e:	d100      	bne.n	5312 <__aeabi_dmul+0x176>
    5310:	e181      	b.n	5616 <__aeabi_dmul+0x47a>
    5312:	4640      	mov	r0, r8
    5314:	f7fe f92c 	bl	3570 <__clzsi2>
    5318:	0002      	movs	r2, r0
    531a:	3a0b      	subs	r2, #11
    531c:	2a1c      	cmp	r2, #28
    531e:	dd00      	ble.n	5322 <__aeabi_dmul+0x186>
    5320:	e172      	b.n	5608 <__aeabi_dmul+0x46c>
    5322:	0001      	movs	r1, r0
    5324:	4643      	mov	r3, r8
    5326:	3908      	subs	r1, #8
    5328:	408b      	lsls	r3, r1
    532a:	4698      	mov	r8, r3
    532c:	231d      	movs	r3, #29
    532e:	1a9a      	subs	r2, r3, r2
    5330:	4653      	mov	r3, sl
    5332:	40d3      	lsrs	r3, r2
    5334:	001a      	movs	r2, r3
    5336:	4643      	mov	r3, r8
    5338:	4313      	orrs	r3, r2
    533a:	4652      	mov	r2, sl
    533c:	408a      	lsls	r2, r1
    533e:	4649      	mov	r1, r9
    5340:	1a08      	subs	r0, r1, r0
    5342:	4982      	ldr	r1, [pc, #520]	; (554c <__aeabi_dmul+0x3b0>)
    5344:	4689      	mov	r9, r1
    5346:	4481      	add	r9, r0
    5348:	2000      	movs	r0, #0
    534a:	e768      	b.n	521e <__aeabi_dmul+0x82>
    534c:	4b7b      	ldr	r3, [pc, #492]	; (553c <__aeabi_dmul+0x3a0>)
    534e:	2700      	movs	r7, #0
    5350:	2600      	movs	r6, #0
    5352:	e78e      	b.n	5272 <__aeabi_dmul+0xd6>
    5354:	0c14      	lsrs	r4, r2, #16
    5356:	0412      	lsls	r2, r2, #16
    5358:	0c12      	lsrs	r2, r2, #16
    535a:	0011      	movs	r1, r2
    535c:	0c37      	lsrs	r7, r6, #16
    535e:	0436      	lsls	r6, r6, #16
    5360:	0c35      	lsrs	r5, r6, #16
    5362:	4379      	muls	r1, r7
    5364:	0028      	movs	r0, r5
    5366:	468c      	mov	ip, r1
    5368:	002e      	movs	r6, r5
    536a:	4360      	muls	r0, r4
    536c:	4460      	add	r0, ip
    536e:	4683      	mov	fp, r0
    5370:	4356      	muls	r6, r2
    5372:	0021      	movs	r1, r4
    5374:	0c30      	lsrs	r0, r6, #16
    5376:	4680      	mov	r8, r0
    5378:	4658      	mov	r0, fp
    537a:	4379      	muls	r1, r7
    537c:	4440      	add	r0, r8
    537e:	9102      	str	r1, [sp, #8]
    5380:	4584      	cmp	ip, r0
    5382:	d906      	bls.n	5392 <__aeabi_dmul+0x1f6>
    5384:	4688      	mov	r8, r1
    5386:	2180      	movs	r1, #128	; 0x80
    5388:	0249      	lsls	r1, r1, #9
    538a:	468c      	mov	ip, r1
    538c:	44e0      	add	r8, ip
    538e:	4641      	mov	r1, r8
    5390:	9102      	str	r1, [sp, #8]
    5392:	0436      	lsls	r6, r6, #16
    5394:	0c01      	lsrs	r1, r0, #16
    5396:	0c36      	lsrs	r6, r6, #16
    5398:	0400      	lsls	r0, r0, #16
    539a:	468b      	mov	fp, r1
    539c:	1981      	adds	r1, r0, r6
    539e:	0c1e      	lsrs	r6, r3, #16
    53a0:	041b      	lsls	r3, r3, #16
    53a2:	0c1b      	lsrs	r3, r3, #16
    53a4:	9103      	str	r1, [sp, #12]
    53a6:	0019      	movs	r1, r3
    53a8:	4379      	muls	r1, r7
    53aa:	468c      	mov	ip, r1
    53ac:	0028      	movs	r0, r5
    53ae:	4375      	muls	r5, r6
    53b0:	4465      	add	r5, ip
    53b2:	46a8      	mov	r8, r5
    53b4:	4358      	muls	r0, r3
    53b6:	0c05      	lsrs	r5, r0, #16
    53b8:	4445      	add	r5, r8
    53ba:	4377      	muls	r7, r6
    53bc:	42a9      	cmp	r1, r5
    53be:	d903      	bls.n	53c8 <__aeabi_dmul+0x22c>
    53c0:	2180      	movs	r1, #128	; 0x80
    53c2:	0249      	lsls	r1, r1, #9
    53c4:	468c      	mov	ip, r1
    53c6:	4467      	add	r7, ip
    53c8:	0c29      	lsrs	r1, r5, #16
    53ca:	468c      	mov	ip, r1
    53cc:	0039      	movs	r1, r7
    53ce:	0400      	lsls	r0, r0, #16
    53d0:	0c00      	lsrs	r0, r0, #16
    53d2:	042d      	lsls	r5, r5, #16
    53d4:	182d      	adds	r5, r5, r0
    53d6:	4461      	add	r1, ip
    53d8:	44ab      	add	fp, r5
    53da:	9105      	str	r1, [sp, #20]
    53dc:	4659      	mov	r1, fp
    53de:	9104      	str	r1, [sp, #16]
    53e0:	9901      	ldr	r1, [sp, #4]
    53e2:	040f      	lsls	r7, r1, #16
    53e4:	0c3f      	lsrs	r7, r7, #16
    53e6:	0c08      	lsrs	r0, r1, #16
    53e8:	0039      	movs	r1, r7
    53ea:	4351      	muls	r1, r2
    53ec:	4342      	muls	r2, r0
    53ee:	4690      	mov	r8, r2
    53f0:	0002      	movs	r2, r0
    53f2:	468c      	mov	ip, r1
    53f4:	0c09      	lsrs	r1, r1, #16
    53f6:	468b      	mov	fp, r1
    53f8:	4362      	muls	r2, r4
    53fa:	437c      	muls	r4, r7
    53fc:	4444      	add	r4, r8
    53fe:	445c      	add	r4, fp
    5400:	45a0      	cmp	r8, r4
    5402:	d903      	bls.n	540c <__aeabi_dmul+0x270>
    5404:	2180      	movs	r1, #128	; 0x80
    5406:	0249      	lsls	r1, r1, #9
    5408:	4688      	mov	r8, r1
    540a:	4442      	add	r2, r8
    540c:	0c21      	lsrs	r1, r4, #16
    540e:	4688      	mov	r8, r1
    5410:	4661      	mov	r1, ip
    5412:	0409      	lsls	r1, r1, #16
    5414:	0c09      	lsrs	r1, r1, #16
    5416:	468c      	mov	ip, r1
    5418:	0039      	movs	r1, r7
    541a:	4359      	muls	r1, r3
    541c:	4343      	muls	r3, r0
    541e:	4370      	muls	r0, r6
    5420:	437e      	muls	r6, r7
    5422:	0c0f      	lsrs	r7, r1, #16
    5424:	18f6      	adds	r6, r6, r3
    5426:	0424      	lsls	r4, r4, #16
    5428:	19be      	adds	r6, r7, r6
    542a:	4464      	add	r4, ip
    542c:	4442      	add	r2, r8
    542e:	468c      	mov	ip, r1
    5430:	42b3      	cmp	r3, r6
    5432:	d903      	bls.n	543c <__aeabi_dmul+0x2a0>
    5434:	2380      	movs	r3, #128	; 0x80
    5436:	025b      	lsls	r3, r3, #9
    5438:	4698      	mov	r8, r3
    543a:	4440      	add	r0, r8
    543c:	9b02      	ldr	r3, [sp, #8]
    543e:	4661      	mov	r1, ip
    5440:	4698      	mov	r8, r3
    5442:	9b04      	ldr	r3, [sp, #16]
    5444:	0437      	lsls	r7, r6, #16
    5446:	4443      	add	r3, r8
    5448:	469b      	mov	fp, r3
    544a:	45ab      	cmp	fp, r5
    544c:	41ad      	sbcs	r5, r5
    544e:	426b      	negs	r3, r5
    5450:	040d      	lsls	r5, r1, #16
    5452:	9905      	ldr	r1, [sp, #20]
    5454:	0c2d      	lsrs	r5, r5, #16
    5456:	468c      	mov	ip, r1
    5458:	197f      	adds	r7, r7, r5
    545a:	4467      	add	r7, ip
    545c:	18fd      	adds	r5, r7, r3
    545e:	46a8      	mov	r8, r5
    5460:	465d      	mov	r5, fp
    5462:	192d      	adds	r5, r5, r4
    5464:	42a5      	cmp	r5, r4
    5466:	41a4      	sbcs	r4, r4
    5468:	4693      	mov	fp, r2
    546a:	4264      	negs	r4, r4
    546c:	46a4      	mov	ip, r4
    546e:	44c3      	add	fp, r8
    5470:	44dc      	add	ip, fp
    5472:	428f      	cmp	r7, r1
    5474:	41bf      	sbcs	r7, r7
    5476:	4598      	cmp	r8, r3
    5478:	419b      	sbcs	r3, r3
    547a:	4593      	cmp	fp, r2
    547c:	4192      	sbcs	r2, r2
    547e:	45a4      	cmp	ip, r4
    5480:	41a4      	sbcs	r4, r4
    5482:	425b      	negs	r3, r3
    5484:	427f      	negs	r7, r7
    5486:	431f      	orrs	r7, r3
    5488:	0c36      	lsrs	r6, r6, #16
    548a:	4252      	negs	r2, r2
    548c:	4264      	negs	r4, r4
    548e:	19bf      	adds	r7, r7, r6
    5490:	4322      	orrs	r2, r4
    5492:	18bf      	adds	r7, r7, r2
    5494:	4662      	mov	r2, ip
    5496:	1838      	adds	r0, r7, r0
    5498:	0243      	lsls	r3, r0, #9
    549a:	0dd2      	lsrs	r2, r2, #23
    549c:	9903      	ldr	r1, [sp, #12]
    549e:	4313      	orrs	r3, r2
    54a0:	026a      	lsls	r2, r5, #9
    54a2:	430a      	orrs	r2, r1
    54a4:	1e50      	subs	r0, r2, #1
    54a6:	4182      	sbcs	r2, r0
    54a8:	4661      	mov	r1, ip
    54aa:	0ded      	lsrs	r5, r5, #23
    54ac:	432a      	orrs	r2, r5
    54ae:	024e      	lsls	r6, r1, #9
    54b0:	4332      	orrs	r2, r6
    54b2:	01d9      	lsls	r1, r3, #7
    54b4:	d400      	bmi.n	54b8 <__aeabi_dmul+0x31c>
    54b6:	e0b3      	b.n	5620 <__aeabi_dmul+0x484>
    54b8:	2601      	movs	r6, #1
    54ba:	0850      	lsrs	r0, r2, #1
    54bc:	4032      	ands	r2, r6
    54be:	4302      	orrs	r2, r0
    54c0:	07de      	lsls	r6, r3, #31
    54c2:	4332      	orrs	r2, r6
    54c4:	085b      	lsrs	r3, r3, #1
    54c6:	4c22      	ldr	r4, [pc, #136]	; (5550 <__aeabi_dmul+0x3b4>)
    54c8:	4454      	add	r4, sl
    54ca:	2c00      	cmp	r4, #0
    54cc:	dd62      	ble.n	5594 <__aeabi_dmul+0x3f8>
    54ce:	0751      	lsls	r1, r2, #29
    54d0:	d009      	beq.n	54e6 <__aeabi_dmul+0x34a>
    54d2:	200f      	movs	r0, #15
    54d4:	4010      	ands	r0, r2
    54d6:	2804      	cmp	r0, #4
    54d8:	d005      	beq.n	54e6 <__aeabi_dmul+0x34a>
    54da:	1d10      	adds	r0, r2, #4
    54dc:	4290      	cmp	r0, r2
    54de:	4192      	sbcs	r2, r2
    54e0:	4252      	negs	r2, r2
    54e2:	189b      	adds	r3, r3, r2
    54e4:	0002      	movs	r2, r0
    54e6:	01d9      	lsls	r1, r3, #7
    54e8:	d504      	bpl.n	54f4 <__aeabi_dmul+0x358>
    54ea:	2480      	movs	r4, #128	; 0x80
    54ec:	4819      	ldr	r0, [pc, #100]	; (5554 <__aeabi_dmul+0x3b8>)
    54ee:	00e4      	lsls	r4, r4, #3
    54f0:	4003      	ands	r3, r0
    54f2:	4454      	add	r4, sl
    54f4:	4818      	ldr	r0, [pc, #96]	; (5558 <__aeabi_dmul+0x3bc>)
    54f6:	4284      	cmp	r4, r0
    54f8:	dd00      	ble.n	54fc <__aeabi_dmul+0x360>
    54fa:	e727      	b.n	534c <__aeabi_dmul+0x1b0>
    54fc:	075e      	lsls	r6, r3, #29
    54fe:	025b      	lsls	r3, r3, #9
    5500:	08d2      	lsrs	r2, r2, #3
    5502:	0b1f      	lsrs	r7, r3, #12
    5504:	0563      	lsls	r3, r4, #21
    5506:	4316      	orrs	r6, r2
    5508:	0d5b      	lsrs	r3, r3, #21
    550a:	e6b2      	b.n	5272 <__aeabi_dmul+0xd6>
    550c:	2300      	movs	r3, #0
    550e:	4699      	mov	r9, r3
    5510:	3301      	adds	r3, #1
    5512:	2704      	movs	r7, #4
    5514:	2600      	movs	r6, #0
    5516:	469b      	mov	fp, r3
    5518:	e664      	b.n	51e4 <__aeabi_dmul+0x48>
    551a:	2303      	movs	r3, #3
    551c:	9701      	str	r7, [sp, #4]
    551e:	4681      	mov	r9, r0
    5520:	270c      	movs	r7, #12
    5522:	469b      	mov	fp, r3
    5524:	e65e      	b.n	51e4 <__aeabi_dmul+0x48>
    5526:	2201      	movs	r2, #1
    5528:	2001      	movs	r0, #1
    552a:	4317      	orrs	r7, r2
    552c:	2200      	movs	r2, #0
    552e:	e676      	b.n	521e <__aeabi_dmul+0x82>
    5530:	2303      	movs	r3, #3
    5532:	2003      	movs	r0, #3
    5534:	431f      	orrs	r7, r3
    5536:	4643      	mov	r3, r8
    5538:	e671      	b.n	521e <__aeabi_dmul+0x82>
    553a:	46c0      	nop			; (mov r8, r8)
    553c:	000007ff 	.word	0x000007ff
    5540:	fffffc01 	.word	0xfffffc01
    5544:	00006504 	.word	0x00006504
    5548:	800fffff 	.word	0x800fffff
    554c:	fffffc0d 	.word	0xfffffc0d
    5550:	000003ff 	.word	0x000003ff
    5554:	feffffff 	.word	0xfeffffff
    5558:	000007fe 	.word	0x000007fe
    555c:	2300      	movs	r3, #0
    555e:	2780      	movs	r7, #128	; 0x80
    5560:	9300      	str	r3, [sp, #0]
    5562:	033f      	lsls	r7, r7, #12
    5564:	2600      	movs	r6, #0
    5566:	4b43      	ldr	r3, [pc, #268]	; (5674 <__aeabi_dmul+0x4d8>)
    5568:	e683      	b.n	5272 <__aeabi_dmul+0xd6>
    556a:	9b01      	ldr	r3, [sp, #4]
    556c:	0032      	movs	r2, r6
    556e:	46a4      	mov	ip, r4
    5570:	4658      	mov	r0, fp
    5572:	e670      	b.n	5256 <__aeabi_dmul+0xba>
    5574:	46ac      	mov	ip, r5
    5576:	e66e      	b.n	5256 <__aeabi_dmul+0xba>
    5578:	2780      	movs	r7, #128	; 0x80
    557a:	9901      	ldr	r1, [sp, #4]
    557c:	033f      	lsls	r7, r7, #12
    557e:	4239      	tst	r1, r7
    5580:	d02d      	beq.n	55de <__aeabi_dmul+0x442>
    5582:	423b      	tst	r3, r7
    5584:	d12b      	bne.n	55de <__aeabi_dmul+0x442>
    5586:	431f      	orrs	r7, r3
    5588:	033f      	lsls	r7, r7, #12
    558a:	0b3f      	lsrs	r7, r7, #12
    558c:	9500      	str	r5, [sp, #0]
    558e:	0016      	movs	r6, r2
    5590:	4b38      	ldr	r3, [pc, #224]	; (5674 <__aeabi_dmul+0x4d8>)
    5592:	e66e      	b.n	5272 <__aeabi_dmul+0xd6>
    5594:	2501      	movs	r5, #1
    5596:	1b2d      	subs	r5, r5, r4
    5598:	2d38      	cmp	r5, #56	; 0x38
    559a:	dd00      	ble.n	559e <__aeabi_dmul+0x402>
    559c:	e666      	b.n	526c <__aeabi_dmul+0xd0>
    559e:	2d1f      	cmp	r5, #31
    55a0:	dc40      	bgt.n	5624 <__aeabi_dmul+0x488>
    55a2:	4835      	ldr	r0, [pc, #212]	; (5678 <__aeabi_dmul+0x4dc>)
    55a4:	001c      	movs	r4, r3
    55a6:	4450      	add	r0, sl
    55a8:	0016      	movs	r6, r2
    55aa:	4082      	lsls	r2, r0
    55ac:	4084      	lsls	r4, r0
    55ae:	40ee      	lsrs	r6, r5
    55b0:	1e50      	subs	r0, r2, #1
    55b2:	4182      	sbcs	r2, r0
    55b4:	4334      	orrs	r4, r6
    55b6:	4314      	orrs	r4, r2
    55b8:	40eb      	lsrs	r3, r5
    55ba:	0762      	lsls	r2, r4, #29
    55bc:	d009      	beq.n	55d2 <__aeabi_dmul+0x436>
    55be:	220f      	movs	r2, #15
    55c0:	4022      	ands	r2, r4
    55c2:	2a04      	cmp	r2, #4
    55c4:	d005      	beq.n	55d2 <__aeabi_dmul+0x436>
    55c6:	0022      	movs	r2, r4
    55c8:	1d14      	adds	r4, r2, #4
    55ca:	4294      	cmp	r4, r2
    55cc:	4180      	sbcs	r0, r0
    55ce:	4240      	negs	r0, r0
    55d0:	181b      	adds	r3, r3, r0
    55d2:	021a      	lsls	r2, r3, #8
    55d4:	d53e      	bpl.n	5654 <__aeabi_dmul+0x4b8>
    55d6:	2301      	movs	r3, #1
    55d8:	2700      	movs	r7, #0
    55da:	2600      	movs	r6, #0
    55dc:	e649      	b.n	5272 <__aeabi_dmul+0xd6>
    55de:	2780      	movs	r7, #128	; 0x80
    55e0:	9b01      	ldr	r3, [sp, #4]
    55e2:	033f      	lsls	r7, r7, #12
    55e4:	431f      	orrs	r7, r3
    55e6:	033f      	lsls	r7, r7, #12
    55e8:	0b3f      	lsrs	r7, r7, #12
    55ea:	9400      	str	r4, [sp, #0]
    55ec:	4b21      	ldr	r3, [pc, #132]	; (5674 <__aeabi_dmul+0x4d8>)
    55ee:	e640      	b.n	5272 <__aeabi_dmul+0xd6>
    55f0:	0003      	movs	r3, r0
    55f2:	465a      	mov	r2, fp
    55f4:	3b28      	subs	r3, #40	; 0x28
    55f6:	409a      	lsls	r2, r3
    55f8:	2600      	movs	r6, #0
    55fa:	9201      	str	r2, [sp, #4]
    55fc:	e66d      	b.n	52da <__aeabi_dmul+0x13e>
    55fe:	4658      	mov	r0, fp
    5600:	f7fd ffb6 	bl	3570 <__clzsi2>
    5604:	3020      	adds	r0, #32
    5606:	e657      	b.n	52b8 <__aeabi_dmul+0x11c>
    5608:	0003      	movs	r3, r0
    560a:	4652      	mov	r2, sl
    560c:	3b28      	subs	r3, #40	; 0x28
    560e:	409a      	lsls	r2, r3
    5610:	0013      	movs	r3, r2
    5612:	2200      	movs	r2, #0
    5614:	e693      	b.n	533e <__aeabi_dmul+0x1a2>
    5616:	4650      	mov	r0, sl
    5618:	f7fd ffaa 	bl	3570 <__clzsi2>
    561c:	3020      	adds	r0, #32
    561e:	e67b      	b.n	5318 <__aeabi_dmul+0x17c>
    5620:	46ca      	mov	sl, r9
    5622:	e750      	b.n	54c6 <__aeabi_dmul+0x32a>
    5624:	201f      	movs	r0, #31
    5626:	001e      	movs	r6, r3
    5628:	4240      	negs	r0, r0
    562a:	1b04      	subs	r4, r0, r4
    562c:	40e6      	lsrs	r6, r4
    562e:	2d20      	cmp	r5, #32
    5630:	d003      	beq.n	563a <__aeabi_dmul+0x49e>
    5632:	4c12      	ldr	r4, [pc, #72]	; (567c <__aeabi_dmul+0x4e0>)
    5634:	4454      	add	r4, sl
    5636:	40a3      	lsls	r3, r4
    5638:	431a      	orrs	r2, r3
    563a:	1e50      	subs	r0, r2, #1
    563c:	4182      	sbcs	r2, r0
    563e:	4332      	orrs	r2, r6
    5640:	2607      	movs	r6, #7
    5642:	2700      	movs	r7, #0
    5644:	4016      	ands	r6, r2
    5646:	d009      	beq.n	565c <__aeabi_dmul+0x4c0>
    5648:	200f      	movs	r0, #15
    564a:	2300      	movs	r3, #0
    564c:	4010      	ands	r0, r2
    564e:	0014      	movs	r4, r2
    5650:	2804      	cmp	r0, #4
    5652:	d1b9      	bne.n	55c8 <__aeabi_dmul+0x42c>
    5654:	0022      	movs	r2, r4
    5656:	075e      	lsls	r6, r3, #29
    5658:	025b      	lsls	r3, r3, #9
    565a:	0b1f      	lsrs	r7, r3, #12
    565c:	08d2      	lsrs	r2, r2, #3
    565e:	4316      	orrs	r6, r2
    5660:	2300      	movs	r3, #0
    5662:	e606      	b.n	5272 <__aeabi_dmul+0xd6>
    5664:	2780      	movs	r7, #128	; 0x80
    5666:	033f      	lsls	r7, r7, #12
    5668:	431f      	orrs	r7, r3
    566a:	033f      	lsls	r7, r7, #12
    566c:	0b3f      	lsrs	r7, r7, #12
    566e:	0016      	movs	r6, r2
    5670:	4b00      	ldr	r3, [pc, #0]	; (5674 <__aeabi_dmul+0x4d8>)
    5672:	e5fe      	b.n	5272 <__aeabi_dmul+0xd6>
    5674:	000007ff 	.word	0x000007ff
    5678:	0000041e 	.word	0x0000041e
    567c:	0000043e 	.word	0x0000043e

00005680 <__aeabi_dsub>:
    5680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5682:	4657      	mov	r7, sl
    5684:	464e      	mov	r6, r9
    5686:	4645      	mov	r5, r8
    5688:	46de      	mov	lr, fp
    568a:	000c      	movs	r4, r1
    568c:	0309      	lsls	r1, r1, #12
    568e:	b5e0      	push	{r5, r6, r7, lr}
    5690:	0a49      	lsrs	r1, r1, #9
    5692:	0f46      	lsrs	r6, r0, #29
    5694:	005f      	lsls	r7, r3, #1
    5696:	4331      	orrs	r1, r6
    5698:	031e      	lsls	r6, r3, #12
    569a:	0fdb      	lsrs	r3, r3, #31
    569c:	0a76      	lsrs	r6, r6, #9
    569e:	469b      	mov	fp, r3
    56a0:	0f53      	lsrs	r3, r2, #29
    56a2:	4333      	orrs	r3, r6
    56a4:	4ec8      	ldr	r6, [pc, #800]	; (59c8 <__aeabi_dsub+0x348>)
    56a6:	0065      	lsls	r5, r4, #1
    56a8:	00c0      	lsls	r0, r0, #3
    56aa:	0fe4      	lsrs	r4, r4, #31
    56ac:	00d2      	lsls	r2, r2, #3
    56ae:	0d6d      	lsrs	r5, r5, #21
    56b0:	46a2      	mov	sl, r4
    56b2:	4681      	mov	r9, r0
    56b4:	0d7f      	lsrs	r7, r7, #21
    56b6:	469c      	mov	ip, r3
    56b8:	4690      	mov	r8, r2
    56ba:	42b7      	cmp	r7, r6
    56bc:	d100      	bne.n	56c0 <__aeabi_dsub+0x40>
    56be:	e0b9      	b.n	5834 <__aeabi_dsub+0x1b4>
    56c0:	465b      	mov	r3, fp
    56c2:	2601      	movs	r6, #1
    56c4:	4073      	eors	r3, r6
    56c6:	469b      	mov	fp, r3
    56c8:	1bee      	subs	r6, r5, r7
    56ca:	45a3      	cmp	fp, r4
    56cc:	d100      	bne.n	56d0 <__aeabi_dsub+0x50>
    56ce:	e083      	b.n	57d8 <__aeabi_dsub+0x158>
    56d0:	2e00      	cmp	r6, #0
    56d2:	dd63      	ble.n	579c <__aeabi_dsub+0x11c>
    56d4:	2f00      	cmp	r7, #0
    56d6:	d000      	beq.n	56da <__aeabi_dsub+0x5a>
    56d8:	e0b1      	b.n	583e <__aeabi_dsub+0x1be>
    56da:	4663      	mov	r3, ip
    56dc:	4313      	orrs	r3, r2
    56de:	d100      	bne.n	56e2 <__aeabi_dsub+0x62>
    56e0:	e123      	b.n	592a <__aeabi_dsub+0x2aa>
    56e2:	1e73      	subs	r3, r6, #1
    56e4:	2b00      	cmp	r3, #0
    56e6:	d000      	beq.n	56ea <__aeabi_dsub+0x6a>
    56e8:	e1ba      	b.n	5a60 <__aeabi_dsub+0x3e0>
    56ea:	1a86      	subs	r6, r0, r2
    56ec:	4663      	mov	r3, ip
    56ee:	42b0      	cmp	r0, r6
    56f0:	4180      	sbcs	r0, r0
    56f2:	2501      	movs	r5, #1
    56f4:	1ac9      	subs	r1, r1, r3
    56f6:	4240      	negs	r0, r0
    56f8:	1a09      	subs	r1, r1, r0
    56fa:	020b      	lsls	r3, r1, #8
    56fc:	d400      	bmi.n	5700 <__aeabi_dsub+0x80>
    56fe:	e147      	b.n	5990 <__aeabi_dsub+0x310>
    5700:	0249      	lsls	r1, r1, #9
    5702:	0a4b      	lsrs	r3, r1, #9
    5704:	4698      	mov	r8, r3
    5706:	4643      	mov	r3, r8
    5708:	2b00      	cmp	r3, #0
    570a:	d100      	bne.n	570e <__aeabi_dsub+0x8e>
    570c:	e189      	b.n	5a22 <__aeabi_dsub+0x3a2>
    570e:	4640      	mov	r0, r8
    5710:	f7fd ff2e 	bl	3570 <__clzsi2>
    5714:	0003      	movs	r3, r0
    5716:	3b08      	subs	r3, #8
    5718:	2b1f      	cmp	r3, #31
    571a:	dd00      	ble.n	571e <__aeabi_dsub+0x9e>
    571c:	e17c      	b.n	5a18 <__aeabi_dsub+0x398>
    571e:	2220      	movs	r2, #32
    5720:	0030      	movs	r0, r6
    5722:	1ad2      	subs	r2, r2, r3
    5724:	4641      	mov	r1, r8
    5726:	40d0      	lsrs	r0, r2
    5728:	4099      	lsls	r1, r3
    572a:	0002      	movs	r2, r0
    572c:	409e      	lsls	r6, r3
    572e:	430a      	orrs	r2, r1
    5730:	429d      	cmp	r5, r3
    5732:	dd00      	ble.n	5736 <__aeabi_dsub+0xb6>
    5734:	e16a      	b.n	5a0c <__aeabi_dsub+0x38c>
    5736:	1b5d      	subs	r5, r3, r5
    5738:	1c6b      	adds	r3, r5, #1
    573a:	2b1f      	cmp	r3, #31
    573c:	dd00      	ble.n	5740 <__aeabi_dsub+0xc0>
    573e:	e194      	b.n	5a6a <__aeabi_dsub+0x3ea>
    5740:	2120      	movs	r1, #32
    5742:	0010      	movs	r0, r2
    5744:	0035      	movs	r5, r6
    5746:	1ac9      	subs	r1, r1, r3
    5748:	408e      	lsls	r6, r1
    574a:	40da      	lsrs	r2, r3
    574c:	4088      	lsls	r0, r1
    574e:	40dd      	lsrs	r5, r3
    5750:	1e71      	subs	r1, r6, #1
    5752:	418e      	sbcs	r6, r1
    5754:	0011      	movs	r1, r2
    5756:	2207      	movs	r2, #7
    5758:	4328      	orrs	r0, r5
    575a:	2500      	movs	r5, #0
    575c:	4306      	orrs	r6, r0
    575e:	4032      	ands	r2, r6
    5760:	2a00      	cmp	r2, #0
    5762:	d009      	beq.n	5778 <__aeabi_dsub+0xf8>
    5764:	230f      	movs	r3, #15
    5766:	4033      	ands	r3, r6
    5768:	2b04      	cmp	r3, #4
    576a:	d005      	beq.n	5778 <__aeabi_dsub+0xf8>
    576c:	1d33      	adds	r3, r6, #4
    576e:	42b3      	cmp	r3, r6
    5770:	41b6      	sbcs	r6, r6
    5772:	4276      	negs	r6, r6
    5774:	1989      	adds	r1, r1, r6
    5776:	001e      	movs	r6, r3
    5778:	020b      	lsls	r3, r1, #8
    577a:	d400      	bmi.n	577e <__aeabi_dsub+0xfe>
    577c:	e23d      	b.n	5bfa <__aeabi_dsub+0x57a>
    577e:	1c6a      	adds	r2, r5, #1
    5780:	4b91      	ldr	r3, [pc, #580]	; (59c8 <__aeabi_dsub+0x348>)
    5782:	0555      	lsls	r5, r2, #21
    5784:	0d6d      	lsrs	r5, r5, #21
    5786:	429a      	cmp	r2, r3
    5788:	d100      	bne.n	578c <__aeabi_dsub+0x10c>
    578a:	e119      	b.n	59c0 <__aeabi_dsub+0x340>
    578c:	4a8f      	ldr	r2, [pc, #572]	; (59cc <__aeabi_dsub+0x34c>)
    578e:	08f6      	lsrs	r6, r6, #3
    5790:	400a      	ands	r2, r1
    5792:	0757      	lsls	r7, r2, #29
    5794:	0252      	lsls	r2, r2, #9
    5796:	4337      	orrs	r7, r6
    5798:	0b12      	lsrs	r2, r2, #12
    579a:	e09b      	b.n	58d4 <__aeabi_dsub+0x254>
    579c:	2e00      	cmp	r6, #0
    579e:	d000      	beq.n	57a2 <__aeabi_dsub+0x122>
    57a0:	e0c5      	b.n	592e <__aeabi_dsub+0x2ae>
    57a2:	1c6e      	adds	r6, r5, #1
    57a4:	0576      	lsls	r6, r6, #21
    57a6:	0d76      	lsrs	r6, r6, #21
    57a8:	2e01      	cmp	r6, #1
    57aa:	dc00      	bgt.n	57ae <__aeabi_dsub+0x12e>
    57ac:	e148      	b.n	5a40 <__aeabi_dsub+0x3c0>
    57ae:	4667      	mov	r7, ip
    57b0:	1a86      	subs	r6, r0, r2
    57b2:	1bcb      	subs	r3, r1, r7
    57b4:	42b0      	cmp	r0, r6
    57b6:	41bf      	sbcs	r7, r7
    57b8:	427f      	negs	r7, r7
    57ba:	46b8      	mov	r8, r7
    57bc:	001f      	movs	r7, r3
    57be:	4643      	mov	r3, r8
    57c0:	1aff      	subs	r7, r7, r3
    57c2:	003b      	movs	r3, r7
    57c4:	46b8      	mov	r8, r7
    57c6:	021b      	lsls	r3, r3, #8
    57c8:	d500      	bpl.n	57cc <__aeabi_dsub+0x14c>
    57ca:	e15f      	b.n	5a8c <__aeabi_dsub+0x40c>
    57cc:	4337      	orrs	r7, r6
    57ce:	d19a      	bne.n	5706 <__aeabi_dsub+0x86>
    57d0:	2200      	movs	r2, #0
    57d2:	2400      	movs	r4, #0
    57d4:	2500      	movs	r5, #0
    57d6:	e079      	b.n	58cc <__aeabi_dsub+0x24c>
    57d8:	2e00      	cmp	r6, #0
    57da:	dc00      	bgt.n	57de <__aeabi_dsub+0x15e>
    57dc:	e0fa      	b.n	59d4 <__aeabi_dsub+0x354>
    57de:	2f00      	cmp	r7, #0
    57e0:	d100      	bne.n	57e4 <__aeabi_dsub+0x164>
    57e2:	e08d      	b.n	5900 <__aeabi_dsub+0x280>
    57e4:	4b78      	ldr	r3, [pc, #480]	; (59c8 <__aeabi_dsub+0x348>)
    57e6:	429d      	cmp	r5, r3
    57e8:	d067      	beq.n	58ba <__aeabi_dsub+0x23a>
    57ea:	2380      	movs	r3, #128	; 0x80
    57ec:	4667      	mov	r7, ip
    57ee:	041b      	lsls	r3, r3, #16
    57f0:	431f      	orrs	r7, r3
    57f2:	46bc      	mov	ip, r7
    57f4:	2e38      	cmp	r6, #56	; 0x38
    57f6:	dc00      	bgt.n	57fa <__aeabi_dsub+0x17a>
    57f8:	e152      	b.n	5aa0 <__aeabi_dsub+0x420>
    57fa:	4663      	mov	r3, ip
    57fc:	4313      	orrs	r3, r2
    57fe:	1e5a      	subs	r2, r3, #1
    5800:	4193      	sbcs	r3, r2
    5802:	181e      	adds	r6, r3, r0
    5804:	4286      	cmp	r6, r0
    5806:	4180      	sbcs	r0, r0
    5808:	4240      	negs	r0, r0
    580a:	1809      	adds	r1, r1, r0
    580c:	020b      	lsls	r3, r1, #8
    580e:	d400      	bmi.n	5812 <__aeabi_dsub+0x192>
    5810:	e0be      	b.n	5990 <__aeabi_dsub+0x310>
    5812:	4b6d      	ldr	r3, [pc, #436]	; (59c8 <__aeabi_dsub+0x348>)
    5814:	3501      	adds	r5, #1
    5816:	429d      	cmp	r5, r3
    5818:	d100      	bne.n	581c <__aeabi_dsub+0x19c>
    581a:	e0d2      	b.n	59c2 <__aeabi_dsub+0x342>
    581c:	4a6b      	ldr	r2, [pc, #428]	; (59cc <__aeabi_dsub+0x34c>)
    581e:	0873      	lsrs	r3, r6, #1
    5820:	400a      	ands	r2, r1
    5822:	2101      	movs	r1, #1
    5824:	400e      	ands	r6, r1
    5826:	431e      	orrs	r6, r3
    5828:	0851      	lsrs	r1, r2, #1
    582a:	07d3      	lsls	r3, r2, #31
    582c:	2207      	movs	r2, #7
    582e:	431e      	orrs	r6, r3
    5830:	4032      	ands	r2, r6
    5832:	e795      	b.n	5760 <__aeabi_dsub+0xe0>
    5834:	001e      	movs	r6, r3
    5836:	4316      	orrs	r6, r2
    5838:	d000      	beq.n	583c <__aeabi_dsub+0x1bc>
    583a:	e745      	b.n	56c8 <__aeabi_dsub+0x48>
    583c:	e740      	b.n	56c0 <__aeabi_dsub+0x40>
    583e:	4b62      	ldr	r3, [pc, #392]	; (59c8 <__aeabi_dsub+0x348>)
    5840:	429d      	cmp	r5, r3
    5842:	d03a      	beq.n	58ba <__aeabi_dsub+0x23a>
    5844:	2380      	movs	r3, #128	; 0x80
    5846:	4667      	mov	r7, ip
    5848:	041b      	lsls	r3, r3, #16
    584a:	431f      	orrs	r7, r3
    584c:	46bc      	mov	ip, r7
    584e:	2e38      	cmp	r6, #56	; 0x38
    5850:	dd00      	ble.n	5854 <__aeabi_dsub+0x1d4>
    5852:	e0eb      	b.n	5a2c <__aeabi_dsub+0x3ac>
    5854:	2e1f      	cmp	r6, #31
    5856:	dc00      	bgt.n	585a <__aeabi_dsub+0x1da>
    5858:	e13a      	b.n	5ad0 <__aeabi_dsub+0x450>
    585a:	0033      	movs	r3, r6
    585c:	4667      	mov	r7, ip
    585e:	3b20      	subs	r3, #32
    5860:	40df      	lsrs	r7, r3
    5862:	003b      	movs	r3, r7
    5864:	2e20      	cmp	r6, #32
    5866:	d005      	beq.n	5874 <__aeabi_dsub+0x1f4>
    5868:	2740      	movs	r7, #64	; 0x40
    586a:	1bbf      	subs	r7, r7, r6
    586c:	4666      	mov	r6, ip
    586e:	40be      	lsls	r6, r7
    5870:	4332      	orrs	r2, r6
    5872:	4690      	mov	r8, r2
    5874:	4646      	mov	r6, r8
    5876:	1e72      	subs	r2, r6, #1
    5878:	4196      	sbcs	r6, r2
    587a:	4333      	orrs	r3, r6
    587c:	e0da      	b.n	5a34 <__aeabi_dsub+0x3b4>
    587e:	2b00      	cmp	r3, #0
    5880:	d100      	bne.n	5884 <__aeabi_dsub+0x204>
    5882:	e214      	b.n	5cae <__aeabi_dsub+0x62e>
    5884:	4663      	mov	r3, ip
    5886:	4313      	orrs	r3, r2
    5888:	d100      	bne.n	588c <__aeabi_dsub+0x20c>
    588a:	e168      	b.n	5b5e <__aeabi_dsub+0x4de>
    588c:	2380      	movs	r3, #128	; 0x80
    588e:	074e      	lsls	r6, r1, #29
    5890:	08c0      	lsrs	r0, r0, #3
    5892:	08c9      	lsrs	r1, r1, #3
    5894:	031b      	lsls	r3, r3, #12
    5896:	4306      	orrs	r6, r0
    5898:	4219      	tst	r1, r3
    589a:	d008      	beq.n	58ae <__aeabi_dsub+0x22e>
    589c:	4660      	mov	r0, ip
    589e:	08c0      	lsrs	r0, r0, #3
    58a0:	4218      	tst	r0, r3
    58a2:	d104      	bne.n	58ae <__aeabi_dsub+0x22e>
    58a4:	4663      	mov	r3, ip
    58a6:	0001      	movs	r1, r0
    58a8:	08d2      	lsrs	r2, r2, #3
    58aa:	075e      	lsls	r6, r3, #29
    58ac:	4316      	orrs	r6, r2
    58ae:	00f3      	lsls	r3, r6, #3
    58b0:	4699      	mov	r9, r3
    58b2:	00c9      	lsls	r1, r1, #3
    58b4:	0f72      	lsrs	r2, r6, #29
    58b6:	4d44      	ldr	r5, [pc, #272]	; (59c8 <__aeabi_dsub+0x348>)
    58b8:	4311      	orrs	r1, r2
    58ba:	464b      	mov	r3, r9
    58bc:	08de      	lsrs	r6, r3, #3
    58be:	4b42      	ldr	r3, [pc, #264]	; (59c8 <__aeabi_dsub+0x348>)
    58c0:	074f      	lsls	r7, r1, #29
    58c2:	4337      	orrs	r7, r6
    58c4:	08ca      	lsrs	r2, r1, #3
    58c6:	429d      	cmp	r5, r3
    58c8:	d100      	bne.n	58cc <__aeabi_dsub+0x24c>
    58ca:	e06e      	b.n	59aa <__aeabi_dsub+0x32a>
    58cc:	0312      	lsls	r2, r2, #12
    58ce:	056d      	lsls	r5, r5, #21
    58d0:	0b12      	lsrs	r2, r2, #12
    58d2:	0d6d      	lsrs	r5, r5, #21
    58d4:	2100      	movs	r1, #0
    58d6:	0312      	lsls	r2, r2, #12
    58d8:	0b13      	lsrs	r3, r2, #12
    58da:	0d0a      	lsrs	r2, r1, #20
    58dc:	0512      	lsls	r2, r2, #20
    58de:	431a      	orrs	r2, r3
    58e0:	4b3b      	ldr	r3, [pc, #236]	; (59d0 <__aeabi_dsub+0x350>)
    58e2:	052d      	lsls	r5, r5, #20
    58e4:	4013      	ands	r3, r2
    58e6:	432b      	orrs	r3, r5
    58e8:	005b      	lsls	r3, r3, #1
    58ea:	07e4      	lsls	r4, r4, #31
    58ec:	085b      	lsrs	r3, r3, #1
    58ee:	4323      	orrs	r3, r4
    58f0:	0038      	movs	r0, r7
    58f2:	0019      	movs	r1, r3
    58f4:	bc3c      	pop	{r2, r3, r4, r5}
    58f6:	4690      	mov	r8, r2
    58f8:	4699      	mov	r9, r3
    58fa:	46a2      	mov	sl, r4
    58fc:	46ab      	mov	fp, r5
    58fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5900:	4663      	mov	r3, ip
    5902:	4313      	orrs	r3, r2
    5904:	d011      	beq.n	592a <__aeabi_dsub+0x2aa>
    5906:	1e73      	subs	r3, r6, #1
    5908:	2b00      	cmp	r3, #0
    590a:	d000      	beq.n	590e <__aeabi_dsub+0x28e>
    590c:	e107      	b.n	5b1e <__aeabi_dsub+0x49e>
    590e:	1886      	adds	r6, r0, r2
    5910:	4286      	cmp	r6, r0
    5912:	4180      	sbcs	r0, r0
    5914:	4461      	add	r1, ip
    5916:	4240      	negs	r0, r0
    5918:	1809      	adds	r1, r1, r0
    591a:	2501      	movs	r5, #1
    591c:	020b      	lsls	r3, r1, #8
    591e:	d537      	bpl.n	5990 <__aeabi_dsub+0x310>
    5920:	2502      	movs	r5, #2
    5922:	e77b      	b.n	581c <__aeabi_dsub+0x19c>
    5924:	003e      	movs	r6, r7
    5926:	4661      	mov	r1, ip
    5928:	4691      	mov	r9, r2
    592a:	0035      	movs	r5, r6
    592c:	e7c5      	b.n	58ba <__aeabi_dsub+0x23a>
    592e:	465c      	mov	r4, fp
    5930:	2d00      	cmp	r5, #0
    5932:	d000      	beq.n	5936 <__aeabi_dsub+0x2b6>
    5934:	e0e1      	b.n	5afa <__aeabi_dsub+0x47a>
    5936:	000b      	movs	r3, r1
    5938:	4303      	orrs	r3, r0
    593a:	d0f3      	beq.n	5924 <__aeabi_dsub+0x2a4>
    593c:	1c73      	adds	r3, r6, #1
    593e:	d100      	bne.n	5942 <__aeabi_dsub+0x2c2>
    5940:	e1ac      	b.n	5c9c <__aeabi_dsub+0x61c>
    5942:	4b21      	ldr	r3, [pc, #132]	; (59c8 <__aeabi_dsub+0x348>)
    5944:	429f      	cmp	r7, r3
    5946:	d100      	bne.n	594a <__aeabi_dsub+0x2ca>
    5948:	e13a      	b.n	5bc0 <__aeabi_dsub+0x540>
    594a:	43f3      	mvns	r3, r6
    594c:	2b38      	cmp	r3, #56	; 0x38
    594e:	dd00      	ble.n	5952 <__aeabi_dsub+0x2d2>
    5950:	e16f      	b.n	5c32 <__aeabi_dsub+0x5b2>
    5952:	2b1f      	cmp	r3, #31
    5954:	dd00      	ble.n	5958 <__aeabi_dsub+0x2d8>
    5956:	e18c      	b.n	5c72 <__aeabi_dsub+0x5f2>
    5958:	2520      	movs	r5, #32
    595a:	000e      	movs	r6, r1
    595c:	1aed      	subs	r5, r5, r3
    595e:	40ae      	lsls	r6, r5
    5960:	46b0      	mov	r8, r6
    5962:	0006      	movs	r6, r0
    5964:	46aa      	mov	sl, r5
    5966:	40de      	lsrs	r6, r3
    5968:	4645      	mov	r5, r8
    596a:	4335      	orrs	r5, r6
    596c:	002e      	movs	r6, r5
    596e:	4655      	mov	r5, sl
    5970:	40d9      	lsrs	r1, r3
    5972:	40a8      	lsls	r0, r5
    5974:	4663      	mov	r3, ip
    5976:	1e45      	subs	r5, r0, #1
    5978:	41a8      	sbcs	r0, r5
    597a:	1a5b      	subs	r3, r3, r1
    597c:	469c      	mov	ip, r3
    597e:	4330      	orrs	r0, r6
    5980:	1a16      	subs	r6, r2, r0
    5982:	42b2      	cmp	r2, r6
    5984:	4192      	sbcs	r2, r2
    5986:	4663      	mov	r3, ip
    5988:	4252      	negs	r2, r2
    598a:	1a99      	subs	r1, r3, r2
    598c:	003d      	movs	r5, r7
    598e:	e6b4      	b.n	56fa <__aeabi_dsub+0x7a>
    5990:	2207      	movs	r2, #7
    5992:	4032      	ands	r2, r6
    5994:	2a00      	cmp	r2, #0
    5996:	d000      	beq.n	599a <__aeabi_dsub+0x31a>
    5998:	e6e4      	b.n	5764 <__aeabi_dsub+0xe4>
    599a:	4b0b      	ldr	r3, [pc, #44]	; (59c8 <__aeabi_dsub+0x348>)
    599c:	08f6      	lsrs	r6, r6, #3
    599e:	074f      	lsls	r7, r1, #29
    59a0:	4337      	orrs	r7, r6
    59a2:	08ca      	lsrs	r2, r1, #3
    59a4:	429d      	cmp	r5, r3
    59a6:	d000      	beq.n	59aa <__aeabi_dsub+0x32a>
    59a8:	e790      	b.n	58cc <__aeabi_dsub+0x24c>
    59aa:	003b      	movs	r3, r7
    59ac:	4313      	orrs	r3, r2
    59ae:	d100      	bne.n	59b2 <__aeabi_dsub+0x332>
    59b0:	e1a6      	b.n	5d00 <__aeabi_dsub+0x680>
    59b2:	2380      	movs	r3, #128	; 0x80
    59b4:	031b      	lsls	r3, r3, #12
    59b6:	431a      	orrs	r2, r3
    59b8:	0312      	lsls	r2, r2, #12
    59ba:	0b12      	lsrs	r2, r2, #12
    59bc:	4d02      	ldr	r5, [pc, #8]	; (59c8 <__aeabi_dsub+0x348>)
    59be:	e789      	b.n	58d4 <__aeabi_dsub+0x254>
    59c0:	0015      	movs	r5, r2
    59c2:	2200      	movs	r2, #0
    59c4:	2700      	movs	r7, #0
    59c6:	e785      	b.n	58d4 <__aeabi_dsub+0x254>
    59c8:	000007ff 	.word	0x000007ff
    59cc:	ff7fffff 	.word	0xff7fffff
    59d0:	800fffff 	.word	0x800fffff
    59d4:	2e00      	cmp	r6, #0
    59d6:	d000      	beq.n	59da <__aeabi_dsub+0x35a>
    59d8:	e0c7      	b.n	5b6a <__aeabi_dsub+0x4ea>
    59da:	1c6b      	adds	r3, r5, #1
    59dc:	055e      	lsls	r6, r3, #21
    59de:	0d76      	lsrs	r6, r6, #21
    59e0:	2e01      	cmp	r6, #1
    59e2:	dc00      	bgt.n	59e6 <__aeabi_dsub+0x366>
    59e4:	e0f0      	b.n	5bc8 <__aeabi_dsub+0x548>
    59e6:	4dc8      	ldr	r5, [pc, #800]	; (5d08 <__aeabi_dsub+0x688>)
    59e8:	42ab      	cmp	r3, r5
    59ea:	d100      	bne.n	59ee <__aeabi_dsub+0x36e>
    59ec:	e0b9      	b.n	5b62 <__aeabi_dsub+0x4e2>
    59ee:	1885      	adds	r5, r0, r2
    59f0:	000a      	movs	r2, r1
    59f2:	4285      	cmp	r5, r0
    59f4:	4189      	sbcs	r1, r1
    59f6:	4462      	add	r2, ip
    59f8:	4249      	negs	r1, r1
    59fa:	1851      	adds	r1, r2, r1
    59fc:	2207      	movs	r2, #7
    59fe:	07ce      	lsls	r6, r1, #31
    5a00:	086d      	lsrs	r5, r5, #1
    5a02:	432e      	orrs	r6, r5
    5a04:	0849      	lsrs	r1, r1, #1
    5a06:	4032      	ands	r2, r6
    5a08:	001d      	movs	r5, r3
    5a0a:	e6a9      	b.n	5760 <__aeabi_dsub+0xe0>
    5a0c:	49bf      	ldr	r1, [pc, #764]	; (5d0c <__aeabi_dsub+0x68c>)
    5a0e:	1aed      	subs	r5, r5, r3
    5a10:	4011      	ands	r1, r2
    5a12:	2207      	movs	r2, #7
    5a14:	4032      	ands	r2, r6
    5a16:	e6a3      	b.n	5760 <__aeabi_dsub+0xe0>
    5a18:	0032      	movs	r2, r6
    5a1a:	3828      	subs	r0, #40	; 0x28
    5a1c:	4082      	lsls	r2, r0
    5a1e:	2600      	movs	r6, #0
    5a20:	e686      	b.n	5730 <__aeabi_dsub+0xb0>
    5a22:	0030      	movs	r0, r6
    5a24:	f7fd fda4 	bl	3570 <__clzsi2>
    5a28:	3020      	adds	r0, #32
    5a2a:	e673      	b.n	5714 <__aeabi_dsub+0x94>
    5a2c:	4663      	mov	r3, ip
    5a2e:	4313      	orrs	r3, r2
    5a30:	1e5a      	subs	r2, r3, #1
    5a32:	4193      	sbcs	r3, r2
    5a34:	1ac6      	subs	r6, r0, r3
    5a36:	42b0      	cmp	r0, r6
    5a38:	4180      	sbcs	r0, r0
    5a3a:	4240      	negs	r0, r0
    5a3c:	1a09      	subs	r1, r1, r0
    5a3e:	e65c      	b.n	56fa <__aeabi_dsub+0x7a>
    5a40:	000e      	movs	r6, r1
    5a42:	4667      	mov	r7, ip
    5a44:	4306      	orrs	r6, r0
    5a46:	4317      	orrs	r7, r2
    5a48:	2d00      	cmp	r5, #0
    5a4a:	d15e      	bne.n	5b0a <__aeabi_dsub+0x48a>
    5a4c:	2e00      	cmp	r6, #0
    5a4e:	d000      	beq.n	5a52 <__aeabi_dsub+0x3d2>
    5a50:	e0f3      	b.n	5c3a <__aeabi_dsub+0x5ba>
    5a52:	2f00      	cmp	r7, #0
    5a54:	d100      	bne.n	5a58 <__aeabi_dsub+0x3d8>
    5a56:	e11e      	b.n	5c96 <__aeabi_dsub+0x616>
    5a58:	465c      	mov	r4, fp
    5a5a:	4661      	mov	r1, ip
    5a5c:	4691      	mov	r9, r2
    5a5e:	e72c      	b.n	58ba <__aeabi_dsub+0x23a>
    5a60:	4fa9      	ldr	r7, [pc, #676]	; (5d08 <__aeabi_dsub+0x688>)
    5a62:	42be      	cmp	r6, r7
    5a64:	d07b      	beq.n	5b5e <__aeabi_dsub+0x4de>
    5a66:	001e      	movs	r6, r3
    5a68:	e6f1      	b.n	584e <__aeabi_dsub+0x1ce>
    5a6a:	0010      	movs	r0, r2
    5a6c:	3d1f      	subs	r5, #31
    5a6e:	40e8      	lsrs	r0, r5
    5a70:	2b20      	cmp	r3, #32
    5a72:	d003      	beq.n	5a7c <__aeabi_dsub+0x3fc>
    5a74:	2140      	movs	r1, #64	; 0x40
    5a76:	1acb      	subs	r3, r1, r3
    5a78:	409a      	lsls	r2, r3
    5a7a:	4316      	orrs	r6, r2
    5a7c:	1e73      	subs	r3, r6, #1
    5a7e:	419e      	sbcs	r6, r3
    5a80:	2207      	movs	r2, #7
    5a82:	4306      	orrs	r6, r0
    5a84:	4032      	ands	r2, r6
    5a86:	2100      	movs	r1, #0
    5a88:	2500      	movs	r5, #0
    5a8a:	e783      	b.n	5994 <__aeabi_dsub+0x314>
    5a8c:	1a16      	subs	r6, r2, r0
    5a8e:	4663      	mov	r3, ip
    5a90:	42b2      	cmp	r2, r6
    5a92:	4180      	sbcs	r0, r0
    5a94:	1a59      	subs	r1, r3, r1
    5a96:	4240      	negs	r0, r0
    5a98:	1a0b      	subs	r3, r1, r0
    5a9a:	4698      	mov	r8, r3
    5a9c:	465c      	mov	r4, fp
    5a9e:	e632      	b.n	5706 <__aeabi_dsub+0x86>
    5aa0:	2e1f      	cmp	r6, #31
    5aa2:	dd00      	ble.n	5aa6 <__aeabi_dsub+0x426>
    5aa4:	e0ab      	b.n	5bfe <__aeabi_dsub+0x57e>
    5aa6:	2720      	movs	r7, #32
    5aa8:	1bbb      	subs	r3, r7, r6
    5aaa:	469a      	mov	sl, r3
    5aac:	4663      	mov	r3, ip
    5aae:	4657      	mov	r7, sl
    5ab0:	40bb      	lsls	r3, r7
    5ab2:	4699      	mov	r9, r3
    5ab4:	0013      	movs	r3, r2
    5ab6:	464f      	mov	r7, r9
    5ab8:	40f3      	lsrs	r3, r6
    5aba:	431f      	orrs	r7, r3
    5abc:	003b      	movs	r3, r7
    5abe:	4657      	mov	r7, sl
    5ac0:	40ba      	lsls	r2, r7
    5ac2:	1e57      	subs	r7, r2, #1
    5ac4:	41ba      	sbcs	r2, r7
    5ac6:	4313      	orrs	r3, r2
    5ac8:	4662      	mov	r2, ip
    5aca:	40f2      	lsrs	r2, r6
    5acc:	1889      	adds	r1, r1, r2
    5ace:	e698      	b.n	5802 <__aeabi_dsub+0x182>
    5ad0:	2720      	movs	r7, #32
    5ad2:	1bbb      	subs	r3, r7, r6
    5ad4:	469a      	mov	sl, r3
    5ad6:	4663      	mov	r3, ip
    5ad8:	4657      	mov	r7, sl
    5ada:	40bb      	lsls	r3, r7
    5adc:	4699      	mov	r9, r3
    5ade:	0013      	movs	r3, r2
    5ae0:	464f      	mov	r7, r9
    5ae2:	40f3      	lsrs	r3, r6
    5ae4:	431f      	orrs	r7, r3
    5ae6:	003b      	movs	r3, r7
    5ae8:	4657      	mov	r7, sl
    5aea:	40ba      	lsls	r2, r7
    5aec:	1e57      	subs	r7, r2, #1
    5aee:	41ba      	sbcs	r2, r7
    5af0:	4313      	orrs	r3, r2
    5af2:	4662      	mov	r2, ip
    5af4:	40f2      	lsrs	r2, r6
    5af6:	1a89      	subs	r1, r1, r2
    5af8:	e79c      	b.n	5a34 <__aeabi_dsub+0x3b4>
    5afa:	4b83      	ldr	r3, [pc, #524]	; (5d08 <__aeabi_dsub+0x688>)
    5afc:	429f      	cmp	r7, r3
    5afe:	d05f      	beq.n	5bc0 <__aeabi_dsub+0x540>
    5b00:	2580      	movs	r5, #128	; 0x80
    5b02:	042d      	lsls	r5, r5, #16
    5b04:	4273      	negs	r3, r6
    5b06:	4329      	orrs	r1, r5
    5b08:	e720      	b.n	594c <__aeabi_dsub+0x2cc>
    5b0a:	2e00      	cmp	r6, #0
    5b0c:	d10c      	bne.n	5b28 <__aeabi_dsub+0x4a8>
    5b0e:	2f00      	cmp	r7, #0
    5b10:	d100      	bne.n	5b14 <__aeabi_dsub+0x494>
    5b12:	e0d0      	b.n	5cb6 <__aeabi_dsub+0x636>
    5b14:	465c      	mov	r4, fp
    5b16:	4661      	mov	r1, ip
    5b18:	4691      	mov	r9, r2
    5b1a:	4d7b      	ldr	r5, [pc, #492]	; (5d08 <__aeabi_dsub+0x688>)
    5b1c:	e6cd      	b.n	58ba <__aeabi_dsub+0x23a>
    5b1e:	4f7a      	ldr	r7, [pc, #488]	; (5d08 <__aeabi_dsub+0x688>)
    5b20:	42be      	cmp	r6, r7
    5b22:	d01c      	beq.n	5b5e <__aeabi_dsub+0x4de>
    5b24:	001e      	movs	r6, r3
    5b26:	e665      	b.n	57f4 <__aeabi_dsub+0x174>
    5b28:	2f00      	cmp	r7, #0
    5b2a:	d018      	beq.n	5b5e <__aeabi_dsub+0x4de>
    5b2c:	08c0      	lsrs	r0, r0, #3
    5b2e:	074e      	lsls	r6, r1, #29
    5b30:	4306      	orrs	r6, r0
    5b32:	2080      	movs	r0, #128	; 0x80
    5b34:	08c9      	lsrs	r1, r1, #3
    5b36:	0300      	lsls	r0, r0, #12
    5b38:	4201      	tst	r1, r0
    5b3a:	d008      	beq.n	5b4e <__aeabi_dsub+0x4ce>
    5b3c:	4663      	mov	r3, ip
    5b3e:	08dc      	lsrs	r4, r3, #3
    5b40:	4204      	tst	r4, r0
    5b42:	d104      	bne.n	5b4e <__aeabi_dsub+0x4ce>
    5b44:	0021      	movs	r1, r4
    5b46:	46da      	mov	sl, fp
    5b48:	08d2      	lsrs	r2, r2, #3
    5b4a:	075e      	lsls	r6, r3, #29
    5b4c:	4316      	orrs	r6, r2
    5b4e:	00f3      	lsls	r3, r6, #3
    5b50:	4699      	mov	r9, r3
    5b52:	2401      	movs	r4, #1
    5b54:	4653      	mov	r3, sl
    5b56:	00c9      	lsls	r1, r1, #3
    5b58:	0f72      	lsrs	r2, r6, #29
    5b5a:	4311      	orrs	r1, r2
    5b5c:	401c      	ands	r4, r3
    5b5e:	4d6a      	ldr	r5, [pc, #424]	; (5d08 <__aeabi_dsub+0x688>)
    5b60:	e6ab      	b.n	58ba <__aeabi_dsub+0x23a>
    5b62:	001d      	movs	r5, r3
    5b64:	2200      	movs	r2, #0
    5b66:	2700      	movs	r7, #0
    5b68:	e6b4      	b.n	58d4 <__aeabi_dsub+0x254>
    5b6a:	2d00      	cmp	r5, #0
    5b6c:	d159      	bne.n	5c22 <__aeabi_dsub+0x5a2>
    5b6e:	000b      	movs	r3, r1
    5b70:	4303      	orrs	r3, r0
    5b72:	d100      	bne.n	5b76 <__aeabi_dsub+0x4f6>
    5b74:	e6d6      	b.n	5924 <__aeabi_dsub+0x2a4>
    5b76:	1c73      	adds	r3, r6, #1
    5b78:	d100      	bne.n	5b7c <__aeabi_dsub+0x4fc>
    5b7a:	e0b2      	b.n	5ce2 <__aeabi_dsub+0x662>
    5b7c:	4b62      	ldr	r3, [pc, #392]	; (5d08 <__aeabi_dsub+0x688>)
    5b7e:	429f      	cmp	r7, r3
    5b80:	d01e      	beq.n	5bc0 <__aeabi_dsub+0x540>
    5b82:	43f3      	mvns	r3, r6
    5b84:	2b38      	cmp	r3, #56	; 0x38
    5b86:	dc6f      	bgt.n	5c68 <__aeabi_dsub+0x5e8>
    5b88:	2b1f      	cmp	r3, #31
    5b8a:	dd00      	ble.n	5b8e <__aeabi_dsub+0x50e>
    5b8c:	e097      	b.n	5cbe <__aeabi_dsub+0x63e>
    5b8e:	2520      	movs	r5, #32
    5b90:	000e      	movs	r6, r1
    5b92:	1aed      	subs	r5, r5, r3
    5b94:	40ae      	lsls	r6, r5
    5b96:	46b0      	mov	r8, r6
    5b98:	0006      	movs	r6, r0
    5b9a:	46aa      	mov	sl, r5
    5b9c:	40de      	lsrs	r6, r3
    5b9e:	4645      	mov	r5, r8
    5ba0:	4335      	orrs	r5, r6
    5ba2:	002e      	movs	r6, r5
    5ba4:	4655      	mov	r5, sl
    5ba6:	40a8      	lsls	r0, r5
    5ba8:	40d9      	lsrs	r1, r3
    5baa:	1e45      	subs	r5, r0, #1
    5bac:	41a8      	sbcs	r0, r5
    5bae:	448c      	add	ip, r1
    5bb0:	4306      	orrs	r6, r0
    5bb2:	18b6      	adds	r6, r6, r2
    5bb4:	4296      	cmp	r6, r2
    5bb6:	4192      	sbcs	r2, r2
    5bb8:	4251      	negs	r1, r2
    5bba:	4461      	add	r1, ip
    5bbc:	003d      	movs	r5, r7
    5bbe:	e625      	b.n	580c <__aeabi_dsub+0x18c>
    5bc0:	003d      	movs	r5, r7
    5bc2:	4661      	mov	r1, ip
    5bc4:	4691      	mov	r9, r2
    5bc6:	e678      	b.n	58ba <__aeabi_dsub+0x23a>
    5bc8:	000b      	movs	r3, r1
    5bca:	4303      	orrs	r3, r0
    5bcc:	2d00      	cmp	r5, #0
    5bce:	d000      	beq.n	5bd2 <__aeabi_dsub+0x552>
    5bd0:	e655      	b.n	587e <__aeabi_dsub+0x1fe>
    5bd2:	2b00      	cmp	r3, #0
    5bd4:	d0f5      	beq.n	5bc2 <__aeabi_dsub+0x542>
    5bd6:	4663      	mov	r3, ip
    5bd8:	4313      	orrs	r3, r2
    5bda:	d100      	bne.n	5bde <__aeabi_dsub+0x55e>
    5bdc:	e66d      	b.n	58ba <__aeabi_dsub+0x23a>
    5bde:	1886      	adds	r6, r0, r2
    5be0:	4286      	cmp	r6, r0
    5be2:	4180      	sbcs	r0, r0
    5be4:	4461      	add	r1, ip
    5be6:	4240      	negs	r0, r0
    5be8:	1809      	adds	r1, r1, r0
    5bea:	2200      	movs	r2, #0
    5bec:	020b      	lsls	r3, r1, #8
    5bee:	d400      	bmi.n	5bf2 <__aeabi_dsub+0x572>
    5bf0:	e6d0      	b.n	5994 <__aeabi_dsub+0x314>
    5bf2:	4b46      	ldr	r3, [pc, #280]	; (5d0c <__aeabi_dsub+0x68c>)
    5bf4:	3501      	adds	r5, #1
    5bf6:	4019      	ands	r1, r3
    5bf8:	e5b2      	b.n	5760 <__aeabi_dsub+0xe0>
    5bfa:	46b1      	mov	r9, r6
    5bfc:	e65d      	b.n	58ba <__aeabi_dsub+0x23a>
    5bfe:	0033      	movs	r3, r6
    5c00:	4667      	mov	r7, ip
    5c02:	3b20      	subs	r3, #32
    5c04:	40df      	lsrs	r7, r3
    5c06:	003b      	movs	r3, r7
    5c08:	2e20      	cmp	r6, #32
    5c0a:	d005      	beq.n	5c18 <__aeabi_dsub+0x598>
    5c0c:	2740      	movs	r7, #64	; 0x40
    5c0e:	1bbf      	subs	r7, r7, r6
    5c10:	4666      	mov	r6, ip
    5c12:	40be      	lsls	r6, r7
    5c14:	4332      	orrs	r2, r6
    5c16:	4690      	mov	r8, r2
    5c18:	4646      	mov	r6, r8
    5c1a:	1e72      	subs	r2, r6, #1
    5c1c:	4196      	sbcs	r6, r2
    5c1e:	4333      	orrs	r3, r6
    5c20:	e5ef      	b.n	5802 <__aeabi_dsub+0x182>
    5c22:	4b39      	ldr	r3, [pc, #228]	; (5d08 <__aeabi_dsub+0x688>)
    5c24:	429f      	cmp	r7, r3
    5c26:	d0cb      	beq.n	5bc0 <__aeabi_dsub+0x540>
    5c28:	2580      	movs	r5, #128	; 0x80
    5c2a:	042d      	lsls	r5, r5, #16
    5c2c:	4273      	negs	r3, r6
    5c2e:	4329      	orrs	r1, r5
    5c30:	e7a8      	b.n	5b84 <__aeabi_dsub+0x504>
    5c32:	4308      	orrs	r0, r1
    5c34:	1e41      	subs	r1, r0, #1
    5c36:	4188      	sbcs	r0, r1
    5c38:	e6a2      	b.n	5980 <__aeabi_dsub+0x300>
    5c3a:	2f00      	cmp	r7, #0
    5c3c:	d100      	bne.n	5c40 <__aeabi_dsub+0x5c0>
    5c3e:	e63c      	b.n	58ba <__aeabi_dsub+0x23a>
    5c40:	4663      	mov	r3, ip
    5c42:	1a86      	subs	r6, r0, r2
    5c44:	1acf      	subs	r7, r1, r3
    5c46:	42b0      	cmp	r0, r6
    5c48:	419b      	sbcs	r3, r3
    5c4a:	425b      	negs	r3, r3
    5c4c:	1afb      	subs	r3, r7, r3
    5c4e:	4698      	mov	r8, r3
    5c50:	021b      	lsls	r3, r3, #8
    5c52:	d54e      	bpl.n	5cf2 <__aeabi_dsub+0x672>
    5c54:	1a16      	subs	r6, r2, r0
    5c56:	4663      	mov	r3, ip
    5c58:	42b2      	cmp	r2, r6
    5c5a:	4192      	sbcs	r2, r2
    5c5c:	1a59      	subs	r1, r3, r1
    5c5e:	4252      	negs	r2, r2
    5c60:	1a89      	subs	r1, r1, r2
    5c62:	465c      	mov	r4, fp
    5c64:	2200      	movs	r2, #0
    5c66:	e57b      	b.n	5760 <__aeabi_dsub+0xe0>
    5c68:	4301      	orrs	r1, r0
    5c6a:	000e      	movs	r6, r1
    5c6c:	1e71      	subs	r1, r6, #1
    5c6e:	418e      	sbcs	r6, r1
    5c70:	e79f      	b.n	5bb2 <__aeabi_dsub+0x532>
    5c72:	001d      	movs	r5, r3
    5c74:	000e      	movs	r6, r1
    5c76:	3d20      	subs	r5, #32
    5c78:	40ee      	lsrs	r6, r5
    5c7a:	46b0      	mov	r8, r6
    5c7c:	2b20      	cmp	r3, #32
    5c7e:	d004      	beq.n	5c8a <__aeabi_dsub+0x60a>
    5c80:	2540      	movs	r5, #64	; 0x40
    5c82:	1aeb      	subs	r3, r5, r3
    5c84:	4099      	lsls	r1, r3
    5c86:	4308      	orrs	r0, r1
    5c88:	4681      	mov	r9, r0
    5c8a:	4648      	mov	r0, r9
    5c8c:	4643      	mov	r3, r8
    5c8e:	1e41      	subs	r1, r0, #1
    5c90:	4188      	sbcs	r0, r1
    5c92:	4318      	orrs	r0, r3
    5c94:	e674      	b.n	5980 <__aeabi_dsub+0x300>
    5c96:	2200      	movs	r2, #0
    5c98:	2400      	movs	r4, #0
    5c9a:	e617      	b.n	58cc <__aeabi_dsub+0x24c>
    5c9c:	1a16      	subs	r6, r2, r0
    5c9e:	4663      	mov	r3, ip
    5ca0:	42b2      	cmp	r2, r6
    5ca2:	4192      	sbcs	r2, r2
    5ca4:	1a59      	subs	r1, r3, r1
    5ca6:	4252      	negs	r2, r2
    5ca8:	1a89      	subs	r1, r1, r2
    5caa:	003d      	movs	r5, r7
    5cac:	e525      	b.n	56fa <__aeabi_dsub+0x7a>
    5cae:	4661      	mov	r1, ip
    5cb0:	4691      	mov	r9, r2
    5cb2:	4d15      	ldr	r5, [pc, #84]	; (5d08 <__aeabi_dsub+0x688>)
    5cb4:	e601      	b.n	58ba <__aeabi_dsub+0x23a>
    5cb6:	2280      	movs	r2, #128	; 0x80
    5cb8:	2400      	movs	r4, #0
    5cba:	0312      	lsls	r2, r2, #12
    5cbc:	e679      	b.n	59b2 <__aeabi_dsub+0x332>
    5cbe:	001d      	movs	r5, r3
    5cc0:	000e      	movs	r6, r1
    5cc2:	3d20      	subs	r5, #32
    5cc4:	40ee      	lsrs	r6, r5
    5cc6:	46b0      	mov	r8, r6
    5cc8:	2b20      	cmp	r3, #32
    5cca:	d004      	beq.n	5cd6 <__aeabi_dsub+0x656>
    5ccc:	2540      	movs	r5, #64	; 0x40
    5cce:	1aeb      	subs	r3, r5, r3
    5cd0:	4099      	lsls	r1, r3
    5cd2:	4308      	orrs	r0, r1
    5cd4:	4681      	mov	r9, r0
    5cd6:	464e      	mov	r6, r9
    5cd8:	4643      	mov	r3, r8
    5cda:	1e71      	subs	r1, r6, #1
    5cdc:	418e      	sbcs	r6, r1
    5cde:	431e      	orrs	r6, r3
    5ce0:	e767      	b.n	5bb2 <__aeabi_dsub+0x532>
    5ce2:	1886      	adds	r6, r0, r2
    5ce4:	4296      	cmp	r6, r2
    5ce6:	419b      	sbcs	r3, r3
    5ce8:	4461      	add	r1, ip
    5cea:	425b      	negs	r3, r3
    5cec:	18c9      	adds	r1, r1, r3
    5cee:	003d      	movs	r5, r7
    5cf0:	e58c      	b.n	580c <__aeabi_dsub+0x18c>
    5cf2:	4647      	mov	r7, r8
    5cf4:	4337      	orrs	r7, r6
    5cf6:	d0ce      	beq.n	5c96 <__aeabi_dsub+0x616>
    5cf8:	2207      	movs	r2, #7
    5cfa:	4641      	mov	r1, r8
    5cfc:	4032      	ands	r2, r6
    5cfe:	e649      	b.n	5994 <__aeabi_dsub+0x314>
    5d00:	2700      	movs	r7, #0
    5d02:	003a      	movs	r2, r7
    5d04:	e5e6      	b.n	58d4 <__aeabi_dsub+0x254>
    5d06:	46c0      	nop			; (mov r8, r8)
    5d08:	000007ff 	.word	0x000007ff
    5d0c:	ff7fffff 	.word	0xff7fffff

00005d10 <__aeabi_dcmpun>:
    5d10:	b570      	push	{r4, r5, r6, lr}
    5d12:	4e0c      	ldr	r6, [pc, #48]	; (5d44 <__aeabi_dcmpun+0x34>)
    5d14:	030d      	lsls	r5, r1, #12
    5d16:	031c      	lsls	r4, r3, #12
    5d18:	0049      	lsls	r1, r1, #1
    5d1a:	005b      	lsls	r3, r3, #1
    5d1c:	0b2d      	lsrs	r5, r5, #12
    5d1e:	0d49      	lsrs	r1, r1, #21
    5d20:	0b24      	lsrs	r4, r4, #12
    5d22:	0d5b      	lsrs	r3, r3, #21
    5d24:	42b1      	cmp	r1, r6
    5d26:	d008      	beq.n	5d3a <__aeabi_dcmpun+0x2a>
    5d28:	4906      	ldr	r1, [pc, #24]	; (5d44 <__aeabi_dcmpun+0x34>)
    5d2a:	2000      	movs	r0, #0
    5d2c:	428b      	cmp	r3, r1
    5d2e:	d103      	bne.n	5d38 <__aeabi_dcmpun+0x28>
    5d30:	4314      	orrs	r4, r2
    5d32:	0020      	movs	r0, r4
    5d34:	1e44      	subs	r4, r0, #1
    5d36:	41a0      	sbcs	r0, r4
    5d38:	bd70      	pop	{r4, r5, r6, pc}
    5d3a:	4305      	orrs	r5, r0
    5d3c:	2001      	movs	r0, #1
    5d3e:	2d00      	cmp	r5, #0
    5d40:	d1fa      	bne.n	5d38 <__aeabi_dcmpun+0x28>
    5d42:	e7f1      	b.n	5d28 <__aeabi_dcmpun+0x18>
    5d44:	000007ff 	.word	0x000007ff

00005d48 <__aeabi_i2d>:
    5d48:	b570      	push	{r4, r5, r6, lr}
    5d4a:	2800      	cmp	r0, #0
    5d4c:	d02d      	beq.n	5daa <__aeabi_i2d+0x62>
    5d4e:	17c3      	asrs	r3, r0, #31
    5d50:	18c5      	adds	r5, r0, r3
    5d52:	405d      	eors	r5, r3
    5d54:	0fc4      	lsrs	r4, r0, #31
    5d56:	0028      	movs	r0, r5
    5d58:	f7fd fc0a 	bl	3570 <__clzsi2>
    5d5c:	4b15      	ldr	r3, [pc, #84]	; (5db4 <__aeabi_i2d+0x6c>)
    5d5e:	1a1b      	subs	r3, r3, r0
    5d60:	055b      	lsls	r3, r3, #21
    5d62:	0d5b      	lsrs	r3, r3, #21
    5d64:	280a      	cmp	r0, #10
    5d66:	dd15      	ble.n	5d94 <__aeabi_i2d+0x4c>
    5d68:	380b      	subs	r0, #11
    5d6a:	4085      	lsls	r5, r0
    5d6c:	2200      	movs	r2, #0
    5d6e:	032d      	lsls	r5, r5, #12
    5d70:	0b2d      	lsrs	r5, r5, #12
    5d72:	2100      	movs	r1, #0
    5d74:	0010      	movs	r0, r2
    5d76:	032d      	lsls	r5, r5, #12
    5d78:	0d0a      	lsrs	r2, r1, #20
    5d7a:	0b2d      	lsrs	r5, r5, #12
    5d7c:	0512      	lsls	r2, r2, #20
    5d7e:	432a      	orrs	r2, r5
    5d80:	4d0d      	ldr	r5, [pc, #52]	; (5db8 <__aeabi_i2d+0x70>)
    5d82:	051b      	lsls	r3, r3, #20
    5d84:	402a      	ands	r2, r5
    5d86:	4313      	orrs	r3, r2
    5d88:	005b      	lsls	r3, r3, #1
    5d8a:	07e4      	lsls	r4, r4, #31
    5d8c:	085b      	lsrs	r3, r3, #1
    5d8e:	4323      	orrs	r3, r4
    5d90:	0019      	movs	r1, r3
    5d92:	bd70      	pop	{r4, r5, r6, pc}
    5d94:	0002      	movs	r2, r0
    5d96:	0029      	movs	r1, r5
    5d98:	3215      	adds	r2, #21
    5d9a:	4091      	lsls	r1, r2
    5d9c:	000a      	movs	r2, r1
    5d9e:	210b      	movs	r1, #11
    5da0:	1a08      	subs	r0, r1, r0
    5da2:	40c5      	lsrs	r5, r0
    5da4:	032d      	lsls	r5, r5, #12
    5da6:	0b2d      	lsrs	r5, r5, #12
    5da8:	e7e3      	b.n	5d72 <__aeabi_i2d+0x2a>
    5daa:	2400      	movs	r4, #0
    5dac:	2300      	movs	r3, #0
    5dae:	2500      	movs	r5, #0
    5db0:	2200      	movs	r2, #0
    5db2:	e7de      	b.n	5d72 <__aeabi_i2d+0x2a>
    5db4:	0000041e 	.word	0x0000041e
    5db8:	800fffff 	.word	0x800fffff

00005dbc <__aeabi_f2d>:
    5dbc:	0041      	lsls	r1, r0, #1
    5dbe:	0e09      	lsrs	r1, r1, #24
    5dc0:	1c4b      	adds	r3, r1, #1
    5dc2:	b570      	push	{r4, r5, r6, lr}
    5dc4:	b2db      	uxtb	r3, r3
    5dc6:	0246      	lsls	r6, r0, #9
    5dc8:	0a75      	lsrs	r5, r6, #9
    5dca:	0fc4      	lsrs	r4, r0, #31
    5dcc:	2b01      	cmp	r3, #1
    5dce:	dd14      	ble.n	5dfa <__aeabi_f2d+0x3e>
    5dd0:	23e0      	movs	r3, #224	; 0xe0
    5dd2:	009b      	lsls	r3, r3, #2
    5dd4:	076d      	lsls	r5, r5, #29
    5dd6:	0b36      	lsrs	r6, r6, #12
    5dd8:	18cb      	adds	r3, r1, r3
    5dda:	2100      	movs	r1, #0
    5ddc:	0d0a      	lsrs	r2, r1, #20
    5dde:	0028      	movs	r0, r5
    5de0:	0512      	lsls	r2, r2, #20
    5de2:	4d1c      	ldr	r5, [pc, #112]	; (5e54 <__aeabi_f2d+0x98>)
    5de4:	4332      	orrs	r2, r6
    5de6:	055b      	lsls	r3, r3, #21
    5de8:	402a      	ands	r2, r5
    5dea:	085b      	lsrs	r3, r3, #1
    5dec:	4313      	orrs	r3, r2
    5dee:	005b      	lsls	r3, r3, #1
    5df0:	07e4      	lsls	r4, r4, #31
    5df2:	085b      	lsrs	r3, r3, #1
    5df4:	4323      	orrs	r3, r4
    5df6:	0019      	movs	r1, r3
    5df8:	bd70      	pop	{r4, r5, r6, pc}
    5dfa:	2900      	cmp	r1, #0
    5dfc:	d114      	bne.n	5e28 <__aeabi_f2d+0x6c>
    5dfe:	2d00      	cmp	r5, #0
    5e00:	d01e      	beq.n	5e40 <__aeabi_f2d+0x84>
    5e02:	0028      	movs	r0, r5
    5e04:	f7fd fbb4 	bl	3570 <__clzsi2>
    5e08:	280a      	cmp	r0, #10
    5e0a:	dc1c      	bgt.n	5e46 <__aeabi_f2d+0x8a>
    5e0c:	230b      	movs	r3, #11
    5e0e:	002a      	movs	r2, r5
    5e10:	1a1b      	subs	r3, r3, r0
    5e12:	40da      	lsrs	r2, r3
    5e14:	0003      	movs	r3, r0
    5e16:	3315      	adds	r3, #21
    5e18:	409d      	lsls	r5, r3
    5e1a:	4b0f      	ldr	r3, [pc, #60]	; (5e58 <__aeabi_f2d+0x9c>)
    5e1c:	0312      	lsls	r2, r2, #12
    5e1e:	1a1b      	subs	r3, r3, r0
    5e20:	055b      	lsls	r3, r3, #21
    5e22:	0b16      	lsrs	r6, r2, #12
    5e24:	0d5b      	lsrs	r3, r3, #21
    5e26:	e7d8      	b.n	5dda <__aeabi_f2d+0x1e>
    5e28:	2d00      	cmp	r5, #0
    5e2a:	d006      	beq.n	5e3a <__aeabi_f2d+0x7e>
    5e2c:	0b32      	lsrs	r2, r6, #12
    5e2e:	2680      	movs	r6, #128	; 0x80
    5e30:	0336      	lsls	r6, r6, #12
    5e32:	076d      	lsls	r5, r5, #29
    5e34:	4316      	orrs	r6, r2
    5e36:	4b09      	ldr	r3, [pc, #36]	; (5e5c <__aeabi_f2d+0xa0>)
    5e38:	e7cf      	b.n	5dda <__aeabi_f2d+0x1e>
    5e3a:	4b08      	ldr	r3, [pc, #32]	; (5e5c <__aeabi_f2d+0xa0>)
    5e3c:	2600      	movs	r6, #0
    5e3e:	e7cc      	b.n	5dda <__aeabi_f2d+0x1e>
    5e40:	2300      	movs	r3, #0
    5e42:	2600      	movs	r6, #0
    5e44:	e7c9      	b.n	5dda <__aeabi_f2d+0x1e>
    5e46:	0003      	movs	r3, r0
    5e48:	002a      	movs	r2, r5
    5e4a:	3b0b      	subs	r3, #11
    5e4c:	409a      	lsls	r2, r3
    5e4e:	2500      	movs	r5, #0
    5e50:	e7e3      	b.n	5e1a <__aeabi_f2d+0x5e>
    5e52:	46c0      	nop			; (mov r8, r8)
    5e54:	800fffff 	.word	0x800fffff
    5e58:	00000389 	.word	0x00000389
    5e5c:	000007ff 	.word	0x000007ff

00005e60 <__aeabi_d2f>:
    5e60:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e62:	004c      	lsls	r4, r1, #1
    5e64:	0d64      	lsrs	r4, r4, #21
    5e66:	030b      	lsls	r3, r1, #12
    5e68:	1c62      	adds	r2, r4, #1
    5e6a:	0a5b      	lsrs	r3, r3, #9
    5e6c:	0f46      	lsrs	r6, r0, #29
    5e6e:	0552      	lsls	r2, r2, #21
    5e70:	0fc9      	lsrs	r1, r1, #31
    5e72:	431e      	orrs	r6, r3
    5e74:	00c5      	lsls	r5, r0, #3
    5e76:	0d52      	lsrs	r2, r2, #21
    5e78:	2a01      	cmp	r2, #1
    5e7a:	dd29      	ble.n	5ed0 <__aeabi_d2f+0x70>
    5e7c:	4b37      	ldr	r3, [pc, #220]	; (5f5c <__aeabi_d2f+0xfc>)
    5e7e:	18e7      	adds	r7, r4, r3
    5e80:	2ffe      	cmp	r7, #254	; 0xfe
    5e82:	dc1c      	bgt.n	5ebe <__aeabi_d2f+0x5e>
    5e84:	2f00      	cmp	r7, #0
    5e86:	dd3b      	ble.n	5f00 <__aeabi_d2f+0xa0>
    5e88:	0180      	lsls	r0, r0, #6
    5e8a:	1e43      	subs	r3, r0, #1
    5e8c:	4198      	sbcs	r0, r3
    5e8e:	2207      	movs	r2, #7
    5e90:	00f3      	lsls	r3, r6, #3
    5e92:	0f6d      	lsrs	r5, r5, #29
    5e94:	4303      	orrs	r3, r0
    5e96:	432b      	orrs	r3, r5
    5e98:	401a      	ands	r2, r3
    5e9a:	2a00      	cmp	r2, #0
    5e9c:	d004      	beq.n	5ea8 <__aeabi_d2f+0x48>
    5e9e:	220f      	movs	r2, #15
    5ea0:	401a      	ands	r2, r3
    5ea2:	2a04      	cmp	r2, #4
    5ea4:	d000      	beq.n	5ea8 <__aeabi_d2f+0x48>
    5ea6:	3304      	adds	r3, #4
    5ea8:	2280      	movs	r2, #128	; 0x80
    5eaa:	04d2      	lsls	r2, r2, #19
    5eac:	401a      	ands	r2, r3
    5eae:	d024      	beq.n	5efa <__aeabi_d2f+0x9a>
    5eb0:	3701      	adds	r7, #1
    5eb2:	b2fa      	uxtb	r2, r7
    5eb4:	2fff      	cmp	r7, #255	; 0xff
    5eb6:	d002      	beq.n	5ebe <__aeabi_d2f+0x5e>
    5eb8:	019b      	lsls	r3, r3, #6
    5eba:	0a58      	lsrs	r0, r3, #9
    5ebc:	e001      	b.n	5ec2 <__aeabi_d2f+0x62>
    5ebe:	22ff      	movs	r2, #255	; 0xff
    5ec0:	2000      	movs	r0, #0
    5ec2:	0240      	lsls	r0, r0, #9
    5ec4:	05d2      	lsls	r2, r2, #23
    5ec6:	0a40      	lsrs	r0, r0, #9
    5ec8:	07c9      	lsls	r1, r1, #31
    5eca:	4310      	orrs	r0, r2
    5ecc:	4308      	orrs	r0, r1
    5ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ed0:	4335      	orrs	r5, r6
    5ed2:	2c00      	cmp	r4, #0
    5ed4:	d104      	bne.n	5ee0 <__aeabi_d2f+0x80>
    5ed6:	2d00      	cmp	r5, #0
    5ed8:	d10a      	bne.n	5ef0 <__aeabi_d2f+0x90>
    5eda:	2200      	movs	r2, #0
    5edc:	2000      	movs	r0, #0
    5ede:	e7f0      	b.n	5ec2 <__aeabi_d2f+0x62>
    5ee0:	2d00      	cmp	r5, #0
    5ee2:	d0ec      	beq.n	5ebe <__aeabi_d2f+0x5e>
    5ee4:	2080      	movs	r0, #128	; 0x80
    5ee6:	03c0      	lsls	r0, r0, #15
    5ee8:	4330      	orrs	r0, r6
    5eea:	22ff      	movs	r2, #255	; 0xff
    5eec:	e7e9      	b.n	5ec2 <__aeabi_d2f+0x62>
    5eee:	2400      	movs	r4, #0
    5ef0:	2300      	movs	r3, #0
    5ef2:	025b      	lsls	r3, r3, #9
    5ef4:	0a58      	lsrs	r0, r3, #9
    5ef6:	b2e2      	uxtb	r2, r4
    5ef8:	e7e3      	b.n	5ec2 <__aeabi_d2f+0x62>
    5efa:	08db      	lsrs	r3, r3, #3
    5efc:	003c      	movs	r4, r7
    5efe:	e7f8      	b.n	5ef2 <__aeabi_d2f+0x92>
    5f00:	003b      	movs	r3, r7
    5f02:	3317      	adds	r3, #23
    5f04:	dbf3      	blt.n	5eee <__aeabi_d2f+0x8e>
    5f06:	2380      	movs	r3, #128	; 0x80
    5f08:	041b      	lsls	r3, r3, #16
    5f0a:	4333      	orrs	r3, r6
    5f0c:	261e      	movs	r6, #30
    5f0e:	1bf6      	subs	r6, r6, r7
    5f10:	2e1f      	cmp	r6, #31
    5f12:	dd14      	ble.n	5f3e <__aeabi_d2f+0xde>
    5f14:	2202      	movs	r2, #2
    5f16:	4252      	negs	r2, r2
    5f18:	1bd7      	subs	r7, r2, r7
    5f1a:	001a      	movs	r2, r3
    5f1c:	40fa      	lsrs	r2, r7
    5f1e:	0017      	movs	r7, r2
    5f20:	2e20      	cmp	r6, #32
    5f22:	d004      	beq.n	5f2e <__aeabi_d2f+0xce>
    5f24:	4a0e      	ldr	r2, [pc, #56]	; (5f60 <__aeabi_d2f+0x100>)
    5f26:	4694      	mov	ip, r2
    5f28:	4464      	add	r4, ip
    5f2a:	40a3      	lsls	r3, r4
    5f2c:	431d      	orrs	r5, r3
    5f2e:	002b      	movs	r3, r5
    5f30:	1e5d      	subs	r5, r3, #1
    5f32:	41ab      	sbcs	r3, r5
    5f34:	2207      	movs	r2, #7
    5f36:	433b      	orrs	r3, r7
    5f38:	401a      	ands	r2, r3
    5f3a:	2700      	movs	r7, #0
    5f3c:	e7ad      	b.n	5e9a <__aeabi_d2f+0x3a>
    5f3e:	4a09      	ldr	r2, [pc, #36]	; (5f64 <__aeabi_d2f+0x104>)
    5f40:	0028      	movs	r0, r5
    5f42:	18a2      	adds	r2, r4, r2
    5f44:	4095      	lsls	r5, r2
    5f46:	4093      	lsls	r3, r2
    5f48:	1e6c      	subs	r4, r5, #1
    5f4a:	41a5      	sbcs	r5, r4
    5f4c:	40f0      	lsrs	r0, r6
    5f4e:	2207      	movs	r2, #7
    5f50:	432b      	orrs	r3, r5
    5f52:	4303      	orrs	r3, r0
    5f54:	401a      	ands	r2, r3
    5f56:	2700      	movs	r7, #0
    5f58:	e79f      	b.n	5e9a <__aeabi_d2f+0x3a>
    5f5a:	46c0      	nop			; (mov r8, r8)
    5f5c:	fffffc80 	.word	0xfffffc80
    5f60:	fffffca2 	.word	0xfffffca2
    5f64:	fffffc82 	.word	0xfffffc82

00005f68 <__errno>:
    5f68:	4b01      	ldr	r3, [pc, #4]	; (5f70 <__errno+0x8>)
    5f6a:	6818      	ldr	r0, [r3, #0]
    5f6c:	4770      	bx	lr
    5f6e:	46c0      	nop			; (mov r8, r8)
    5f70:	2000003c 	.word	0x2000003c

00005f74 <exit>:
    5f74:	4b08      	ldr	r3, [pc, #32]	; (5f98 <exit+0x24>)
    5f76:	b510      	push	{r4, lr}
    5f78:	0004      	movs	r4, r0
    5f7a:	2b00      	cmp	r3, #0
    5f7c:	d002      	beq.n	5f84 <exit+0x10>
    5f7e:	2100      	movs	r1, #0
    5f80:	e000      	b.n	5f84 <exit+0x10>
    5f82:	bf00      	nop
    5f84:	4b05      	ldr	r3, [pc, #20]	; (5f9c <exit+0x28>)
    5f86:	6818      	ldr	r0, [r3, #0]
    5f88:	6a83      	ldr	r3, [r0, #40]	; 0x28
    5f8a:	2b00      	cmp	r3, #0
    5f8c:	d000      	beq.n	5f90 <exit+0x1c>
    5f8e:	4798      	blx	r3
    5f90:	0020      	movs	r0, r4
    5f92:	f000 f83b 	bl	600c <_exit>
    5f96:	46c0      	nop			; (mov r8, r8)
    5f98:	00000000 	.word	0x00000000
    5f9c:	00006544 	.word	0x00006544

00005fa0 <__libc_init_array>:
    5fa0:	b570      	push	{r4, r5, r6, lr}
    5fa2:	2600      	movs	r6, #0
    5fa4:	4d0c      	ldr	r5, [pc, #48]	; (5fd8 <__libc_init_array+0x38>)
    5fa6:	4c0d      	ldr	r4, [pc, #52]	; (5fdc <__libc_init_array+0x3c>)
    5fa8:	1b64      	subs	r4, r4, r5
    5faa:	10a4      	asrs	r4, r4, #2
    5fac:	42a6      	cmp	r6, r4
    5fae:	d109      	bne.n	5fc4 <__libc_init_array+0x24>
    5fb0:	2600      	movs	r6, #0
    5fb2:	f000 f82d 	bl	6010 <_init>
    5fb6:	4d0a      	ldr	r5, [pc, #40]	; (5fe0 <__libc_init_array+0x40>)
    5fb8:	4c0a      	ldr	r4, [pc, #40]	; (5fe4 <__libc_init_array+0x44>)
    5fba:	1b64      	subs	r4, r4, r5
    5fbc:	10a4      	asrs	r4, r4, #2
    5fbe:	42a6      	cmp	r6, r4
    5fc0:	d105      	bne.n	5fce <__libc_init_array+0x2e>
    5fc2:	bd70      	pop	{r4, r5, r6, pc}
    5fc4:	00b3      	lsls	r3, r6, #2
    5fc6:	58eb      	ldr	r3, [r5, r3]
    5fc8:	4798      	blx	r3
    5fca:	3601      	adds	r6, #1
    5fcc:	e7ee      	b.n	5fac <__libc_init_array+0xc>
    5fce:	00b3      	lsls	r3, r6, #2
    5fd0:	58eb      	ldr	r3, [r5, r3]
    5fd2:	4798      	blx	r3
    5fd4:	3601      	adds	r6, #1
    5fd6:	e7f2      	b.n	5fbe <__libc_init_array+0x1e>
    5fd8:	200000a0 	.word	0x200000a0
    5fdc:	200000a0 	.word	0x200000a0
    5fe0:	200000a0 	.word	0x200000a0
    5fe4:	200000a4 	.word	0x200000a4

00005fe8 <memcpy>:
    5fe8:	2300      	movs	r3, #0
    5fea:	b510      	push	{r4, lr}
    5fec:	429a      	cmp	r2, r3
    5fee:	d100      	bne.n	5ff2 <memcpy+0xa>
    5ff0:	bd10      	pop	{r4, pc}
    5ff2:	5ccc      	ldrb	r4, [r1, r3]
    5ff4:	54c4      	strb	r4, [r0, r3]
    5ff6:	3301      	adds	r3, #1
    5ff8:	e7f8      	b.n	5fec <memcpy+0x4>

00005ffa <memset>:
    5ffa:	0003      	movs	r3, r0
    5ffc:	1812      	adds	r2, r2, r0
    5ffe:	4293      	cmp	r3, r2
    6000:	d100      	bne.n	6004 <memset+0xa>
    6002:	4770      	bx	lr
    6004:	7019      	strb	r1, [r3, #0]
    6006:	3301      	adds	r3, #1
    6008:	e7f9      	b.n	5ffe <memset+0x4>
	...

0000600c <_exit>:
    600c:	e7fe      	b.n	600c <_exit>
    600e:	46c0      	nop			; (mov r8, r8)

00006010 <_init>:
    6010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6012:	46c0      	nop			; (mov r8, r8)
    6014:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6016:	bc08      	pop	{r3}
    6018:	469e      	mov	lr, r3
    601a:	4770      	bx	lr

0000601c <_fini>:
    601c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    601e:	46c0      	nop			; (mov r8, r8)
    6020:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6022:	bc08      	pop	{r3}
    6024:	469e      	mov	lr, r3
    6026:	4770      	bx	lr
    6028:	000005f8 	.word	0x000005f8
    602c:	00000610 	.word	0x00000610
    6030:	0000061a 	.word	0x0000061a
    6034:	00000624 	.word	0x00000624
    6038:	0000062e 	.word	0x0000062e
    603c:	00000ca8 	.word	0x00000ca8
    6040:	00000c48 	.word	0x00000c48
    6044:	00000c4e 	.word	0x00000c4e
    6048:	00000ca8 	.word	0x00000ca8
    604c:	00000ca8 	.word	0x00000ca8
    6050:	00000c74 	.word	0x00000c74
    6054:	00000c5a 	.word	0x00000c5a
    6058:	00000c60 	.word	0x00000c60
    605c:	00000ca8 	.word	0x00000ca8
    6060:	00000c66 	.word	0x00000c66
    6064:	00000c6e 	.word	0x00000c6e
    6068:	00000ca8 	.word	0x00000ca8
    606c:	00000ca8 	.word	0x00000ca8
    6070:	00000ca8 	.word	0x00000ca8
    6074:	00000c54 	.word	0x00000c54
    6078:	00000db2 	.word	0x00000db2
    607c:	00000ce0 	.word	0x00000ce0
    6080:	00000d06 	.word	0x00000d06
    6084:	00000d28 	.word	0x00000d28
    6088:	00000db2 	.word	0x00000db2
    608c:	00000d54 	.word	0x00000d54
    6090:	00000d76 	.word	0x00000d76
    6094:	00000db2 	.word	0x00000db2
    6098:	00000d8c 	.word	0x00000d8c
    609c:	00000d02 	.word	0x00000d02
    60a0:	00000d02 	.word	0x00000d02
    60a4:	00000cf6 	.word	0x00000cf6
    60a8:	00000db6 	.word	0x00000db6
    60ac:	00000cf2 	.word	0x00000cf2
    60b0:	00000cfa 	.word	0x00000cfa
    60b4:	00000d02 	.word	0x00000d02
    60b8:	00000cfe 	.word	0x00000cfe
    60bc:	00001166 	.word	0x00001166
    60c0:	0000111e 	.word	0x0000111e
    60c4:	00001168 	.word	0x00001168
    60c8:	00001166 	.word	0x00001166
    60cc:	0000117c 	.word	0x0000117c
    60d0:	00001190 	.word	0x00001190
    60d4:	000011a4 	.word	0x000011a4
    60d8:	000011b8 	.word	0x000011b8
    60dc:	000011fa 	.word	0x000011fa
    60e0:	000012a8 	.word	0x000012a8
    60e4:	0000132a 	.word	0x0000132a
    60e8:	0000135c 	.word	0x0000135c
    60ec:	00001376 	.word	0x00001376
    60f0:	000015aa 	.word	0x000015aa
    60f4:	000015a0 	.word	0x000015a0
    60f8:	000015b8 	.word	0x000015b8
    60fc:	0000158c 	.word	0x0000158c
    6100:	00001596 	.word	0x00001596
    6104:	000017cc 	.word	0x000017cc
    6108:	000016ee 	.word	0x000016ee
    610c:	00001782 	.word	0x00001782
    6110:	000016ea 	.word	0x000016ea
    6114:	000017cc 	.word	0x000017cc
    6118:	0000177e 	.word	0x0000177e
    611c:	000017ce 	.word	0x000017ce
    6120:	000017cc 	.word	0x000017cc
    6124:	000017e6 	.word	0x000017e6
    6128:	000017cc 	.word	0x000017cc
    612c:	000017cc 	.word	0x000017cc
    6130:	000016fa 	.word	0x000016fa
    6134:	00001718 	.word	0x00001718
    6138:	00001700 	.word	0x00001700
    613c:	0000170c 	.word	0x0000170c
    6140:	000017cc 	.word	0x000017cc
    6144:	000017cc 	.word	0x000017cc
    6148:	000017cc 	.word	0x000017cc
    614c:	000017cc 	.word	0x000017cc
    6150:	000017cc 	.word	0x000017cc
    6154:	0000171e 	.word	0x0000171e
    6158:	00001770 	.word	0x00001770
    615c:	000017cc 	.word	0x000017cc
    6160:	00001790 	.word	0x00001790
    6164:	00001794 	.word	0x00001794
    6168:	000017a2 	.word	0x000017a2
    616c:	000017cc 	.word	0x000017cc
    6170:	000017cc 	.word	0x000017cc
    6174:	000017b0 	.word	0x000017b0
    6178:	000017cc 	.word	0x000017cc
    617c:	000017cc 	.word	0x000017cc
    6180:	000017cc 	.word	0x000017cc
    6184:	000017c8 	.word	0x000017c8

00006188 <flashWsTable>:
    6188:	017d7840 00000000 02dc6c00 00000100     @x}......l......
    6198:	00989680 00000002 01406f40 00000102     ........@o@.....
    61a8:	01312d00 00000202 00001b40 00001b78     .-1.....@...x...
    61b8:	00001bca 00001bfa 00001c28 00001c5a     ........(...Z...
    61c8:	00001ca6 00001ccc 00001d26              ........&...

000061d4 <i2cNSum>:
    61d4:	08110908 000025d4 000025dc 000025e4     .....%...%...%..
    61e4:	000025ec 000025f4                       .%...%..

000061ec <CRC16Tab>:
    61ec:	10210000 30632042 50a54084 70e760c6     ..!.B c0.@.P.`.p
    61fc:	91298108 b16ba14a d1adc18c f1efe1ce     ..).J.k.........
    620c:	02101231 22523273 429452b5 62d672f7     1...s2R".R.B.r.b
    621c:	83189339 a35ab37b c39cd3bd e3def3ff     9...{.Z.........
    622c:	34432462 14010420 74c764e6 548544a4     b$C4 ....d.t.D.T
    623c:	b54ba56a 95098528 f5cfe5ee d58dc5ac     j.K.(...........
    624c:	26723653 06301611 66f676d7 46b45695     S6r&..0..v.f.V.F
    625c:	a77ab75b 87389719 e7fef7df c7bcd79d     [.z...8.........
    626c:	58e548c4 78a76886 18610840 38232802     .H.X.h.x@.a..(#8
    627c:	d9edc9cc f9afe98e 99698948 b92ba90a     ........H.i...+.
    628c:	4ad45af5 6a967ab7 0a501a71 2a123a33     .Z.J.z.jq.P.3:.*
    629c:	cbdcdbfd eb9efbbf 8b589b79 ab1abb3b     ........y.X.;...
    62ac:	7c876ca6 5cc54ce4 3c032c22 1c410c60     .l.|.L.\",.<`.A.
    62bc:	fd8fedae ddcdcdec bd0bad2a 9d498d68     ........*...h.I.
    62cc:	6eb67e97 4ef45ed5 2e323e13 0e701e51     .~.n.^.N.>2.Q.p.
    62dc:	efbeff9f cffcdfdd af3abf1b 8f789f59     ..........:.Y.x.
    62ec:	81a99188 a1ebb1ca c12dd10c e16ff14e     ..........-.N.o.
    62fc:	00a11080 20e330c2 40255004 60677046     .....0. .P%@Fpg`
    630c:	939883b9 b3daa3fb d31cc33d f35ee37f     ........=.....^.
    631c:	129002b1 32d222f3 52144235 72566277     .....".25B.RwbVr
    632c:	a5cbb5ea 858995a8 e54ff56e c50dd52c     ........n.O.,...
    633c:	24c334e2 048114a0 64477466 44055424     .4.$....ftGd$T.D
    634c:	b7faa7db 97b88799 f77ee75f d73cc71d     ........_.~...<.
    635c:	36f226d3 16b00691 76766657 56344615     .&.6....Wfvv.F4V
    636c:	c96dd94c e92ff90e 89e999c8 a9abb98a     L.m.../.........
    637c:	48655844 68277806 08e118c0 28a33882     DXeH.x'h.....8.(
    638c:	db5ccb7d fb1eeb3f 9bd88bf9 bb9aabbb     }.\.?...........
    639c:	5a544a75 7a166a37 1ad00af1 3a922ab3     uJTZ7j.z.....*.:
    63ac:	ed0ffd2e cd4ddd6c ad8bbdaa 8dc99de8     ....l.M.........
    63bc:	6c077c26 4c455c64 2c833ca2 0cc11ce0     &|.ld\EL.<.,....
    63cc:	ff3eef1f df7ccf5d bfbaaf9b 9ff88fd9     ..>.].|.........
    63dc:	7e366e17 5e744e55 3eb22e93 1ef00ed1     .n6~UNt^...>....
    63ec:	00000101 00000000 00016760 00000000     ........`g......
    63fc:	00676f6c 00000000 00003a5e 0000399a     log.....^:...9..
    640c:	000039be 0000395c 000039be 00003a3a     .9..\9...9..::..
    641c:	000039be 0000395c 0000399a 0000399a     .9..\9...9...9..
    642c:	00003a3a 0000395c 00003a90 00003a90     ::..\9...:...:..
    643c:	00003a90 00003a46 0000399a 0000399a     .:..F:...9...9..
    644c:	000039be 0000395a 000039be 00003a3a     .9..Z9...9..::..
    645c:	000039be 0000395a 0000399a 0000399a     .9..Z9...9...9..
    646c:	00003a3a 0000395a 00003a90 00003a90     ::..Z9...:...:..
    647c:	00003a90 00003a44 00003d88 00003d32     .:..D:...=..2=..
    648c:	00003d32 00003e60 00003d2e 00003d2e     2=..`>...=...=..
    649c:	00003e56 00003e60 00003d2e 00003e56     V>..`>...=..V>..
    64ac:	00003d2e 00003e60 00003e64 00003e64     .=..`>..d>..d>..
    64bc:	00003e64 00003e6c 00004c2c 00004a9e     d>..l>..,L...J..
    64cc:	00004ae2 00004a46 00004ae2 00004bd2     .J..FJ...J...K..
    64dc:	00004ae2 00004a46 00004a9e 00004a9e     .J..FJ...J...J..
    64ec:	00004bd2 00004a46 00004a3e 00004a3e     .K..FJ..>J..>J..
    64fc:	00004a3e 00004be0 00005354 00005256     >J...K..TS..VR..
    650c:	00005256 00005574 00005250 00005250     VR..tU..PR..PR..
    651c:	0000555c 00005574 00005250 0000555c     \U..tU..PR..\U..
    652c:	00005250 00005574 0000556a 0000556a     PR..tU..jU..jU..
    653c:	0000556a 00005578                       jU..xU..

00006544 <_global_impure_ptr>:
    6544:	20000040                                @.. 

00006548 <__EH_FRAME_BEGIN__>:
    6548:	00000000                                ....
