{
  "clock": "sys_clk@100.0MHz (10.0ns)",
  "overview": {
    "wns_ns": -1.882,
    "tns_ns": -63.121,
    "violations": 20
  },
  "sdc_gaps": [
    "Missing set_input_delay on at least one input; verify external timing model."
  ],
  "issues": [
    {
      "path_kind": "reg->reg",
      "signal_group": "y_reg[*]",
      "worst_bit": 55,
      "worst_slack_ns": -1.882,
      "dominant_delay": "logic",
      "skew_character": "negative_destination_skew",
      "evidence": {
        "data_path_ns": 14.535,
        "logic_ns": 9.671,
        "route_ns": 4.863,
        "levels_of_logic": 21,
        "clock_skew_ns": 3.624,
        "output_delay_ns": null,
        "dcd_ns": 3.624,
        "scd_ns": 0.0,
        "cpr_ns": 0.0,
        "clock_uncertainty_ns": 0.035,
        "tsj_ns": 0.071,
        "tij_ns": 0.0,
        "dj_ns": 0.0,
        "pe_ns": 0.0,
        "required_time_ns": null,
        "arrival_time_ns": null,
        "io_primitive": null,
        "io_site": null,
        "src_slice": null,
        "clock_net_fanout_max": null,
        "clock_net_delay_ns_total": null
      },
      "root_cause": "Deep combinational logic on REG->REG path with high logic.",
      "where_in_code": {
        "dest_port": "y_reg[[63:44]",
        "src_ff_regex": "y_reg\\[(\\d+)\\]"
      },
      "fix_hints": [
        "Insert a pipeline stage (retime) to split combinational depth.",
        "Duplicate high-fanout registers to reduce net delay; add MAX_FANOUT or phys_opt_design -dup_registers.",
        "Constrain/floorplan critical cells closer together; pblock and keep hierarchy."
      ]
    }
  ]
}