Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 22:24:37 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   190         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (330)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: sysClock (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: CANclkdiv/dclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bouncer/buttonOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnclkdiv/dclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[0]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[1]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[2]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[3]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[4]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[5]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hrCounter/tff[6]/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: msgclkdiv/dclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer16Reg/ffs[0]/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (330)
--------------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  334          inf        0.000                      0                  334           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           334 Endpoints
Min Delay           334 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer16Reg/ffs[14]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btnOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.949ns  (logic 4.636ns (51.803%)  route 4.313ns (48.197%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[14]/Q_reg/C
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  timer16Reg/ffs[14]/Q_reg/Q
                         net (fo=2, routed)           0.822     1.300    timer16Reg/ffs[14]/timer16POut[0]
    SLICE_X60Y96         LUT4 (Prop_lut4_I0_O)        0.296     1.596 r  timer16Reg/ffs[14]/btnOut_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.575     2.172    timer16Reg/ffs[11]/btnOut_OBUF_inst_i_2_0
    SLICE_X61Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.296 r  timer16Reg/ffs[11]/btnOut_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.592     2.888    timer16Reg/ffs[6]/Q_reg_19
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.124     3.012 r  timer16Reg/ffs[6]/btnOut_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.515     3.527    timer16Reg/ffs[6]/Q_reg_0
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.651 r  timer16Reg/ffs[6]/btnOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.809     5.459    btnOut_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.949 r  btnOut_OBUF_inst/O
                         net (fo=0)                   0.000     8.949    btnOut
    G2                                                                r  btnOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/dclk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outClk1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.130ns (53.158%)  route 3.639ns (46.842%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE                         0.000     0.000 r  CANclkdiv/dclk_reg/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CANclkdiv/dclk_reg/Q
                         net (fo=2, routed)           0.711     1.229    outClk1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.325 r  outClk1_OBUF_BUFG_inst/O
                         net (fo=59, routed)          2.928     4.253    outClk1_OBUF_BUFG
    L2                   OBUF (Prop_obuf_I_O)         3.516     7.769 r  outClk1_OBUF_inst/O
                         net (fo=0)                   0.000     7.769    outClk1
    L2                                                                r  outClk1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msgclkdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msgclkdiv/dclk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 2.519ns (35.720%)  route 4.533ns (64.280%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE                         0.000     0.000 r  msgclkdiv/counter_reg[0]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  msgclkdiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     1.106    msgclkdiv/counter_reg[0]
    SLICE_X63Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.686 r  msgclkdiv/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     1.686    msgclkdiv/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.800 r  msgclkdiv/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     1.800    msgclkdiv/counter_reg[0]_i_11__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.914 r  msgclkdiv/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     1.914    msgclkdiv/counter_reg[0]_i_12__0_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.028 r  msgclkdiv/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    msgclkdiv/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.142 r  msgclkdiv/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     2.142    msgclkdiv/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.256 r  msgclkdiv/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     2.256    msgclkdiv/counter_reg[0]_i_15__0_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.590 f  msgclkdiv/counter_reg[0]_i_16__0/O[1]
                         net (fo=1, routed)           0.832     3.422    msgclkdiv/counter_reg[0]_i_16__0_n_6
    SLICE_X64Y93         LUT6 (Prop_lut6_I4_O)        0.303     3.725 r  msgclkdiv/counter[0]_i_7__0/O
                         net (fo=1, routed)           0.806     4.530    msgclkdiv/counter[0]_i_7__0_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.654 r  msgclkdiv/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.768     6.422    msgclkdiv/clear
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.152     6.574 r  msgclkdiv/dclk_i_1__0/O
                         net (fo=1, routed)           0.478     7.052    msgclkdiv/dclk_i_1__0_n_0
    SLICE_X59Y95         FDRE                                         r  msgclkdiv/dclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16FF/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outClk2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 4.091ns (59.079%)  route 2.834ns (40.921%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE                         0.000     0.000 r  timer16FF/q_reg/C
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  timer16FF/q_reg/Q
                         net (fo=3, routed)           0.828     1.287    msgclkdiv/timer16Q
    SLICE_X60Y95         LUT3 (Prop_lut3_I2_O)        0.124     1.411 r  msgclkdiv/outClk2_OBUF_inst_i_1/O
                         net (fo=21, routed)          2.005     3.417    outClk2_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     6.925 r  outClk2_OBUF_inst/O
                         net (fo=0)                   0.000     6.925    outClk2
    J2                                                                r  outClk2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/dclk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 2.567ns (41.211%)  route 3.662ns (58.789%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.271     6.105    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.229 r  CANclkdiv/dclk_i_1/O
                         net (fo=1, routed)           0.000     6.229    CANclkdiv/dclk_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  CANclkdiv/dclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.443ns (39.638%)  route 3.720ns (60.362%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.329     6.163    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  CANclkdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.443ns (39.638%)  route 3.720ns (60.362%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.329     6.163    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  CANclkdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.443ns (39.638%)  route 3.720ns (60.362%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.329     6.163    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  CANclkdiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.443ns (39.638%)  route 3.720ns (60.362%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.329     6.163    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  CANclkdiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CANclkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CANclkdiv/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 2.443ns (40.572%)  route 3.578ns (59.428%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  CANclkdiv/counter_reg[5]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CANclkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     1.061    CANclkdiv/counter_reg[5]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.717 r  CANclkdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.717    CANclkdiv/counter_reg[0]_i_11_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.831 r  CANclkdiv/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.831    CANclkdiv/counter_reg[0]_i_12_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.945 r  CANclkdiv/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.945    CANclkdiv/counter_reg[0]_i_13_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.059 r  CANclkdiv/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.059    CANclkdiv/counter_reg[0]_i_14_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.173 r  CANclkdiv/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.173    CANclkdiv/counter_reg[0]_i_15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.287 r  CANclkdiv/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.287    CANclkdiv/counter_reg[0]_i_16_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.621 f  CANclkdiv/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.837     3.457    CANclkdiv/counter_reg[0]_i_17_n_6
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.303     3.760 r  CANclkdiv/counter[0]_i_8/O
                         net (fo=1, routed)           0.950     4.710    CANclkdiv/counter[0]_i_8_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  CANclkdiv/counter[0]_i_1/O
                         net (fo=33, routed)          1.187     6.021    CANclkdiv/counter[0]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  CANclkdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer16Reg/ffs[9]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[10]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[9]/Q_reg/C
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer16Reg/ffs[9]/Q_reg/Q
                         net (fo=2, routed)           0.085     0.213    timer16Reg/ffs[10]/Q_reg_0[0]
    SLICE_X61Y96         FDRE                                         r  timer16Reg/ffs[10]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer11Reg/ffs[5]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer11Reg/ffs[6]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  timer11Reg/ffs[5]/Q_reg/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer11Reg/ffs[5]/Q_reg/Q
                         net (fo=2, routed)           0.131     0.259    timer11Reg/ffs[6]/timer11POut[0]
    SLICE_X61Y95         FDRE                                         r  timer11Reg/ffs[6]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[7]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[8]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[7]/Q_reg/C
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer16Reg/ffs[7]/Q_reg/Q
                         net (fo=2, routed)           0.131     0.259    timer16Reg/ffs[8]/Q_reg_1[0]
    SLICE_X61Y96         FDRE                                         r  timer16Reg/ffs[8]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer11Reg/ffs[6]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer11Reg/ffs[7]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE                         0.000     0.000 r  timer11Reg/ffs[6]/Q_reg/C
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer11Reg/ffs[6]/Q_reg/Q
                         net (fo=2, routed)           0.134     0.262    timer11Reg/ffs[7]/Q_reg_1[0]
    SLICE_X61Y95         FDRE                                         r  timer11Reg/ffs[7]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[8]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[9]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[8]/Q_reg/C
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  timer16Reg/ffs[8]/Q_reg/Q
                         net (fo=2, routed)           0.134     0.262    timer16Reg/ffs[9]/Q_reg_1[0]
    SLICE_X61Y96         FDRE                                         r  timer16Reg/ffs[9]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[12]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[13]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[12]/Q_reg/C
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  timer16Reg/ffs[12]/Q_reg/Q
                         net (fo=2, routed)           0.119     0.267    timer16Reg/ffs[13]/Q_reg_0[0]
    SLICE_X60Y96         FDRE                                         r  timer16Reg/ffs[13]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[11]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[12]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[11]/Q_reg/C
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer16Reg/ffs[11]/Q_reg/Q
                         net (fo=2, routed)           0.127     0.268    timer16Reg/ffs[12]/timer16POut[0]
    SLICE_X60Y96         FDRE                                         r  timer16Reg/ffs[12]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[14]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[15]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.148ns (54.716%)  route 0.122ns (45.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[14]/Q_reg/C
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  timer16Reg/ffs[14]/Q_reg/Q
                         net (fo=2, routed)           0.122     0.270    timer16Reg/ffs[15]/timer16POut[0]
    SLICE_X60Y96         FDRE                                         r  timer16Reg/ffs[15]/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crcer/crc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            crcer/crc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.214%)  route 0.128ns (46.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE                         0.000     0.000 r  crcer/crc_reg[1]/C
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  crcer/crc_reg[1]/Q
                         net (fo=2, routed)           0.128     0.274    crcer/Q[1]
    SLICE_X61Y94         FDCE                                         r  crcer/crc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer16Reg/ffs[13]/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer16Reg/ffs[14]/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.385%)  route 0.135ns (47.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE                         0.000     0.000 r  timer16Reg/ffs[13]/Q_reg/C
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  timer16Reg/ffs[13]/Q_reg/Q
                         net (fo=2, routed)           0.135     0.283    timer16Reg/ffs[14]/Q_reg_1[0]
    SLICE_X60Y96         FDRE                                         r  timer16Reg/ffs[14]/Q_reg/D
  -------------------------------------------------------------------    -------------------





