Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Feb 09 00:44:42 2016
| Host         : DESKTOP-SG5D71V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/pyrconstuct_top_timing_routed.rpt
| Design       : pyrconstuct_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.612    -2296.663                   4021                26180        0.024        0.000                      0                26180        1.116        0.000                       0                 10981  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.612    -2296.663                   4021                26180        0.024        0.000                      0                26180        1.116        0.000                       0                 10981  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4021  Failing Endpoints,  Worst Slack       -2.612ns,  Total Violation    -2296.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 3.950ns (52.112%)  route 3.630ns (47.888%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 6.567 - 5.000 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10980, unset)        1.747     1.747    pyrconstuct_top_Loop_3_proc_U0/ap_clk
    SLICE_X24Y9          FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          FDRE (Prop_fdre_C_Q)         0.456     2.203 r  pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]_replica/Q
                         net (fo=1, routed)           0.577     2.780    pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_repN
    SLICE_X24Y8          LUT4 (Prop_lut4_I1_O)        0.124     2.904 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_57/O
                         net (fo=1, routed)           0.425     3.329    pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[0]
    SLICE_X23Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.909 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     3.909    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_40_n_2
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.023 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.023    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_39_n_2
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.137 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.137    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_27_n_2
    SLICE_X23Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.251    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_26_n_2
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.365    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_25_n_2
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.479    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_20_n_2
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.701 f  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_19/O[0]
                         net (fo=1, routed)           0.895     5.596    pyrconstuct_top_Loop_3_proc_U0/i_fu_203_p2[25]
    SLICE_X20Y13         LUT3 (Prop_lut3_I1_O)        0.299     5.895 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_12/O
                         net (fo=1, routed)           0.000     5.895    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/idx_reg_132_reg[31][0]
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.433 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338_reg[0]_i_4/CO[2]
                         net (fo=3, routed)           0.826     7.259    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338_reg[0][0]
    SLICE_X25Y13         LUT2 (Prop_lut2_I1_O)        0.310     7.569 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9/O
                         net (fo=1, routed)           0.000     7.569    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9_n_2
    SLICE_X25Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.993 f  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]_i_3/O[1]
                         net (fo=1, routed)           0.303     8.296    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/l_fu_219_p2_0[1]
    SLICE_X24Y14         LUT5 (Prop_lut5_I0_O)        0.303     8.599 f  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_5/O
                         net (fo=6, routed)           0.604     9.203    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/limits_address0[1]
    SLICE_X24Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_2/O
                         net (fo=1, routed)           0.000     9.327    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_2_n_2
    SLICE_X24Y13         FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10980, unset)        1.567     6.567    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/ap_clk
    SLICE_X24Y13         FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]/C
                         clock pessimism              0.152     6.719    
                         clock uncertainty           -0.035     6.684    
    SLICE_X24Y13         FDRE (Setup_fdre_C_D)        0.031     6.715    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 -2.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.028%)  route 0.218ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10980, unset)        0.559     0.559    fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X49Y40         FDRE                                         r  fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.218     0.905    fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/d[0]
    SLICE_X50Y42         SRL16E                                       r  fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10980, unset)        0.824     0.824    fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/clk
    SLICE_X50Y42         SRL16E                                       r  fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/nocarry.shreg/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.881    fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         5.000       1.116      DSP48_X2Y4    pyrconstuct_top_Loop_3_proc_U0/pyrconstuct_top_mul_mul_9ns_24s_32_3_U7/pyrconstuct_top_mul_mul_9ns_24s_32_3_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         2.500       1.250      SLICE_X82Y42  fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_127_6_6/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         2.500       1.250      SLICE_X82Y21  fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_127_0_0/HIGH/CLK



