<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgepseq" OrigID="isList for.body4.load.127 for.body4.load.17 for.body4.load.21 for.body4.load.241 for.body4.load.89" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:52 ../LK_hls/src/lucas_kanade_hls.cpp:35:49" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="3" Direction="read" AccessID="scevgep1seq" OrigID="isList for.body4.load.163 for.body4.load.277 for.body4.load.61" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgep2seq" OrigID="isList for.body4.load.168 for.body4.load.282 for.body4.load.379 for.body4.load.573 for.body4.load.61" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:52 ../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgep3seq" OrigID="isList for.body4.load.412 for.body4.load.505 for.body4.load.608 for.body4.load.697 for.body4.load.891" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:52 ../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="3" Direction="read" AccessID="scevgep4seq" OrigID="isList for.body4.load.727 for.body4.load.820 for.body4.load.923" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgep5seq" OrigID="isList for.body4.load.112 for.body4.load.162 for.body4.load.276 for.body4.load.45 for.body4.load.54" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:71 ../LK_hls/src/lucas_kanade_hls.cpp:33:90 ../LK_hls/src/lucas_kanade_hls.cpp:35:49" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="3" Direction="read" AccessID="scevgep6seq" OrigID="isList for.body4.load.106 for.body4.load.208 for.body4.load.322" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:90" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgep7seq" OrigID="isList for.body4.load.101 for.body4.load.208 for.body4.load.322 for.body4.load.418 for.body4.load.615" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:71 ../LK_hls/src/lucas_kanade_hls.cpp:33:90 ../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="5" Direction="read" AccessID="scevgep8seq" OrigID="isList for.body4.load.454 for.body4.load.547 for.body4.load.650 for.body4.load.743 for.body4.load.938" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:33:71 ../LK_hls/src/lucas_kanade_hls.cpp:33:90 ../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="3" Direction="read" AccessID="scevgep9seq" OrigID="isList for.body4.load.774 for.body4.load.867 for.body4.load.970" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 126 has been inferred" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="126" Direction="write" AccessID="scevgep10seq" OrigID="for.inc193.store.4" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 126 has been inferred" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Length="126" Direction="write" AccessID="scevgep11seq" OrigID="for.inc193.store.7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:18:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep10seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:18:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep11seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep10seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep11seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:33:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgepseq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:33:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:33:71" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep5seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:33:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep2seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep1seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:71" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep7seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:90" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep6seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:90" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep3seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:71" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep8seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep4seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:52" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:71" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" OrigID="scevgep9seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:71" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:19:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128], ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [128])" Direction="write" OrigID="seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:19:26" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:33:52" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:33:71" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:52" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:71" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="5" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:90" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:34:71" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>
