$date
	Thu Oct 30 17:44:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cu_tb $end
$var wire 1 ! RUWr $end
$var wire 2 " RUDataWrSrc [1:0] $end
$var wire 3 # ImmSrc [2:0] $end
$var wire 1 $ DmWr $end
$var wire 3 % DmCtrl [2:0] $end
$var wire 5 & BrOp [4:0] $end
$var wire 4 ' AluOp [3:0] $end
$var wire 1 ( AluBsrc $end
$var wire 1 ) AluAsrc $end
$var reg 3 * funct3 [2:0] $end
$var reg 7 + funct7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$scope module dut $end
$var wire 3 - funct3 [2:0] $end
$var wire 7 . funct7 [6:0] $end
$var wire 7 / opcode [6:0] $end
$var reg 1 ) AluAsrc $end
$var reg 1 ( AluBsrc $end
$var reg 4 0 AluOp [3:0] $end
$var reg 5 1 BrOp [4:0] $end
$var reg 3 2 DmCtrl [2:0] $end
$var reg 1 $ DmWr $end
$var reg 3 3 ImmSrc [2:0] $end
$var reg 2 4 RUDataWrSrc [1:0] $end
$var reg 1 ! RUWr $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
b0 %
0$
b0 #
b0 "
0!
$end
#10000
1!
b110011 ,
b110011 /
#20000
b1000 '
b1000 0
1!
b100000 +
b100000 .
#30000
1(
b0 '
b0 0
1!
b0 +
b0 .
b10011 ,
b10011 /
#40000
b10 '
b10 0
1(
1!
b10 *
b10 -
#50000
b1 "
b1 4
b10 %
b10 2
b0 '
b0 0
1(
1!
b11 ,
b11 /
#60000
1$
b1 #
b1 3
b0 "
b0 4
b10 %
b10 2
1(
0!
b100011 ,
b100011 /
#70000
b1000 &
b1000 1
b1000 '
b1000 0
b0 %
b0 2
0$
0(
b10 #
b10 3
b0 *
b0 -
b1100011 ,
b1100011 /
#80000
b10 "
b10 4
1(
1)
1!
b0 '
b0 0
b10000 &
b10000 1
b100 #
b100 3
b1101111 ,
b1101111 /
#90000
b0 "
b0 4
b0 &
b0 1
0(
0)
b0 #
b0 3
0!
b1111111 +
b1111111 .
b111 *
b111 -
b1111111 ,
b1111111 /
#100000
