{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Matrix Acceleration Engine"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Imports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from hardware_accelerators.rtllib import (\n",
    "    SystolicArrayDiP,\n",
    "    BufferMemory,\n",
    "    TiledAccumulatorMemoryBank,\n",
    "    float_adder,\n",
    "    float_multiplier,\n",
    "    lmul_fast,\n",
    ")\n",
    "from hardware_accelerators.simulation import *\n",
    "from hardware_accelerators.dtypes import *\n",
    "import pyrtl\n",
    "from pyrtl import *\n",
    "import numpy as np\n",
    "from dataclasses import dataclass\n",
    "from typing import Type, Callable, List"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Configuration Helper Class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "@dataclass\n",
    "class AcceleratorConfig:\n",
    "    \"\"\"Configuration class for a systolic array accelerator.\n",
    "\n",
    "    This class defines the parameters and specifications for a systolic array\n",
    "    accelerator including array dimensions, data types, arithmetic operations,\n",
    "    and memory configuration.\n",
    "    \"\"\"\n",
    "\n",
    "    array_size: int\n",
    "    \"\"\"Dimension of systolic array (always square)\"\"\"\n",
    "\n",
    "    data_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format of input data to systolic array\"\"\"\n",
    "\n",
    "    weight_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format of weight inputs\"\"\"\n",
    "\n",
    "    accum_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format to accumulate values in\"\"\"\n",
    "\n",
    "    pe_adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate adder hardware for the processing elements\"\"\"\n",
    "\n",
    "    accum_adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate adder hardware for the accumulator buffer\"\"\"\n",
    "\n",
    "    pe_multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate multiplier hardware for the processing elements\"\"\"\n",
    "\n",
    "    pipeline: bool\n",
    "    \"\"\"Whether to add a pipeline stage in processing elements between multiplier and adder\"\"\"\n",
    "\n",
    "    accumulator_tiles: int\n",
    "    \"\"\"Number of tiles in the accumulator memory, each tile is equal to the size of the systolic array\"\"\"\n",
    "\n",
    "    @property\n",
    "    def accum_addr_width(self):\n",
    "        \"\"\"Get the width of the accumulator address bus in bits\"\"\"\n",
    "        return (self.accumulator_tiles - 1).bit_length()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Putting everything together"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "config = AcceleratorConfig(\n",
    "    array_size=4,\n",
    "    data_type=BF16,\n",
    "    weight_type=BF16,\n",
    "    accum_type=BF16,\n",
    "    pe_adder=float_adder,\n",
    "    pe_multiplier=lmul_fast,\n",
    "    accum_adder=float_adder,\n",
    "    pipeline=False,\n",
    "    accumulator_tiles=4,\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "4"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "getattr(config, \"array_size\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Input Signals\n",
    "data_start = Input(1, \"data_start\")  # Start data streaming\n",
    "data_bank = Input(1, \"data_bank\")  # Select data memory bank\n",
    "weight_start = Input(1, \"weight_start\")  # Start weight streaming\n",
    "weight_bank = Input(1, \"weight_bank\")  # Select weight memory bank\n",
    "\n",
    "accum_start = Input(1, \"accum_start\")\n",
    "accum_tile_addr = Input(config.accum_addr_width, \"accum_tile_addr\")\n",
    "accum_mode = Input(1, \"accum_mode\")  # 0 = overwrite, 1 = accumulate\n",
    "\n",
    "accum_read_start = Input(1, \"accum_read_start\")\n",
    "accum_read_tile_addr = Input(config.accum_addr_width, \"accum_read_tile_addr\")\n",
    "\n",
    "buffer = BufferMemory(\n",
    "    array_size=config.array_size,\n",
    "    data_type=config.data_type,\n",
    "    weight_type=config.weight_type,\n",
    ")\n",
    "\n",
    "buffer.connect_inputs(\n",
    "    data_start=data_start,\n",
    "    data_bank=data_bank,\n",
    "    weight_start=weight_start,\n",
    "    weight_bank=weight_bank,\n",
    ")\n",
    "\n",
    "buffer_outputs = buffer.get_outputs()\n",
    "\n",
    "systolic_array = SystolicArrayDiP(\n",
    "    size=config.array_size,\n",
    "    data_type=config.data_type,\n",
    "    accum_type=config.accum_type,\n",
    "    multiplier=config.pe_multiplier,\n",
    "    adder=config.pe_adder,\n",
    "    pipeline=config.pipeline,\n",
    ")\n",
    "\n",
    "systolic_array.connect_inputs(\n",
    "    weight_enable=buffer_outputs.weight_valid,\n",
    "    weight_inputs=buffer_outputs.weights_out,\n",
    "    data_inputs=buffer_outputs.datas_out,\n",
    "    enable_input=buffer_outputs.data_valid,\n",
    ")\n",
    "\n",
    "accumulator = TiledAccumulatorMemoryBank(\n",
    "    tile_addr_width=config.accum_addr_width,\n",
    "    array_size=config.array_size,\n",
    "    data_type=config.accum_type,\n",
    "    adder=config.accum_adder,\n",
    ")\n",
    "\n",
    "accumulator.connect_inputs(\n",
    "    data_in=systolic_array.results_out,\n",
    "    write_start=accum_start,\n",
    "    write_tile_addr=accum_tile_addr,\n",
    "    write_mode=accum_mode,\n",
    "    write_valid=systolic_array.control_out,\n",
    "    read_start=accum_read_start,\n",
    "    read_tile_addr=accum_read_tile_addr,\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Matrix Engine"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MatrixEngine:\n",
    "    \"\"\"Hardware implementation of the matrix engine accelerator\"\"\"\n",
    "\n",
    "    def __init__(self, config: AcceleratorConfig):\n",
    "        \"\"\"Initialize matrix engine hardware with given configuration\n",
    "\n",
    "        Args:\n",
    "            config: Configuration parameters for the accelerator\n",
    "        \"\"\"\n",
    "        self.config = config\n",
    "\n",
    "        # Create input control signals\n",
    "        self.data_start = Input(1, \"data_start\")\n",
    "        self.data_bank = Input(1, \"data_bank\")\n",
    "        self.weight_start = Input(1, \"weight_start\")\n",
    "        self.weight_bank = Input(1, \"weight_bank\")\n",
    "\n",
    "        self.accum_start = Input(1, \"accum_start\")\n",
    "        self.accum_tile_addr = Input(config.accum_addr_width, \"accum_tile_addr\")\n",
    "        self.accum_mode = Input(1, \"accum_mode\")\n",
    "\n",
    "        self.accum_read_start = Input(1, \"accum_read_start\")\n",
    "        self.accum_read_tile_addr = Input(\n",
    "            config.accum_addr_width, \"accum_read_tile_addr\"\n",
    "        )\n",
    "\n",
    "        # Initialize hardware components\n",
    "        self.buffer = BufferMemory(\n",
    "            array_size=config.array_size,\n",
    "            data_type=config.data_type,\n",
    "            weight_type=config.weight_type,\n",
    "        )\n",
    "\n",
    "        self.systolic_array = SystolicArrayDiP(\n",
    "            size=config.array_size,\n",
    "            data_type=config.data_type,\n",
    "            accum_type=config.accum_type,\n",
    "            multiplier=config.pe_multiplier,\n",
    "            adder=config.pe_adder,\n",
    "            pipeline=config.pipeline,\n",
    "        )\n",
    "\n",
    "        self.accumulator = TiledAccumulatorMemoryBank(\n",
    "            tile_addr_width=config.accum_addr_width,\n",
    "            array_size=config.array_size,\n",
    "            data_type=config.accum_type,\n",
    "            adder=config.accum_adder,\n",
    "        )\n",
    "\n",
    "        # Connect components\n",
    "        self._connect_components()\n",
    "\n",
    "    def _connect_components(self):\n",
    "        \"\"\"Connect all hardware components together\"\"\"\n",
    "        # Connect buffer control signals\n",
    "        self.buffer.connect_inputs(\n",
    "            data_start=self.data_start,\n",
    "            data_bank=self.data_bank,\n",
    "            weight_start=self.weight_start,\n",
    "            weight_bank=self.weight_bank,\n",
    "        )\n",
    "\n",
    "        # Get buffer outputs\n",
    "        buffer_outputs = self.buffer.get_outputs()\n",
    "\n",
    "        # Connect systolic array to buffer\n",
    "        self.systolic_array.connect_inputs(\n",
    "            weight_enable=buffer_outputs.weight_valid,\n",
    "            weight_inputs=buffer_outputs.weights_out,\n",
    "            data_inputs=buffer_outputs.datas_out,\n",
    "            enable_input=buffer_outputs.data_valid,\n",
    "        )\n",
    "\n",
    "        # Connect accumulator\n",
    "        self.accumulator.connect_inputs(\n",
    "            data_in=self.systolic_array.results_out,\n",
    "            write_start=self.accum_start,\n",
    "            write_tile_addr=self.accum_tile_addr,\n",
    "            write_mode=self.accum_mode,\n",
    "            write_valid=self.systolic_array.control_out,\n",
    "            read_start=self.accum_read_start,\n",
    "            read_tile_addr=self.accum_read_tile_addr,\n",
    "        )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation Class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "@dataclass\n",
    "class SimulationState:\n",
    "    \"\"\"Stores the state of the matrix engine at a given simulation step\"\"\"\n",
    "\n",
    "    step: int\n",
    "    inputs: dict\n",
    "    buffer_state: dict\n",
    "    systolic_state: dict\n",
    "    accumulator_state: dict\n",
    "\n",
    "    def __repr__(self) -> str:\n",
    "        width = 60\n",
    "        sep = \"-\" * width\n",
    "        return (\n",
    "            f\"\\nMatrix Engine State - Step {self.step}\\n{sep}\\n\"\n",
    "            f\"Inputs:\\n{self.inputs}\\n\\n\"\n",
    "            f\"Buffer State:\\n{self.buffer_state}\\n\\n\"\n",
    "            f\"Systolic Array State:\\n{self.systolic_state}\\n\\n\"\n",
    "            f\"Accumulator State:\\n{self.accumulator_state}\\n\"\n",
    "            f\"{sep}\\n\"\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MatrixEngineSimulator:\n",
    "    \"\"\"Simulator for the matrix engine accelerator\"\"\"\n",
    "\n",
    "    def __init__(self, config: AcceleratorConfig):\n",
    "        \"\"\"Initialize matrix engine simulator\n",
    "\n",
    "        Args:\n",
    "            config: Configuration parameters for the accelerator\n",
    "        \"\"\"\n",
    "        self.config = config\n",
    "        self.history: List[SimulationState] = []\n",
    "\n",
    "        # Create hardware\n",
    "        reset_working_block()\n",
    "        self.engine = MatrixEngine(config)\n",
    "        self.sim = Simulation()\n",
    "\n",
    "    def _get_default_inputs(self, updates: dict = {}) -> dict:\n",
    "        \"\"\"Get dictionary of default input values with optional updates\"\"\"\n",
    "        defaults = {\n",
    "            \"data_start\": 0,\n",
    "            \"data_bank\": 0,\n",
    "            \"weight_start\": 0,\n",
    "            \"weight_bank\": 0,\n",
    "            \"accum_start\": 0,\n",
    "            \"accum_tile_addr\": 0,\n",
    "            \"accum_mode\": 0,\n",
    "            \"accum_read_start\": 0,\n",
    "            \"accum_read_tile_addr\": 0,\n",
    "        }\n",
    "        defaults.update(updates)\n",
    "        # Convert all values to integers for PyRTL\n",
    "        return {k: int(v) for k, v in defaults.items()}\n",
    "\n",
    "    def _step(self, inputs: dict = None):\n",
    "        \"\"\"Advance simulation one step and record state\"\"\"\n",
    "        sim_inputs = self._get_default_inputs(inputs or {})\n",
    "\n",
    "        # Create the simulation input dictionary with proper wire names\n",
    "        wire_inputs = {\n",
    "            self.engine.data_start.name: sim_inputs[\"data_start\"],\n",
    "            self.engine.data_bank.name: sim_inputs[\"data_bank\"],\n",
    "            self.engine.weight_start.name: sim_inputs[\"weight_start\"],\n",
    "            self.engine.weight_bank.name: sim_inputs[\"weight_bank\"],\n",
    "            self.engine.accum_start.name: sim_inputs[\"accum_start\"],\n",
    "            self.engine.accum_tile_addr.name: sim_inputs[\"accum_tile_addr\"],\n",
    "            self.engine.accum_mode.name: sim_inputs[\"accum_mode\"],\n",
    "            self.engine.accum_read_start.name: sim_inputs[\"accum_read_start\"],\n",
    "            self.engine.accum_read_tile_addr.name: sim_inputs[\"accum_read_tile_addr\"],\n",
    "        }\n",
    "\n",
    "        # Step simulation with wire name mapped inputs\n",
    "        self.sim.step(wire_inputs)\n",
    "\n",
    "        # Record simulation state\n",
    "        state = SimulationState(\n",
    "            step=len(self.history),\n",
    "            inputs=sim_inputs,\n",
    "            buffer_state={\n",
    "                \"data\": self._inspect_buffer_data(),\n",
    "                \"weights\": self._inspect_buffer_weights(),\n",
    "            },\n",
    "            systolic_state={\n",
    "                \"weights\": self.engine.systolic_array.inspect_weights(self.sim, False),\n",
    "                \"data\": self.engine.systolic_array.inspect_data(self.sim, False),\n",
    "                \"accumulators\": self.engine.systolic_array.inspect_accumulators(\n",
    "                    self.sim, False\n",
    "                ),\n",
    "                \"outputs\": self.engine.systolic_array.inspect_outputs(self.sim, False),\n",
    "            },\n",
    "            accumulator_state=self._inspect_accumulator_state(),\n",
    "        )\n",
    "        self.history.append(state)\n",
    "\n",
    "    # def _get_default_inputs(self, updates: dict = {}) -> dict:\n",
    "    #     \"\"\"Get dictionary of default input values with optional updates\"\"\"\n",
    "    #     defaults = {\n",
    "    #         \"data_start\": 0,\n",
    "    #         \"data_bank\": 0,\n",
    "    #         \"weight_start\": 0,\n",
    "    #         \"weight_bank\": 0,\n",
    "    #         \"accum_start\": 0,\n",
    "    #         \"accum_tile_addr\": 0,\n",
    "    #         \"accum_mode\": 0,\n",
    "    #         \"accum_read_start\": 0,\n",
    "    #         \"accum_read_tile_addr\": 0\n",
    "    #     }\n",
    "    #     defaults.update(updates)\n",
    "    #     return defaults\n",
    "\n",
    "    def load_weights(self, weights: np.ndarray, bank: int) -> None:\n",
    "        \"\"\"Load weight matrix into specified buffer bank\n",
    "\n",
    "        Args:\n",
    "            weights: Weight matrix to load\n",
    "            bank: Buffer bank to load into (0 or 1)\n",
    "        \"\"\"\n",
    "        if weights.shape != (self.config.array_size, self.config.array_size):\n",
    "            raise ValueError(\n",
    "                f\"Weights must be {self.config.array_size}x{self.config.array_size}\"\n",
    "            )\n",
    "\n",
    "        # Load weights into buffer memory\n",
    "        self._step({\"weight_start\": 1, \"weight_bank\": bank})\n",
    "\n",
    "        # Convert weights to binary and load into memory\n",
    "        binary_weights = self._convert_to_binary(weights, self.config.weight_type)\n",
    "        weight_mem = self.sim.inspect_mem(self.engine.buffer.weight_mems[bank])\n",
    "        for i, row in enumerate(binary_weights[::-1]):\n",
    "            weight_mem[i] = row\n",
    "\n",
    "    def load_activations(self, activations: np.ndarray, bank: int) -> None:\n",
    "        \"\"\"Load activation matrix into specified buffer bank\n",
    "\n",
    "        Args:\n",
    "            activations: Activation matrix to load\n",
    "            bank: Buffer bank to load into (0 or 1)\n",
    "        \"\"\"\n",
    "        if activations.shape != (self.config.array_size, self.config.array_size):\n",
    "            raise ValueError(\n",
    "                f\"Activations must be {self.config.array_size}x{self.config.array_size}\"\n",
    "            )\n",
    "\n",
    "        # Load activations into buffer memory\n",
    "        self._step({\"data_start\": 1, \"data_bank\": bank})\n",
    "\n",
    "        # Convert activations to binary and load into memory\n",
    "        binary_acts = self._convert_to_binary(activations, self.config.data_type)\n",
    "        data_mem = self.sim.inspect_mem(self.engine.buffer.data_mems[bank])\n",
    "        for i, row in enumerate(binary_acts[::-1]):\n",
    "            data_mem[i] = row\n",
    "\n",
    "    def matrix_multiply(\n",
    "        self,\n",
    "        data_tile: int,\n",
    "        weight_tile: int,\n",
    "        accum_tile: int,\n",
    "        accumulate: bool = False,\n",
    "    ) -> None:\n",
    "        \"\"\"Perform matrix multiplication using specified tiles\n",
    "\n",
    "        Args:\n",
    "            data_tile: Buffer bank containing input activations\n",
    "            weight_tile: Buffer bank containing weights\n",
    "            accum_tile: Accumulator tile to store results\n",
    "            accumulate: Whether to accumulate with existing values\n",
    "        \"\"\"\n",
    "        # Start data and weight streaming\n",
    "        self._step(\n",
    "            {\n",
    "                \"data_start\": 1,\n",
    "                \"data_bank\": data_tile,\n",
    "                \"weight_start\": 1,\n",
    "                \"weight_bank\": weight_tile,\n",
    "                \"accum_start\": 1,\n",
    "                \"accum_tile_addr\": accum_tile,\n",
    "                \"accum_mode\": int(accumulate),\n",
    "            }\n",
    "        )\n",
    "\n",
    "        # Run for required cycles\n",
    "        cycles = self.config.array_size * 2 + int(self.config.pipeline)\n",
    "        for _ in range(cycles):\n",
    "            self._step(\n",
    "                {\n",
    "                    \"data_bank\": data_tile,\n",
    "                    \"weight_bank\": weight_tile,\n",
    "                    \"accum_tile_addr\": accum_tile,\n",
    "                    \"accum_mode\": int(accumulate),\n",
    "                }\n",
    "            )\n",
    "\n",
    "    def read_accumulator_tile(self, tile: int) -> None:\n",
    "        \"\"\"Initiate read operation for specified accumulator tile\n",
    "\n",
    "        Args:\n",
    "            tile: Accumulator tile to read\n",
    "        \"\"\"\n",
    "        # Start read operation\n",
    "        self._step({\"accum_read_start\": 1, \"accum_read_tile_addr\": tile})\n",
    "\n",
    "        # Step simulation until read is complete\n",
    "        while not self.sim.inspect(self.engine.accumulator.read_done.name):\n",
    "            self._step({\"accum_read_tile_addr\": tile})\n",
    "\n",
    "    def _convert_to_binary(\n",
    "        self, matrix: np.ndarray, dtype: Type[BaseFloat]\n",
    "    ) -> np.ndarray:\n",
    "        \"\"\"Convert matrix to binary representation\"\"\"\n",
    "        return np.array([[dtype(val).binint for val in row] for row in matrix])\n",
    "\n",
    "    # def _step(self, inputs: dict = None):\n",
    "    #     \"\"\"Advance simulation one step and record state\"\"\"\n",
    "    #     sim_inputs = self._get_default_inputs(inputs or {})\n",
    "    #     self.sim.step(sim_inputs)\n",
    "\n",
    "    #     # Record simulation state\n",
    "    #     state = SimulationState(\n",
    "    #         step=len(self.history),\n",
    "    #         inputs=sim_inputs,\n",
    "    #         buffer_state={\n",
    "    #             \"data\": self._inspect_buffer_data(),\n",
    "    #             \"weights\": self._inspect_buffer_weights(),\n",
    "    #         },\n",
    "    #         systolic_state={\n",
    "    #             \"weights\": self.engine.systolic_array.inspect_weights(self.sim, False),\n",
    "    #             \"data\": self.engine.systolic_array.inspect_data(self.sim, False),\n",
    "    #             \"accumulators\": self.engine.systolic_array.inspect_accumulators(self.sim, False),\n",
    "    #             \"outputs\": self.engine.systolic_array.inspect_outputs(self.sim, False)\n",
    "    #         },\n",
    "    #         accumulator_state=self._inspect_accumulator_state()\n",
    "    #     )\n",
    "    #     self.history.append(state)\n",
    "\n",
    "    def _inspect_buffer_data(self) -> dict:\n",
    "        \"\"\"Inspect current state of buffer data memories\"\"\"\n",
    "        return {\n",
    "            bank: self.sim.inspect_mem(self.engine.buffer.data_mems[bank])\n",
    "            for bank in range(2)\n",
    "        }\n",
    "\n",
    "    def _inspect_buffer_weights(self) -> dict:\n",
    "        \"\"\"Inspect current state of buffer weight memories\"\"\"\n",
    "        return {\n",
    "            bank: self.sim.inspect_mem(self.engine.buffer.weight_mems[bank])\n",
    "            for bank in range(2)\n",
    "        }\n",
    "\n",
    "    def _inspect_accumulator_state(self) -> dict:\n",
    "        \"\"\"Inspect current state of accumulator memory banks\"\"\"\n",
    "        mems = self.engine.accumulator.memory_banks\n",
    "        result = {}\n",
    "\n",
    "        # Initialize empty lists for each address\n",
    "        for addr in range(self.config.array_size * self.config.accumulator_tiles):\n",
    "            result[addr] = []\n",
    "\n",
    "        # Collect memory contents\n",
    "        for mem in mems:\n",
    "            d = self.sim.inspect_mem(mem)\n",
    "            for addr in range(self.config.array_size * self.config.accumulator_tiles):\n",
    "                result[addr].append(d.get(addr, 0))\n",
    "\n",
    "        # Convert to numpy array and reshape into tiles\n",
    "        tiles = [\n",
    "            [float(self.config.accum_type(binint=x)) for x in tile]\n",
    "            for tile in result.values()\n",
    "        ]\n",
    "        tiles = np.array(tiles)\n",
    "\n",
    "        # Reshape into tile matrices\n",
    "        result_3d = []\n",
    "        for i in range(self.config.accumulator_tiles):\n",
    "            start_idx = i * self.config.array_size\n",
    "            end_idx = start_idx + self.config.array_size\n",
    "            result_3d.append(tiles[start_idx:end_idx])\n",
    "\n",
    "        return {\"tiles\": result_3d}\n",
    "\n",
    "    def get_accumulator_outputs(self) -> np.ndarray:\n",
    "        \"\"\"Get current values on accumulator output ports\"\"\"\n",
    "        return np.array(\n",
    "            [\n",
    "                float(\n",
    "                    self.config.accum_type(\n",
    "                        binint=self.sim.inspect(\n",
    "                            self.engine.accumulator.get_output(i).name\n",
    "                        )\n",
    "                    )\n",
    "                )\n",
    "                for i in range(self.config.array_size)\n",
    "            ]\n",
    "        )\n",
    "\n",
    "    def print_state(self, step: int = -1):\n",
    "        \"\"\"Print simulation state at specified step\"\"\"\n",
    "        if not self.history:\n",
    "            print(\"No simulation history available\")\n",
    "            return\n",
    "\n",
    "        state = self.history[step]\n",
    "        print(state)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "ename": "ValueError",
     "evalue": "The truth value of an array with more than one element is ambiguous. Use a.any() or a.all()",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[18], line 24\u001b[0m\n\u001b[1;32m     21\u001b[0m sim\u001b[38;5;241m.\u001b[39mload_activations(activations_matrix, bank\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m0\u001b[39m)\n\u001b[1;32m     23\u001b[0m \u001b[38;5;66;03m# Perform matrix multiplication\u001b[39;00m\n\u001b[0;32m---> 24\u001b[0m result \u001b[38;5;241m=\u001b[39m \u001b[43msim\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mmatrix_multiply\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     25\u001b[0m \u001b[43m    \u001b[49m\u001b[43mdata_tile\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m     26\u001b[0m \u001b[43m    \u001b[49m\u001b[43mweight_tile\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m     27\u001b[0m \u001b[43m    \u001b[49m\u001b[43maccum_tile\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m     28\u001b[0m \u001b[43m    \u001b[49m\u001b[43maccumulate\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;28;43;01mFalse\u001b[39;49;00m\n\u001b[1;32m     29\u001b[0m \u001b[43m)\u001b[49m\n\u001b[1;32m     31\u001b[0m \u001b[38;5;66;03m# Inspect simulation history\u001b[39;00m\n\u001b[1;32m     32\u001b[0m sim\u001b[38;5;241m.\u001b[39mprint_state()  \u001b[38;5;66;03m# Print latest state\u001b[39;00m\n",
      "Cell \u001b[0;32mIn[17], line 143\u001b[0m, in \u001b[0;36mMatrixEngineSimulator.matrix_multiply\u001b[0;34m(self, data_tile, weight_tile, accum_tile, accumulate)\u001b[0m\n\u001b[1;32m    134\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\"Perform matrix multiplication using specified tiles\u001b[39;00m\n\u001b[1;32m    135\u001b[0m \u001b[38;5;124;03m\u001b[39;00m\n\u001b[1;32m    136\u001b[0m \u001b[38;5;124;03mArgs:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    140\u001b[0m \u001b[38;5;124;03m    accumulate: Whether to accumulate with existing values\u001b[39;00m\n\u001b[1;32m    141\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    142\u001b[0m \u001b[38;5;66;03m# Start data and weight streaming\u001b[39;00m\n\u001b[0;32m--> 143\u001b[0m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_step\u001b[49m\u001b[43m(\u001b[49m\u001b[43m{\u001b[49m\n\u001b[1;32m    144\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mdata_start\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    145\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mdata_bank\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43mdata_tile\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    146\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mweight_start\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    147\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mweight_bank\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43mweight_tile\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    148\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43maccum_start\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\n\u001b[1;32m    149\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43maccum_tile_addr\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[43maccum_tile\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m    150\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43maccum_mode\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m:\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mint\u001b[39;49m\u001b[43m(\u001b[49m\u001b[43maccumulate\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    151\u001b[0m \u001b[43m\u001b[49m\u001b[43m}\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    153\u001b[0m \u001b[38;5;66;03m# Run for required cycles\u001b[39;00m\n\u001b[1;32m    154\u001b[0m cycles \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mconfig\u001b[38;5;241m.\u001b[39marray_size \u001b[38;5;241m*\u001b[39m \u001b[38;5;241m2\u001b[39m \u001b[38;5;241m+\u001b[39m \u001b[38;5;28mint\u001b[39m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mconfig\u001b[38;5;241m.\u001b[39mpipeline)\n",
      "Cell \u001b[0;32mIn[17], line 53\u001b[0m, in \u001b[0;36mMatrixEngineSimulator._step\u001b[0;34m(self, inputs)\u001b[0m\n\u001b[1;32m     40\u001b[0m wire_inputs \u001b[38;5;241m=\u001b[39m {\n\u001b[1;32m     41\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mengine\u001b[38;5;241m.\u001b[39mdata_start\u001b[38;5;241m.\u001b[39mname: sim_inputs[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mdata_start\u001b[39m\u001b[38;5;124m\"\u001b[39m],\n\u001b[1;32m     42\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mengine\u001b[38;5;241m.\u001b[39mdata_bank\u001b[38;5;241m.\u001b[39mname: sim_inputs[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mdata_bank\u001b[39m\u001b[38;5;124m\"\u001b[39m],\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     49\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mengine\u001b[38;5;241m.\u001b[39maccum_read_tile_addr\u001b[38;5;241m.\u001b[39mname: sim_inputs[\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124maccum_read_tile_addr\u001b[39m\u001b[38;5;124m\"\u001b[39m]\n\u001b[1;32m     50\u001b[0m }\n\u001b[1;32m     52\u001b[0m \u001b[38;5;66;03m# Step simulation with wire name mapped inputs\u001b[39;00m\n\u001b[0;32m---> 53\u001b[0m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msim\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstep\u001b[49m\u001b[43m(\u001b[49m\u001b[43mwire_inputs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     55\u001b[0m \u001b[38;5;66;03m# Record simulation state\u001b[39;00m\n\u001b[1;32m     56\u001b[0m state \u001b[38;5;241m=\u001b[39m SimulationState(\n\u001b[1;32m     57\u001b[0m     step\u001b[38;5;241m=\u001b[39m\u001b[38;5;28mlen\u001b[39m(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mhistory),\n\u001b[1;32m     58\u001b[0m     inputs\u001b[38;5;241m=\u001b[39msim_inputs,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     69\u001b[0m     accumulator_state\u001b[38;5;241m=\u001b[39m\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_inspect_accumulator_state()\n\u001b[1;32m     70\u001b[0m )\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/simulation.py:246\u001b[0m, in \u001b[0;36mSimulation.step\u001b[0;34m(self, provided_inputs)\u001b[0m\n\u001b[1;32m    243\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvalue\u001b[38;5;241m.\u001b[39mupdate(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mregvalue)  \u001b[38;5;66;03m# apply register updates from previous step\u001b[39;00m\n\u001b[1;32m    245\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m net \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mordered_nets:\n\u001b[0;32m--> 246\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_execute\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnet\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    248\u001b[0m \u001b[38;5;66;03m# Do all of the mem operations based off the new values changed in _execute()\u001b[39;00m\n\u001b[1;32m    249\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m net \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmem_update_nets:\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/simulation.py:442\u001b[0m, in \u001b[0;36mSimulation._execute\u001b[0;34m(self, net)\u001b[0m\n\u001b[1;32m    440\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m net\u001b[38;5;241m.\u001b[39mop \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39msimple_func:\n\u001b[1;32m    441\u001b[0m     argvals \u001b[38;5;241m=\u001b[39m (\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvalue[arg] \u001b[38;5;28;01mfor\u001b[39;00m arg \u001b[38;5;129;01min\u001b[39;00m net\u001b[38;5;241m.\u001b[39margs)\n\u001b[0;32m--> 442\u001b[0m     result \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msimple_func\u001b[49m\u001b[43m[\u001b[49m\u001b[43mnet\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mop\u001b[49m\u001b[43m]\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margvals\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    443\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m net\u001b[38;5;241m.\u001b[39mop \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mc\u001b[39m\u001b[38;5;124m'\u001b[39m:\n\u001b[1;32m    444\u001b[0m     result \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m0\u001b[39m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/simulation.py:78\u001b[0m, in \u001b[0;36mSimulation.<lambda>\u001b[0;34m(sel, f, t)\u001b[0m\n\u001b[1;32m     33\u001b[0m \u001b[38;5;28;01mclass\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mSimulation\u001b[39;00m(\u001b[38;5;28mobject\u001b[39m):\n\u001b[1;32m     34\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"A class for simulating blocks of logic step by step.\u001b[39;00m\n\u001b[1;32m     35\u001b[0m \n\u001b[1;32m     36\u001b[0m \u001b[38;5;124;03m    A Simulation step works as follows:\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     62\u001b[0m \u001b[38;5;124;03m    * ``.memvalue``: a map from memid to a dictionary of address: value\u001b[39;00m\n\u001b[1;32m     63\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[1;32m     65\u001b[0m     simple_func \u001b[38;5;241m=\u001b[39m {  \u001b[38;5;66;03m# OPS\u001b[39;00m\n\u001b[1;32m     66\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mw\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m x: x,\n\u001b[1;32m     67\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m~\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m x: \u001b[38;5;241m~\u001b[39m\u001b[38;5;28mint\u001b[39m(x),\n\u001b[1;32m     68\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m&\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m&\u001b[39m right,\n\u001b[1;32m     69\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m|\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m|\u001b[39m right,\n\u001b[1;32m     70\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m^\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m^\u001b[39m right,\n\u001b[1;32m     71\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mn\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: \u001b[38;5;241m~\u001b[39m(left \u001b[38;5;241m&\u001b[39m right),\n\u001b[1;32m     72\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m+\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m+\u001b[39m right,\n\u001b[1;32m     73\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m-\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m-\u001b[39m right,\n\u001b[1;32m     74\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m*\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: left \u001b[38;5;241m*\u001b[39m right,\n\u001b[1;32m     75\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m<\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: \u001b[38;5;28mint\u001b[39m(left \u001b[38;5;241m<\u001b[39m right),\n\u001b[1;32m     76\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m>\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: \u001b[38;5;28mint\u001b[39m(left \u001b[38;5;241m>\u001b[39m right),\n\u001b[1;32m     77\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m=\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m left, right: \u001b[38;5;28mint\u001b[39m(left \u001b[38;5;241m==\u001b[39m right),\n\u001b[0;32m---> 78\u001b[0m         \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mx\u001b[39m\u001b[38;5;124m'\u001b[39m: \u001b[38;5;28;01mlambda\u001b[39;00m sel, f, t: f \u001b[38;5;28;01mif\u001b[39;00m (sel \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m) \u001b[38;5;28;01melse\u001b[39;00m t\n\u001b[1;32m     79\u001b[0m     }\n\u001b[1;32m     81\u001b[0m     \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m__init__\u001b[39m(\n\u001b[1;32m     82\u001b[0m             \u001b[38;5;28mself\u001b[39m, tracer: SimulationTrace \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mTrue\u001b[39;00m,\n\u001b[1;32m     83\u001b[0m             register_value_map: \u001b[38;5;28mdict\u001b[39m[Register, \u001b[38;5;28mint\u001b[39m] \u001b[38;5;241m=\u001b[39m {},\n\u001b[1;32m     84\u001b[0m             memory_value_map: \u001b[38;5;28mdict\u001b[39m[MemBlock, \u001b[38;5;28mdict\u001b[39m[\u001b[38;5;28mint\u001b[39m, \u001b[38;5;28mint\u001b[39m]] \u001b[38;5;241m=\u001b[39m {},\n\u001b[1;32m     85\u001b[0m             default_value: \u001b[38;5;28mint\u001b[39m \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m0\u001b[39m, block: Block \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mNone\u001b[39;00m):\n\u001b[1;32m     86\u001b[0m \u001b[38;5;250m        \u001b[39m\u001b[38;5;124;03m\"\"\"Creates a new circuit simulator.\u001b[39;00m\n\u001b[1;32m     87\u001b[0m \n\u001b[1;32m     88\u001b[0m \u001b[38;5;124;03m        :param tracer: Stores execution results. If ``None`` is passed, no\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    110\u001b[0m \n\u001b[1;32m    111\u001b[0m \u001b[38;5;124;03m        \"\"\"\u001b[39;00m\n",
      "\u001b[0;31mValueError\u001b[0m: The truth value of an array with more than one element is ambiguous. Use a.any() or a.all()"
     ]
    }
   ],
   "source": [
    "config = AcceleratorConfig(\n",
    "    array_size=3,\n",
    "    data_type=BF16,\n",
    "    weight_type=BF16,\n",
    "    accum_type=BF16,\n",
    "    pe_adder=float_adder,\n",
    "    pe_multiplier=lmul_fast,\n",
    "    accum_adder=float_adder,\n",
    "    pipeline=False,\n",
    "    accumulator_tiles=4,\n",
    ")\n",
    "\n",
    "sim = MatrixEngineSimulator(config)\n",
    "\n",
    "weights_matrix = np.identity(config.array_size)\n",
    "activations_matrix = np.array([[1, 2, 3], [4, 5, 6], [7, 8, 9]])\n",
    "\n",
    "\n",
    "# Load matrices\n",
    "sim.load_weights(weights_matrix, bank=0)\n",
    "sim.load_activations(activations_matrix, bank=0)\n",
    "\n",
    "# Perform matrix multiplication\n",
    "result = sim.matrix_multiply(data_tile=0, weight_tile=0, accum_tile=0, accumulate=False)\n",
    "\n",
    "# Inspect simulation history\n",
    "sim.print_state()  # Print latest state\n",
    "sim.print_state(step=0)  # Print initial state"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Prompt"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Code"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "```python\n",
    "# systolic.py\n",
    "from abc import ABC, abstractmethod\n",
    "from typing import Callable, List, Type\n",
    "\n",
    "import numpy as np\n",
    "from pyrtl import Const, Register, Simulation, WireVector, chop\n",
    "\n",
    "from hardware_accelerators import *\n",
    "from hardware_accelerators.simulation import *\n",
    "\n",
    "from ..dtypes.base import BaseFloat\n",
    "from .processing_element import ProcessingElement\n",
    "\n",
    "# TODO: Add float type conversion logic to pass different bitwidths to the accumulator\n",
    "# TODO: specify different dtypes for weights and activations\n",
    "\n",
    "\n",
    "class BaseSystolicArray(ABC):\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Base class for implementing systolic array hardware structures\n",
    "\n",
    "        Args:\n",
    "            size: N for NxN array\n",
    "            data_type: Number format for inputs (Float8, BF16)\n",
    "            accum_type: Number format for accumulation\n",
    "            multiplier: Multiplier implementation to use\n",
    "            adder: Adder implementation to use\n",
    "        \"\"\"\n",
    "        # Set configuration attributes\n",
    "        self.size = size\n",
    "        self.data_type = data_type\n",
    "        self.accum_type = accum_type\n",
    "        data_width = data_type.bitwidth()\n",
    "        accum_width = accum_type.bitwidth()\n",
    "        self.multiplier = multiplier\n",
    "        self.adder = adder\n",
    "\n",
    "        # Input wires\n",
    "        self.data_in = [WireVector(data_width) for _ in range(size)]\n",
    "        self.weights_in = [WireVector(data_width) for _ in range(size)]\n",
    "        self.results_out = [WireVector(accum_width) for _ in range(size)]\n",
    "\n",
    "        # Control wires\n",
    "        self.weight_enable = WireVector(1)\n",
    "\n",
    "        # Create PE array\n",
    "        self.pe_array = self._create_pe_array()\n",
    "\n",
    "        # Connect PEs in systolic pattern based on dataflow type\n",
    "        self._connect_array()\n",
    "\n",
    "    @abstractmethod\n",
    "    def _create_pe_array(self) -> List[List[ProcessingElement]]:\n",
    "        return [\n",
    "            [\n",
    "                ProcessingElement(\n",
    "                    self.data_type,\n",
    "                    self.accum_type,\n",
    "                    self.multiplier,\n",
    "                    self.adder,\n",
    "                )\n",
    "                for _ in range(self.size)\n",
    "            ]\n",
    "            for _ in range(self.size)\n",
    "        ]\n",
    "\n",
    "    @abstractmethod\n",
    "    def _connect_array(self):\n",
    "        pass\n",
    "\n",
    "    # -----------------------------------------------------------------------------\n",
    "    # Connection functions return their inputs to allow for more concise simulation\n",
    "    # -----------------------------------------------------------------------------\n",
    "    def connect_weight_enable(self, source: WireVector):\n",
    "        \"\"\"Connect weight load enable signal\"\"\"\n",
    "        self.weight_enable <<= source\n",
    "        return source\n",
    "\n",
    "    def connect_data_input(self, row: int, source: WireVector):\n",
    "        \"\"\"Connect data input for specified row\"\"\"\n",
    "        assert 0 <= row < self.size\n",
    "        self.data_in[row] <<= source\n",
    "        return source\n",
    "\n",
    "    def connect_weight_input(self, col: int, source: WireVector):\n",
    "        \"\"\"Connect weight input for specified column\"\"\"\n",
    "        assert 0 <= col < self.size\n",
    "        self.weights_in[col] <<= source\n",
    "        return source\n",
    "\n",
    "    def connect_result_output(self, col: int, dest: WireVector):\n",
    "        \"\"\"Connect result output from specified column\"\"\"\n",
    "        assert 0 <= col < self.size\n",
    "        dest <<= self.results_out[col]\n",
    "        return dest\n",
    "\n",
    "    # -----------------------------------------------------------------------------\n",
    "    # Simulation helper methods\n",
    "    # -----------------------------------------------------------------------------\n",
    "    def inspect_weights(self, sim: Simulation, verbose: bool = True):\n",
    "        weights = np.zeros((self.size, self.size))\n",
    "        enabled = sim.inspect(self.weight_enable.name) == 1\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                w = sim.inspect(self.pe_array[row][col].weight_reg.name)\n",
    "                weights[row][col] = self.data_type(binint=w).decimal_approx\n",
    "        if verbose:\n",
    "            print(f\"Weights: {enabled=}\")\n",
    "            print(np.array_str(weights, precision=3, suppress_small=True), \"\\n\")\n",
    "        return weights\n",
    "\n",
    "    def inspect_data(self, sim: Simulation, verbose: bool = True):\n",
    "        data = np.zeros((self.size, self.size))\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                d = sim.inspect(self.pe_array[row][col].data_reg.name)\n",
    "                data[row][col] = self.data_type(binint=d).decimal_approx\n",
    "        if verbose:\n",
    "            print(\"Data:\")\n",
    "            print(np.array_str(data, precision=4, suppress_small=True), \"\\n\")\n",
    "        return data\n",
    "\n",
    "    def inspect_accumulators(self, sim: Simulation, verbose: bool = True):\n",
    "        acc_regs = np.zeros((self.size, self.size))\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                d = sim.inspect(self.pe_array[row][col].accum_reg.name)\n",
    "                acc_regs[row][col] = self.accum_type(binint=d).decimal_approx\n",
    "        if verbose:\n",
    "            print(\"Data:\")\n",
    "            print(np.array_str(acc_regs, precision=4, suppress_small=True), \"\\n\")\n",
    "        return acc_regs\n",
    "\n",
    "    def inspect_outputs(self, sim: Simulation, verbose: bool = True):\n",
    "        current_results = np.zeros(self.size)\n",
    "        for i in range(self.size):\n",
    "            r = sim.inspect(self.results_out[i].name)\n",
    "            current_results[i] = self.accum_type(binint=r).decimal_approx\n",
    "        if verbose:\n",
    "            print(\"Output:\")\n",
    "            print(np.array_str(current_results, precision=4, suppress_small=True), \"\\n\")\n",
    "        return current_results\n",
    "\n",
    "\n",
    "class SystolicArrayDiP(BaseSystolicArray):\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        pipeline: bool = False,\n",
    "    ):\n",
    "        \"\"\"Initialize systolic array hardware structure.\n",
    "\n",
    "        This class uses Ḏiagonal-I̱nput and P̱ermutated weight-stationary (DiP) dataflow.\n",
    "\n",
    "        Args:\n",
    "            size: N for NxN array\n",
    "            data_type: Number format for inputs (Float8, BF16)\n",
    "            accum_type: Number format for accumulation\n",
    "            multiplier: Multiplier implementation to use\n",
    "            adder: Adder implementation to use\n",
    "            pipeline: Add pipeline register after multiplication in processing element\n",
    "        \"\"\"\n",
    "        self.pipeline = pipeline\n",
    "\n",
    "        # Control signal registers to propogate signal down the array\n",
    "        self.enable_in = WireVector(1)\n",
    "        self.control_registers = [Register(1) for _ in range(size)]\n",
    "\n",
    "        # Control signal output\n",
    "        self.control_out = WireVector(1)\n",
    "        self.control_out <<= self.control_registers[-1]\n",
    "\n",
    "        # If PEs contain an extra pipeline stage, 1 additional control reg is needed\n",
    "        if self.pipeline:\n",
    "            self.control_registers.append(Register(1))\n",
    "\n",
    "        super().__init__(size, data_type, accum_type, multiplier, adder)\n",
    "\n",
    "    def _create_pe_array(self) -> List[List[ProcessingElement]]:\n",
    "        # Create PE array\n",
    "        return [\n",
    "            [\n",
    "                ProcessingElement(\n",
    "                    self.data_type,\n",
    "                    self.accum_type,\n",
    "                    self.multiplier,\n",
    "                    self.adder,\n",
    "                    self.pipeline,\n",
    "                )\n",
    "                for _ in range(self.size)\n",
    "            ]\n",
    "            for _ in range(self.size)\n",
    "        ]\n",
    "\n",
    "    def _connect_array(self):\n",
    "        \"\"\"Connect processing elements in DiP configuration\n",
    "        - All data flows top to bottom diagonally shifted\n",
    "        - Weights are loaded simultaneously across array\n",
    "        - Data inputs arrive synchronously\n",
    "        \"\"\"\n",
    "        # Connect control signal registers that propagate down the array\n",
    "        self.control_registers[0].next <<= self.enable_in\n",
    "        for i in range(1, len(self.control_registers)):\n",
    "            self.control_registers[i].next <<= self.control_registers[i - 1]\n",
    "\n",
    "        for row in range(self.size):\n",
    "            for col in range(self.size):\n",
    "                pe = self.pe_array[row][col]\n",
    "\n",
    "                # Connect PE inputs:\n",
    "                # First row gets external input, others connect to PE above\n",
    "                if row == 0:\n",
    "                    pe.connect_data_enable(self.enable_in)\n",
    "                    pe.connect_data(self.data_in[col])\n",
    "                    pe.connect_weight(self.weights_in[col])\n",
    "                    pe.connect_accum(Const(0))\n",
    "\n",
    "                # DiP config: PEs connected to previous row and data diagonally shifted by 1\n",
    "                else:\n",
    "                    pe.connect_data_enable(self.control_registers[row - 1])\n",
    "                    pe.connect_data(self.pe_array[row - 1][col - self.size + 1])\n",
    "                    pe.connect_weight(self.pe_array[row - 1][col])\n",
    "                    pe.connect_accum(self.pe_array[row - 1][col])\n",
    "\n",
    "                # Delay the control signal for accumulator by num pipeline stages\n",
    "                if self.pipeline:\n",
    "                    pe.connect_mul_enable(self.control_registers[row])\n",
    "                    pe.connect_adder_enable(self.control_registers[row + 1])\n",
    "                else:\n",
    "                    pe.connect_adder_enable(self.control_registers[row])\n",
    "\n",
    "                # Connect weight enable signal (shared by all PEs)\n",
    "                pe.connect_weight_enable(self.weight_enable)\n",
    "\n",
    "                # Connect bottom row results to output ports\n",
    "                if row == self.size - 1:\n",
    "                    self.results_out[col] <<= pe.outputs.accum\n",
    "\n",
    "    def connect_enable_input(self, source: WireVector):\n",
    "        \"\"\"Connect PE enable signal. Controls writing to the data input register\"\"\"\n",
    "        self.enable_in <<= source\n",
    "        return source\n",
    "\n",
    "    def connect_inputs(\n",
    "        self,\n",
    "        data_inputs: list[WireVector] | None = None,\n",
    "        weight_inputs: list[WireVector] | None = None,\n",
    "        enable_input: WireVector | None = None,\n",
    "        weight_enable: WireVector | None = None,\n",
    "    ) -> None:\n",
    "        \"\"\"Connect input control and data wires to the systolic array.\n",
    "\n",
    "        Args:\n",
    "            data_inputs: List of data input wires (data_width bits each)\n",
    "                Input data for each row of the systolic array.\n",
    "                Length must match array size.\n",
    "\n",
    "            weight_inputs: List of weight input wires (data_width bits each)\n",
    "                Input weights for each column of the systolic array.\n",
    "                Length must match array size.\n",
    "\n",
    "            enable_input: Enable signal for data streaming (1 bit)\n",
    "                Controls writing to the data input register.\n",
    "\n",
    "            weight_enable: Weight load enable signal (1 bit)\n",
    "                Controls writing to the weight registers.\n",
    "\n",
    "        Raises:\n",
    "            AssertionError: If input wire widths don't match expected widths or\n",
    "                            if input list lengths don't match array size.\n",
    "        \"\"\"\n",
    "        if data_inputs is not None:\n",
    "            assert (\n",
    "                len(data_inputs) == self.size\n",
    "            ), f\"Expected {self.size} data inputs, got {len(data_inputs)}\"\n",
    "            for row, data_input in enumerate(data_inputs):\n",
    "                assert (\n",
    "                    len(data_input) == self.data_type.bitwidth()\n",
    "                ), f\"Data input {row} width mismatch. Expected {self.data_type.bitwidth()}, got {len(data_input)}\"\n",
    "                self.connect_data_input(row, data_input)\n",
    "\n",
    "        if weight_inputs is not None:\n",
    "            assert (\n",
    "                len(weight_inputs) == self.size\n",
    "            ), f\"Expected {self.size} weight inputs, got {len(weight_inputs)}\"\n",
    "            for col, weight_input in enumerate(weight_inputs):\n",
    "                assert (\n",
    "                    len(weight_input) == self.data_type.bitwidth()\n",
    "                ), f\"Weight input {col} width mismatch. Expected {self.data_type.bitwidth()}, got {len(weight_input)}\"\n",
    "                self.connect_weight_input(col, weight_input)\n",
    "\n",
    "        if enable_input is not None:\n",
    "            assert len(enable_input) == 1, \"Enable input must be 1 bit wide\"\n",
    "            self.connect_enable_input(enable_input)\n",
    "\n",
    "        if weight_enable is not None:\n",
    "            assert len(weight_enable) == 1, \"Weight enable must be 1 bit wide\"\n",
    "            self.connect_weight_enable(weight_enable)\n",
    "\n",
    "import copy\n",
    "from dataclasses import dataclass\n",
    "from typing import Any, Callable, Dict, List, Optional, Tuple, Type\n",
    "\n",
    "import numpy as np\n",
    "from pyrtl import Input, Output, Simulation, WireVector, reset_working_block\n",
    "\n",
    "from ..dtypes import *\n",
    "from ..rtllib import *\n",
    "from .utils import *\n",
    "\n",
    "\n",
    "@dataclass\n",
    "class SimulationState:\n",
    "    \"\"\"Stores the state of the systolic array at a given simulation step\"\"\"\n",
    "\n",
    "    inputs: dict[str, Any]\n",
    "    weights: np.ndarray\n",
    "    data: np.ndarray\n",
    "    outputs: np.ndarray\n",
    "    accumulators: np.ndarray\n",
    "    step: int\n",
    "\n",
    "    def __repr__(self) -> str:\n",
    "        \"\"\"Pretty print the simulation state at this step\"\"\"\n",
    "        width = 40\n",
    "        sep = \"-\" * width\n",
    "\n",
    "        return (\n",
    "            f\"\\nSimulation State - Step {self.step}\\n{sep}\\n\"\n",
    "            f\"Inputs:\\n\"\n",
    "            f\"  w_en: {self.inputs['w_en']}\\n\"\n",
    "            f\"  enable: {self.inputs['enable']}\\n\"\n",
    "            f\"  weights: {np.array2string(self.inputs['weights'], precision=4, suppress_small=True)}\\n\"\n",
    "            f\"  data: {np.array2string(self.inputs['data'], precision=4, suppress_small=True)}\\n\"\n",
    "            f\"\\nWeights Matrix:\\n{np.array2string(self.weights, precision=4, suppress_small=True)}\\n\"\n",
    "            f\"\\nData Matrix:\\n{np.array2string(self.data, precision=4, suppress_small=True)}\\n\"\n",
    "            f\"\\nAccumulators:\\n{np.array2string(self.accumulators, precision=4, suppress_small=True)}\\n\"\n",
    "            f\"\\nOutputs:\\n{np.array2string(self.outputs, precision=4, suppress_small=True)}\\n\"\n",
    "            f\"{sep}\\n\"\n",
    "        )\n",
    "\n",
    "\n",
    "class SystolicArraySimulator:\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat] = BF16,\n",
    "        accum_type: Type[BaseFloat] = BF16,\n",
    "        multiplier: Callable[\n",
    "            [WireVector, WireVector, Type[BaseFloat]], WireVector\n",
    "        ] = lmul_fast,\n",
    "        adder: Callable[\n",
    "            [WireVector, WireVector, Type[BaseFloat]], WireVector\n",
    "        ] = float_adder,\n",
    "        pipeline: bool = False,\n",
    "    ):\n",
    "        \"\"\"Initialize systolic array simulator\n",
    "\n",
    "        Args:\n",
    "            size: Dimension of systolic array (NxN)\n",
    "            dtype: Number format to use (e.g. BF16)\n",
    "            pipeline: Whether to use pipelined PEs\n",
    "            multiplier: Multiplication implementation\n",
    "            adder: Addition implementation\n",
    "        \"\"\"\n",
    "        self.size = size\n",
    "        self.dtype = data_type\n",
    "        self.accum_type = accum_type\n",
    "        self.pipeline = pipeline\n",
    "        self.dwidth = data_type.bitwidth()\n",
    "        self.accwidth = accum_type.bitwidth()\n",
    "        self.multiplier = multiplier\n",
    "        self.adder = adder\n",
    "        self.history: List[SimulationState] = []\n",
    "\n",
    "    def _setup(self):\n",
    "        # Setup PyRTL simulation\n",
    "        reset_working_block()\n",
    "\n",
    "        # Initialize hardware\n",
    "        self.array = SystolicArrayDiP(\n",
    "            size=self.size,\n",
    "            data_type=self.dtype,\n",
    "            accum_type=self.accum_type,\n",
    "            multiplier=self.multiplier,\n",
    "            adder=self.adder,\n",
    "            pipeline=self.pipeline,\n",
    "        )\n",
    "\n",
    "        self.w_en = self.array.connect_weight_enable(Input(1, \"w_en\"))\n",
    "        self.enable = self.array.connect_enable_input(Input(1, \"enable\"))\n",
    "\n",
    "        self.w_ins = [Input(self.dwidth, f\"weight_{i}\") for i in range(self.size)]\n",
    "        self.d_ins = [Input(self.dwidth, f\"data_{i}\") for i in range(self.size)]\n",
    "        self.acc_outs = [Output(self.dwidth, f\"result_{i}\") for i in range(self.size)]\n",
    "\n",
    "        for i in range(self.size):\n",
    "            self.array.connect_weight_input(i, self.w_ins[i])\n",
    "            self.array.connect_data_input(i, self.d_ins[i])\n",
    "            self.array.connect_result_output(i, self.acc_outs[i])\n",
    "\n",
    "        self.sim = Simulation()\n",
    "        self.history = []\n",
    "        self.sim_inputs = {\n",
    "            w.name: 0 for w in [self.w_en, self.enable, *self.w_ins, *self.d_ins]\n",
    "        }\n",
    "\n",
    "    @classmethod\n",
    "    def matrix_multiply(\n",
    "        cls,\n",
    "        weights: np.ndarray,\n",
    "        activations: np.ndarray,\n",
    "        dtype: Optional[Type[BaseFloat]] = None,\n",
    "    ) -> np.ndarray:\n",
    "        \"\"\"Perform matrix multiplication using systolic array\n",
    "\n",
    "        Args:\n",
    "            weights: Weight matrix\n",
    "            activations: Activation matrix\n",
    "            dtype: Optional number format override\n",
    "            pipeline: Whether to use pipelined PEs\n",
    "\n",
    "        Returns:\n",
    "            Tuple of (result matrix, simulation history)\n",
    "        \"\"\"\n",
    "        # Validate inputs\n",
    "        if weights.shape != activations.shape:\n",
    "            raise ValueError(\"Weight and activation matrices must have same shape\")\n",
    "        if weights.shape[0] != weights.shape[1]:\n",
    "            raise ValueError(\"Only square matrices supported\")\n",
    "\n",
    "        # Create simulator instance\n",
    "        size = weights.shape[0]\n",
    "        dtype = dtype or BF16\n",
    "        sim = cls(size=size, data_type=dtype)\n",
    "\n",
    "        return sim.simulate(weights, activations)\n",
    "\n",
    "    def simulate(self, weights: np.ndarray, activations: np.ndarray) -> np.ndarray:\n",
    "        \"\"\"Instance method to run simulation\n",
    "\n",
    "        Args:\n",
    "            weights: Weight matrix\n",
    "            activations: Activation matrix\n",
    "\n",
    "        Returns:\n",
    "            Tuple of (result matrix, simulation history)\n",
    "        \"\"\"\n",
    "        # Validate inputs\n",
    "        if weights.shape != (self.size, self.size) or activations.shape != (\n",
    "            self.size,\n",
    "            self.size,\n",
    "        ):\n",
    "            raise ValueError(f\"Input matrices must be {self.size}x{self.size}\")\n",
    "\n",
    "        # Convert and permutate matrices\n",
    "        weights = convert_array_dtype(permutate_weight_matrix(weights), self.dtype)\n",
    "        activations = convert_array_dtype(activations, self.dtype)\n",
    "\n",
    "        self._setup()\n",
    "\n",
    "        # Load weights except top row\n",
    "        self.sim_inputs[\"w_en\"] = 1\n",
    "        for row in range(self.size - 1):\n",
    "            for col in range(self.size):\n",
    "                self.sim_inputs[self.w_ins[col].name] = weights[-row - 1][col]\n",
    "            self._step()\n",
    "\n",
    "        # Load top row weights and first data row\n",
    "        self.sim_inputs[\"enable\"] = 1\n",
    "        for col in range(self.size):\n",
    "            self.sim_inputs[self.w_ins[col].name] = weights[0][col]\n",
    "            self.sim_inputs[self.d_ins[col].name] = activations[-1][col]\n",
    "        self._step()\n",
    "\n",
    "        # Disable weight loading\n",
    "        self.sim_inputs[\"w_en\"] = 0\n",
    "\n",
    "        # Feed remaining data\n",
    "        for row in range(1, self.size):\n",
    "            for col in range(self.size):\n",
    "                self.sim_inputs[self.d_ins[col].name] = activations[-row - 1][col]\n",
    "            self._step()\n",
    "\n",
    "        # Additional step to flush pipeline\n",
    "        self._step()\n",
    "        self._reset_inputs()\n",
    "\n",
    "        # Collect results\n",
    "        results = []\n",
    "        for _ in range(self.size + int(self.pipeline)):\n",
    "            self._step()\n",
    "            results.insert(0, self.array.inspect_outputs(self.sim, False))\n",
    "\n",
    "        return np.array(results)\n",
    "\n",
    "    def _reset_inputs(self):\n",
    "        \"\"\"Reset all simulation inputs to 0\"\"\"\n",
    "        for k in self.sim_inputs:\n",
    "            self.sim_inputs[k] = 0\n",
    "\n",
    "    def _step(self):\n",
    "        \"\"\"Advance simulation one step and record state\"\"\"\n",
    "        self.sim.step(self.sim_inputs)\n",
    "\n",
    "        # Record simulation state\n",
    "        state = SimulationState(\n",
    "            inputs=self.get_readable_inputs(),\n",
    "            weights=self.array.inspect_weights(self.sim, False),\n",
    "            data=self.array.inspect_data(self.sim, False),\n",
    "            outputs=self.array.inspect_outputs(self.sim, False),\n",
    "            accumulators=self.array.inspect_accumulators(self.sim, False),\n",
    "            step=len(self.history),\n",
    "        )\n",
    "        self.history.append(state)\n",
    "\n",
    "    def get_readable_inputs(self) -> dict[str, Any]:\n",
    "        \"\"\"Convert binary simulation inputs to human-readable floating point values.\n",
    "\n",
    "        Returns:\n",
    "            Dictionary with consolidated inputs:\n",
    "                - 'w_en', 'enable': Binary control signals\n",
    "                - 'weights': Array of weight input values in floating point\n",
    "                - 'data': Array of data input values in floating point\n",
    "        \"\"\"\n",
    "        readable = {\n",
    "            \"w_en\": self.sim_inputs[\"w_en\"],\n",
    "            \"enable\": self.sim_inputs[\"enable\"],\n",
    "            \"weights\": np.zeros(len([k for k in self.sim_inputs if \"weight_\" in k])),\n",
    "            \"data\": np.zeros(len([k for k in self.sim_inputs if \"data_\" in k])),\n",
    "        }\n",
    "\n",
    "        # Convert weight inputs to array\n",
    "        for i, key in enumerate(sorted([k for k in self.sim_inputs if \"weight_\" in k])):\n",
    "            binary = self.sim_inputs[key]\n",
    "            readable[\"weights\"][i] = self.dtype(binint=binary).decimal_approx\n",
    "\n",
    "        # Convert data inputs to array\n",
    "        for i, key in enumerate(sorted([k for k in self.sim_inputs if \"data_\" in k])):\n",
    "            binary = self.sim_inputs[key]\n",
    "            readable[\"data\"][i] = self.dtype(binint=binary).decimal_approx\n",
    "\n",
    "        return readable\n",
    "\n",
    "    def __repr__(self) -> str:\n",
    "        \"\"\"Detailed representation of simulator configuration and state\"\"\"\n",
    "        config = (\n",
    "            f\"SystolicArrayDiPSimulator(\\n\"\n",
    "            f\"  size: {self.size}x{self.size}\\n\"\n",
    "            f\"  data_type: {self.dtype.__name__}\\n\"\n",
    "            f\"  accum_type: {self.accum_type.__name__}\\n\"\n",
    "            f\"  pipeline: {self.pipeline}\\n\"\n",
    "            f\"  steps_simulated: {len(self.history)}\\n\"\n",
    "        )\n",
    "\n",
    "        if not self.history:\n",
    "            return config + \"  history: empty\\n)\"\n",
    "\n",
    "        # Add summary of simulation history\n",
    "        last_state = self.history[-1]\n",
    "        history = (\n",
    "            f\"  Latest State (Step {last_state.step}):\\n\"\n",
    "            f\"    Weights Shape: {last_state.weights.shape}\\n\"\n",
    "            f\"    Data Shape: {last_state.data.shape}\\n\"\n",
    "            f\"    Latest Outputs: {np.array2string(last_state.outputs, precision=3)}\\n\"\n",
    "        )\n",
    "\n",
    "        return config + history + \")\"\n",
    "```\n",
    "\n",
    "```python\n",
    "# accumulator.py\n",
    "from enum import IntEnum\n",
    "from typing import Callable, Type\n",
    "\n",
    "from pyrtl import (\n",
    "    MemBlock,\n",
    "    Register,\n",
    "    RomBlock,\n",
    "    WireVector,\n",
    "    conditional_assignment,\n",
    "    otherwise,\n",
    ")\n",
    "\n",
    "from ..dtypes.base import BaseFloat\n",
    "\n",
    "\n",
    "class TiledAccumulatorFSM(IntEnum):\n",
    "    IDLE = 0\n",
    "    WRITING = 1\n",
    "\n",
    "\n",
    "class ReadAccumulatorFSM(IntEnum):\n",
    "    IDLE = 0\n",
    "    READING = 1\n",
    "\n",
    "\n",
    "class TiledAddressGenerator:\n",
    "    \"\"\"Hardware control unit for managing tiled memory access patterns.\n",
    "\n",
    "    Provides dual finite state machines for independent read and write operations,\n",
    "    with integrated support for accumulate/overwrite modes. Generates addresses\n",
    "    for accessing data organized in tiles, where each tile contains array_size\n",
    "    rows of data.\n",
    "\n",
    "    Features:\n",
    "    - Separate read/write FSMs for overlapped operation\n",
    "    - Base address ROM for fast tile address computation\n",
    "    - Mode control for accumulate vs overwrite operations\n",
    "    - Row tracking within tiles\n",
    "    - Status signals for external coordination\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, tile_addr_width: int, array_size: int):\n",
    "        \"\"\"Initialize the address generator.\n",
    "\n",
    "        Args:\n",
    "            tile_addr_width: Number of bits for addressing tiles. Determines\n",
    "                number of tiles as 2^tile_addr_width.\n",
    "            array_size: Number of rows per tile, matching systolic array\n",
    "                dimension. Also determines address increment pattern.\n",
    "\n",
    "        The internal address width is computed to accommodate all required\n",
    "        addresses (num_tiles * array_size locations).\n",
    "        \"\"\"\n",
    "        self.array_size = array_size\n",
    "        self.num_tiles = 2**tile_addr_width\n",
    "        self.internal_addr_width = (self.num_tiles * array_size - 1).bit_length()\n",
    "\n",
    "        # Base address ROM\n",
    "        base_addrs = [i * array_size for i in range(self.num_tiles)]\n",
    "        self.base_addr_rom = RomBlock(\n",
    "            bitwidth=self.internal_addr_width,\n",
    "            addrwidth=tile_addr_width,\n",
    "            romdata=base_addrs,\n",
    "        )\n",
    "\n",
    "        # ================== Write Interface ==================\n",
    "        self._tile_addr = WireVector(tile_addr_width)\n",
    "        self._write_start = WireVector(1)\n",
    "        self._write_mode = WireVector(1)  # 0=overwrite, 1=accumulate\n",
    "        self._write_valid = WireVector(1)\n",
    "\n",
    "        # Write state registers\n",
    "        self.write_state = Register(1)\n",
    "        self.write_addr = Register(self.internal_addr_width)\n",
    "        self.write_row = Register(array_size.bit_length())\n",
    "        self.write_mode_reg = Register(1)  # Stores mode for current operation\n",
    "\n",
    "        # ================== Read Interface ==================\n",
    "        self._read_tile_addr = WireVector(tile_addr_width)\n",
    "        self._read_start = WireVector(1)\n",
    "\n",
    "        # Read state registers\n",
    "        self.read_state = Register(1)\n",
    "        self.read_addr = Register(self.internal_addr_width)\n",
    "        self.read_row = Register(array_size.bit_length())\n",
    "\n",
    "        # Outputs\n",
    "        self.write_addr_out = WireVector(self.internal_addr_width)\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_busy = WireVector(1)\n",
    "        self.write_done = WireVector(1)\n",
    "        self.write_mode_out = WireVector(1)\n",
    "\n",
    "        self.read_addr_out = WireVector(self.internal_addr_width)\n",
    "        self.read_busy = WireVector(1)\n",
    "        self.read_done = WireVector(1)\n",
    "\n",
    "        self._implement_write_fsm()\n",
    "        self._implement_read_fsm()\n",
    "\n",
    "    def _implement_write_fsm(self):\n",
    "        write_base = self.base_addr_rom[self._tile_addr]\n",
    "\n",
    "        # Combinational outputs\n",
    "        self.write_addr_out <<= self.write_addr\n",
    "        self.write_enable <<= (\n",
    "            self.write_state == TiledAccumulatorFSM.WRITING\n",
    "        ) & self._write_valid\n",
    "        self.write_busy <<= self.write_state == TiledAccumulatorFSM.WRITING\n",
    "        self.write_done <<= (self.write_state == TiledAccumulatorFSM.WRITING) & (\n",
    "            self.write_row == self.array_size\n",
    "        )\n",
    "        self.write_mode_out <<= self.write_mode_reg\n",
    "\n",
    "        with conditional_assignment:\n",
    "            # IDLE State\n",
    "            with self.write_state == TiledAccumulatorFSM.IDLE:\n",
    "                with self._write_start:\n",
    "                    self.write_state.next |= TiledAccumulatorFSM.WRITING\n",
    "                    self.write_addr.next |= write_base\n",
    "                    self.write_row.next |= 0\n",
    "                    self.write_mode_reg.next |= self._write_mode  # Latch mode\n",
    "\n",
    "            # WRITING State\n",
    "            with self.write_state == TiledAccumulatorFSM.WRITING:\n",
    "                with self._write_valid:\n",
    "                    with self.write_row == self.array_size - 1:\n",
    "                        self.write_state.next |= TiledAccumulatorFSM.IDLE\n",
    "                        self.write_row.next |= 0\n",
    "                    with otherwise:\n",
    "                        self.write_addr.next |= self.write_addr + 1\n",
    "                        self.write_row.next |= self.write_row + 1\n",
    "\n",
    "    def _implement_read_fsm(self):\n",
    "        read_base = self.base_addr_rom[self._read_tile_addr]\n",
    "\n",
    "        self.read_addr_out <<= self.read_addr\n",
    "        self.read_busy <<= self.read_state == ReadAccumulatorFSM.READING\n",
    "        self.read_done <<= (self.read_state == ReadAccumulatorFSM.READING) & (\n",
    "            self.read_row == self.array_size - 1\n",
    "        )\n",
    "\n",
    "        with conditional_assignment:\n",
    "            with self.read_state == ReadAccumulatorFSM.IDLE:\n",
    "                with self._read_start:\n",
    "                    self.read_state.next |= ReadAccumulatorFSM.READING\n",
    "                    self.read_addr.next |= read_base\n",
    "                    self.read_row.next |= 0\n",
    "\n",
    "            with self.read_state == ReadAccumulatorFSM.READING:\n",
    "                with self.read_row == self.array_size - 1:\n",
    "                    self.read_state.next |= ReadAccumulatorFSM.IDLE\n",
    "                with otherwise:\n",
    "                    self.read_addr.next |= self.read_addr + 1\n",
    "                    self.read_row.next |= self.read_row + 1\n",
    "\n",
    "    # Write interface methods\n",
    "    def connect_tile_addr(self, addr: WireVector) -> None:\n",
    "        self._tile_addr <<= addr\n",
    "\n",
    "    def connect_write_start(self, start: WireVector) -> None:\n",
    "        self._write_start <<= start\n",
    "\n",
    "    def connect_write_mode(self, mode: WireVector) -> None:\n",
    "        self._write_mode <<= mode\n",
    "\n",
    "    def connect_write_valid(self, valid: WireVector) -> None:\n",
    "        self._write_valid <<= valid\n",
    "\n",
    "    # Read interface methods\n",
    "    def connect_read_tile_addr(self, addr: WireVector) -> None:\n",
    "        self._read_tile_addr <<= addr\n",
    "\n",
    "    def connect_read_start(self, start: WireVector) -> None:\n",
    "        self._read_start <<= start\n",
    "\n",
    "\n",
    "class AccumulatorMemoryBank:\n",
    "    \"\"\"Integrated memory system for storing and accumulating systolic array outputs.\n",
    "\n",
    "    Combines an address generator with parallel memory banks to provide a complete\n",
    "    storage subsystem for matrix multiplication results. Supports both direct\n",
    "    overwrite and accumulation modes, with independent read and write operations.\n",
    "\n",
    "    Features:\n",
    "    - Parallel memory banks (one per systolic array column)\n",
    "    - Integrated address generation\n",
    "    - Accumulate/overwrite modes\n",
    "    - Independent read/write interfaces\n",
    "    - Status signals for external coordination\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self,\n",
    "        tile_addr_width: int,\n",
    "        array_size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Initialize the memory bank system.\n",
    "\n",
    "        Args:\n",
    "            tile_addr_width: Number of bits for addressing tiles. Determines\n",
    "                number of tiles as 2^tile_addr_width.\n",
    "            array_size: Number of parallel memory banks, matching systolic\n",
    "                array dimension.\n",
    "            data_type: Number format for stored data (e.g. BF16, Float8).\n",
    "                Determines memory word width.\n",
    "            adder: Function implementing addition for the specified data_type.\n",
    "                Used for accumulation mode.\n",
    "        \"\"\"\n",
    "        self.array_size = array_size\n",
    "        self.tile_addr_width = tile_addr_width\n",
    "        self.data_width = data_type.bitwidth()\n",
    "        self.data_type = data_type\n",
    "        self.adder = adder\n",
    "\n",
    "        # Instantiate address generator\n",
    "        self.addr_gen = TiledAddressGenerator(\n",
    "            tile_addr_width=tile_addr_width, array_size=array_size\n",
    "        )\n",
    "\n",
    "        # Input ports\n",
    "        self._write_tile_addr = WireVector(self.tile_addr_width)\n",
    "        self._write_start = WireVector(1)\n",
    "        self._write_mode = WireVector(1)\n",
    "        self._write_valid = WireVector(1)\n",
    "        self._read_tile_addr = WireVector(self.tile_addr_width)\n",
    "        self._read_start = WireVector(1)\n",
    "        self._data_in = [WireVector(self.data_width) for i in range(array_size)]\n",
    "\n",
    "        # Connect address generator\n",
    "        self.addr_gen.connect_tile_addr(self._write_tile_addr)\n",
    "        self.addr_gen.connect_write_start(self._write_start)\n",
    "        self.addr_gen.connect_write_mode(self._write_mode)\n",
    "        self.addr_gen.connect_write_valid(self._write_valid)\n",
    "        self.addr_gen.connect_read_tile_addr(self._read_tile_addr)\n",
    "        self.addr_gen.connect_read_start(self._read_start)\n",
    "\n",
    "        # Create memory banks\n",
    "        self.memory_banks = [\n",
    "            MemBlock(\n",
    "                bitwidth=self.data_width,\n",
    "                addrwidth=self.addr_gen.internal_addr_width,\n",
    "                name=f\"bank_{i}\",\n",
    "            )\n",
    "            for i in range(array_size)\n",
    "        ]\n",
    "\n",
    "        # Output ports\n",
    "        self._data_out = [WireVector(self.data_width) for _ in range(array_size)]\n",
    "        self.write_busy = self.addr_gen.write_busy\n",
    "        self.write_done = self.addr_gen.write_done\n",
    "        self.read_busy = self.addr_gen.read_busy\n",
    "        self.read_done = self.addr_gen.read_done\n",
    "\n",
    "        self._implement_memory_logic()\n",
    "\n",
    "    def _implement_memory_logic(self):\n",
    "        # Write logic\n",
    "        for i, mem in enumerate(self.memory_banks):\n",
    "            current_val = mem[self.addr_gen.write_addr_out]\n",
    "            sum_result = self.adder(self._data_in[i], current_val, self.data_type)\n",
    "\n",
    "            with conditional_assignment:\n",
    "                with self.addr_gen.write_enable:\n",
    "                    with self.addr_gen.write_mode_out:  # Accumulate mode\n",
    "                        mem[self.addr_gen.write_addr_out] |= sum_result\n",
    "                    with otherwise:  # Overwrite mode\n",
    "                        mem[self.addr_gen.write_addr_out] |= self._data_in[i]\n",
    "\n",
    "        # Read logic\n",
    "        for i, mem in enumerate(self.memory_banks):\n",
    "            self._data_out[i] <<= mem[self.addr_gen.read_addr_out]\n",
    "\n",
    "    def connect_inputs(\n",
    "        self,\n",
    "        write_tile_addr: WireVector | None = None,\n",
    "        write_start: WireVector | None = None,\n",
    "        write_mode: WireVector | None = None,\n",
    "        write_valid: WireVector | None = None,\n",
    "        read_tile_addr: WireVector | None = None,\n",
    "        read_start: WireVector | None = None,\n",
    "        data_in: list[WireVector] | None = None,\n",
    "    ) -> None:\n",
    "        \"\"\"Connect all input control and data wires to the accumulator bank.\n",
    "\n",
    "        Args:\n",
    "            write_tile_addr: Address of tile to write to (tile_addr_width bits)\n",
    "                Used to select which tile receives the incoming data.\n",
    "\n",
    "            write_start: Start signal for write operation (1 bit)\n",
    "                Pulses high for one cycle to initiate a new write sequence.\n",
    "\n",
    "            write_mode: Mode selection for write operation (1 bit)\n",
    "                0 = overwrite mode: new data replaces existing values\n",
    "                1 = accumulate mode: new data is added to existing values\n",
    "\n",
    "            write_valid: Data valid signal for write operation (1 bit)\n",
    "                High when input data is valid and should be written/accumulated\n",
    "\n",
    "            read_tile_addr: Address of tile to read from (tile_addr_width bits)\n",
    "                Used to select which tile's data to output.\n",
    "\n",
    "            read_start: Start signal for read operation (1 bit)\n",
    "                Pulses high for one cycle to initiate a new read sequence.\n",
    "\n",
    "            data_in: List of data input wires (data_width bits each)\n",
    "                Input data from systolic array, one wire per column.\n",
    "                Length must match array_size.\n",
    "\n",
    "        Raises:\n",
    "            AssertionError: If input wire widths don't match expected widths or\n",
    "                        if data_in length doesn't match array_size.\n",
    "        \"\"\"\n",
    "        if write_tile_addr is not None:\n",
    "            assert len(write_tile_addr) == self.tile_addr_width\n",
    "            self._write_tile_addr <<= write_tile_addr\n",
    "\n",
    "        if write_start is not None:\n",
    "            assert len(write_start) == 1\n",
    "            self._write_start <<= write_start\n",
    "\n",
    "        if write_mode is not None:\n",
    "            assert len(write_mode) == 1\n",
    "            self._write_mode <<= write_mode\n",
    "\n",
    "        if write_valid is not None:\n",
    "            assert len(write_valid) == 1\n",
    "            self._write_valid <<= write_valid\n",
    "\n",
    "        if read_tile_addr is not None:\n",
    "            assert len(read_tile_addr) == self.tile_addr_width\n",
    "            self._read_tile_addr <<= read_tile_addr\n",
    "\n",
    "        if read_start is not None:\n",
    "            assert len(read_start) == 1\n",
    "            self._read_start <<= read_start\n",
    "\n",
    "        if data_in is not None:\n",
    "            assert (\n",
    "                len(data_in) == self.array_size\n",
    "            ), f\"Expected {self.array_size} data inputs, got {len(data_in)}\"\n",
    "            for i, wire in enumerate(data_in):\n",
    "                assert (\n",
    "                    len(wire) == self.data_width\n",
    "                ), f\"Data input {i} width mismatch. Expected {self.data_width}, got {len(wire)}\"\n",
    "                self._data_in[i] <<= wire\n",
    "\n",
    "    @property\n",
    "    def write_interface(self) -> dict:\n",
    "        return {\n",
    "            \"tile_addr\": self._write_tile_addr,\n",
    "            \"start\": self._write_start,\n",
    "            \"mode\": self._write_mode,\n",
    "            \"valid\": self._write_valid,\n",
    "            \"data\": self._data_in,\n",
    "        }\n",
    "\n",
    "    @property\n",
    "    def read_interface(self) -> dict:\n",
    "        return {\n",
    "            \"tile_addr\": self._read_tile_addr,\n",
    "            \"start\": self._read_start,\n",
    "            \"data\": self._data_out,\n",
    "        }\n",
    "\n",
    "    def get_output(self, bank: int) -> WireVector:\n",
    "        return self._data_out[bank]\n",
    "\n",
    "\n",
    "from typing import Callable, Optional, Type\n",
    "\n",
    "import numpy as np\n",
    "from pyrtl import Input, Simulation, reset_working_block\n",
    "\n",
    "from ..dtypes import BF16, BaseFloat\n",
    "from ..rtllib.accumulators import AccumulatorMemoryBank\n",
    "from ..rtllib.adders import float_adder\n",
    "\n",
    "\n",
    "class AccumulatorBankSimulator:\n",
    "    \"\"\"Simulator for AccumulatorMemoryBank with integrated address generator\"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self,\n",
    "        array_size: int,\n",
    "        num_tiles: int,\n",
    "        data_type: Type[BaseFloat] = BF16,\n",
    "        adder: Callable = float_adder,\n",
    "    ):\n",
    "        \"\"\"Initialize simulator configuration\n",
    "\n",
    "        Args:\n",
    "            array_size: Dimension of systolic array (NxN)\n",
    "            num_tiles: Number of tiles to support\n",
    "            data_type: Number format for data (default: BF16)\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.array_size = array_size\n",
    "        self.num_tiles = num_tiles\n",
    "        self.data_type = data_type\n",
    "        self.tile_addr_width = (num_tiles - 1).bit_length()\n",
    "\n",
    "        # Store configuration for setup\n",
    "        self.config = {\n",
    "            \"array_size\": array_size,\n",
    "            \"tile_addr_width\": self.tile_addr_width,\n",
    "            \"data_type\": data_type,\n",
    "            \"adder\": adder,\n",
    "        }\n",
    "        self.sim = None\n",
    "\n",
    "    def setup(self):\n",
    "        \"\"\"Initialize PyRTL simulation environment\"\"\"\n",
    "        reset_working_block()\n",
    "\n",
    "        # Input ports\n",
    "        self._write_tile_addr = Input(self.tile_addr_width, \"write_tile_addr\")\n",
    "        self._write_start = Input(1, \"write_start\")\n",
    "        self._write_mode = Input(1, \"write_mode\")\n",
    "        self._write_valid = Input(1, \"write_valid\")\n",
    "        self._read_tile_addr = Input(self.tile_addr_width, \"read_tile_addr\")\n",
    "        self._read_start = Input(1, \"read_start\")\n",
    "        self._data_in = [\n",
    "            Input(self.data_type.bitwidth(), f\"data_in_{i}\")\n",
    "            for i in range(self.array_size)\n",
    "        ]\n",
    "\n",
    "        # Create accumulator bank\n",
    "        self.acc_bank = AccumulatorMemoryBank(**self.config)\n",
    "        self.acc_bank.connect_inputs(\n",
    "            self._write_tile_addr,\n",
    "            self._write_start,\n",
    "            self._write_mode,\n",
    "            self._write_valid,\n",
    "            self._read_tile_addr,\n",
    "            self._read_start,\n",
    "            self._data_in,  # type: ignore\n",
    "        )\n",
    "\n",
    "        # Create simulation\n",
    "        self.sim = Simulation()\n",
    "\n",
    "        return self\n",
    "\n",
    "    def _get_default_inputs(self, updates: dict = {}) -> dict:\n",
    "        \"\"\"Get dictionary of default input values with optional updates\"\"\"\n",
    "        defaults = {\n",
    "            \"write_tile_addr\": 0,\n",
    "            \"write_start\": 0,\n",
    "            \"write_mode\": 0,\n",
    "            \"write_valid\": 0,\n",
    "            \"read_tile_addr\": 0,\n",
    "            \"read_start\": 0,\n",
    "            **{f\"data_in_{i}\": 0 for i in range(self.array_size)},\n",
    "        }\n",
    "        defaults.update(updates)\n",
    "        return defaults\n",
    "\n",
    "    def write_tile(\n",
    "        self,\n",
    "        tile_addr: int,\n",
    "        data: np.ndarray,\n",
    "        accumulate: bool = False,\n",
    "        check_bounds: bool = True,\n",
    "    ) -> None:\n",
    "        \"\"\"Write data to specified tile\n",
    "\n",
    "        Args:\n",
    "            tile_addr: Destination tile address\n",
    "            data: Input data array (array_size x array_size)\n",
    "            accumulate: If True, accumulate with existing values\n",
    "            check_bounds: If True, validate input dimensions\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        if check_bounds:\n",
    "            if tile_addr >= self.num_tiles or tile_addr < 0:\n",
    "                raise ValueError(f\"Tile address {tile_addr} out of range\")\n",
    "            if data.shape != (self.array_size, self.array_size):\n",
    "                raise ValueError(f\"Data must be {self.array_size}x{self.array_size}\")\n",
    "\n",
    "        # Convert data to binary format\n",
    "        binary_data = [[self.data_type(val).binint for val in row] for row in data]\n",
    "\n",
    "        # Start write operation\n",
    "        self.sim.step(\n",
    "            self._get_default_inputs(\n",
    "                {\n",
    "                    \"write_tile_addr\": tile_addr,\n",
    "                    \"write_start\": 1,\n",
    "                    \"write_mode\": int(accumulate),\n",
    "                }\n",
    "            )\n",
    "        )\n",
    "\n",
    "        # Write each row\n",
    "        for row in binary_data:\n",
    "            self.sim.step(\n",
    "                self._get_default_inputs(\n",
    "                    {\n",
    "                        \"write_tile_addr\": tile_addr,\n",
    "                        \"write_mode\": int(accumulate),\n",
    "                        \"write_valid\": 1,\n",
    "                        **{f\"data_in_{i}\": row[i] for i in range(self.array_size)},\n",
    "                    }\n",
    "                )\n",
    "            )\n",
    "\n",
    "    def read_tile(self, tile_addr: int) -> np.ndarray:\n",
    "        \"\"\"Read data from specified tile\n",
    "\n",
    "        Args:\n",
    "            tile_addr: Tile address to read from\n",
    "\n",
    "        Returns:\n",
    "            Array containing tile data\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        results = []\n",
    "\n",
    "        # Start read operation\n",
    "        self.sim.step(\n",
    "            self._get_default_inputs({\"read_tile_addr\": tile_addr, \"read_start\": 1})\n",
    "        )\n",
    "\n",
    "        # Read rows until done\n",
    "        while True:\n",
    "            self.sim.step(self._get_default_inputs({\"read_tile_addr\": tile_addr}))\n",
    "\n",
    "            # Capture outputs\n",
    "            row = [\n",
    "                float(\n",
    "                    self.data_type(\n",
    "                        binint=self.sim.inspect(self.acc_bank.get_output(i).name)\n",
    "                    )\n",
    "                )\n",
    "                for i in range(self.array_size)\n",
    "            ]\n",
    "            results.append(row)\n",
    "\n",
    "            if self.sim.inspect(self.acc_bank.read_done.name):\n",
    "                break\n",
    "\n",
    "        return np.array(results[-self.array_size :])\n",
    "\n",
    "    def get_all_tiles(self) -> np.ndarray:\n",
    "        \"\"\"Read all tile memories\n",
    "\n",
    "        Returns:\n",
    "            3D array of shape (num_tiles, array_size, array_size)\n",
    "        \"\"\"\n",
    "        if self.sim is None:\n",
    "            raise RuntimeError(\"Simulator not initialized. Call setup() first\")\n",
    "\n",
    "        mems = self.acc_bank.memory_banks\n",
    "        result = {}\n",
    "\n",
    "        # Initialize empty lists for each address\n",
    "        for addr in range(self.array_size * self.num_tiles):\n",
    "            result[addr] = []\n",
    "\n",
    "        # Collect memory contents\n",
    "        for mem in mems:\n",
    "            d = self.sim.inspect_mem(mem)\n",
    "            for addr in range(self.array_size * self.num_tiles):\n",
    "                result[addr].append(d.get(addr, 0))\n",
    "\n",
    "        # Convert to numpy array and reshape\n",
    "        tiles = [\n",
    "            [float(self.data_type(binint=x)) for x in tile] for tile in result.values()\n",
    "        ]\n",
    "        tiles = np.array(tiles)\n",
    "\n",
    "        # Reshape into tile matrices\n",
    "        result_3d = []\n",
    "        for i in range(self.num_tiles):\n",
    "            start_idx = i * self.array_size\n",
    "            end_idx = start_idx + self.array_size\n",
    "            result_3d.append(tiles[start_idx:end_idx])\n",
    "\n",
    "        return np.array(result_3d)\n",
    "\n",
    "    def print_state(self, message: Optional[str] = None):\n",
    "        \"\"\"Print current state of all tiles\"\"\"\n",
    "        if message:\n",
    "            print(f\"\\n{message}\")\n",
    "\n",
    "        tiles = self.get_all_tiles()\n",
    "        print(\"\\nTile States:\")\n",
    "        print(\"-\" * 50)\n",
    "        for i, tile in enumerate(tiles):\n",
    "            print(f\"Tile {i}:\")\n",
    "            print(np.array2string(tile, precision=2, suppress_small=True))\n",
    "        print(\"-\" * 50)\n",
    "```\n",
    "\n",
    "```python\n",
    "# buffer.py\n",
    "from dataclasses import dataclass\n",
    "from ..dtypes import *\n",
    "\n",
    "from typing import List, Type\n",
    "from pyrtl import (\n",
    "    MemBlock,\n",
    "    WireVector,\n",
    "    Register,\n",
    "    conditional_assignment,\n",
    "    otherwise,\n",
    "    chop,\n",
    ")\n",
    "\n",
    "\n",
    "@dataclass\n",
    "class BufferOutputs:\n",
    "    \"\"\"Container for buffer memory output wires.\n",
    "\n",
    "    Attributes:\n",
    "        datas_out: List of data output wires, one per array column\n",
    "        weights_out: List of weight output wires, one per array column\n",
    "        data_valid: Wire indicating valid data on datas_out\n",
    "        weight_valid: Wire indicating valid weights on weights_out\n",
    "    \"\"\"\n",
    "\n",
    "    datas_out: List[WireVector]\n",
    "    \"\"\"List of data output wires, one per array column\"\"\"\n",
    "    weights_out: List[WireVector]\n",
    "    \"\"\"List of weight output wires, one per array column\"\"\"\n",
    "    data_valid: WireVector\n",
    "    \"\"\"Wire indicating valid data on datas_out\"\"\"\n",
    "    weight_valid: WireVector\n",
    "    \"\"\"Wire indicating valid weights on weights_out\"\"\"\n",
    "\n",
    "\n",
    "class BufferMemory:\n",
    "    \"\"\"Dual-bank memory buffer for streaming data and weights to a systolic array.\n",
    "\n",
    "    This class implements a memory buffer with separate banks for both data and weights,\n",
    "    designed to feed a systolic array for matrix multiplication. It features:\n",
    "\n",
    "    - Dual memory banks for both data and weights enabling ping-pong buffering\n",
    "    - Configurable data widths for both data and weight values\n",
    "    - Controlled streaming of rows to systolic array\n",
    "    - Status signals for monitoring buffer operations\n",
    "\n",
    "    The buffer stores each row of the matrix as a single concatenated entry in memory,\n",
    "    with the bitwidth scaled by the array size. This enables efficient reading of full\n",
    "    rows during streaming operations.\n",
    "\n",
    "    Input Control Wires:\n",
    "        - data_start_in (1 bit): Initiates data streaming operation\n",
    "        - data_select_in (1 bit): Selects which data memory bank to read from (0 or 1)\n",
    "        - weight_start_in (1 bit): Initiates weight streaming operation\n",
    "        - weight_select_in (1 bit): Selects which weight memory bank to read from (0 or 1)\n",
    "\n",
    "    Output Status Wires:\n",
    "        - data_load_busy (1 bit): Indicates data streaming is in progress\n",
    "        - data_load_done (1 bit): Indicates data streaming has completed\n",
    "        - weight_load_busy (1 bit): Indicates weight streaming is in progress\n",
    "        - weight_load_done (1 bit): Indicates weight streaming has completed\n",
    "\n",
    "    Data Output Wires:\n",
    "        - datas_out: List of data output wires (data_type.bitwidth() each)\n",
    "        - weights_out: List of weight output wires (weight_type.bitwidth() each)\n",
    "\n",
    "    Usage Example:\n",
    "        buffer = BufferMemory(\n",
    "            array_size=4,\n",
    "            data_type=BF16,\n",
    "            weight_type=BF16\n",
    "        )\n",
    "\n",
    "        # Connect control signals\n",
    "        buffer.connect_inputs(\n",
    "            data_start=control.data_start,\n",
    "            data_select=control.data_select,\n",
    "            weight_start=control.weight_start,\n",
    "            weight_select=control.weight_select\n",
    "        )\n",
    "\n",
    "        # Access outputs\n",
    "        outputs = buffer.get_outputs()\n",
    "        systolic_array.connect_data_inputs(outputs.datas_out)\n",
    "        systolic_array.connect_weight_inputs(outputs.weights_out)\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self, array_size: int, data_type: Type[BaseFloat], weight_type: Type[BaseFloat]\n",
    "    ):\n",
    "        \"\"\"Initialize the buffer memory with specified dimensions and data types.\n",
    "\n",
    "        Args:\n",
    "            array_size: Size N of the NxN systolic array this buffer will feed.\n",
    "                       Determines the number of parallel output wires and memory organization.\n",
    "\n",
    "            data_type: Float data type for activation/data values (e.g., BF16, Float8).\n",
    "                      Determines the bitwidth of data storage and output wires.\n",
    "\n",
    "            weight_type: Float data type for weight values (e.g., BF16, Float8).\n",
    "                        Determines the bitwidth of weight storage and output wires.\n",
    "\n",
    "        Memory Organization:\n",
    "            - Each memory bank contains array_size entries\n",
    "            - Each entry stores one full row of the matrix\n",
    "            - Entry bitwidth = type.bitwidth() * array_size\n",
    "\n",
    "        The class automatically calculates:\n",
    "            - Address width based on array_size\n",
    "            - Memory entry width based on data types and array_size\n",
    "            - Required control register sizes\n",
    "        \"\"\"\n",
    "        # Configuration parameters\n",
    "        self.array_size = array_size\n",
    "        self.addr_width = (array_size - 1).bit_length()\n",
    "        self.d_width = data_type.bitwidth()\n",
    "        self.w_width = weight_type.bitwidth()\n",
    "        self.data_mem_width = self.d_width * array_size\n",
    "        self.weight_mem_width = self.w_width * array_size\n",
    "\n",
    "        # Memory Banks\n",
    "        self.data_mems = [\n",
    "            MemBlock(bitwidth=self.data_mem_width, addrwidth=self.addr_width)\n",
    "            for _ in range(2)\n",
    "        ]\n",
    "        self.weight_mems = [\n",
    "            MemBlock(bitwidth=self.weight_mem_width, addrwidth=self.addr_width)\n",
    "            for _ in range(2)\n",
    "        ]\n",
    "\n",
    "        # Control Inputs\n",
    "        self.data_start = WireVector(1)  # Start data streaming\n",
    "        self.data_bank = WireVector(1)  # Select data memory bank\n",
    "        self.weight_start = WireVector(1)  # Start weight streaming\n",
    "        self.weight_bank = WireVector(1)  # Select weight memory bank\n",
    "\n",
    "        # State Registers\n",
    "        self.data_active = Register(1)  # Data streaming in progress\n",
    "        self.data_addr = Register(self.addr_width)\n",
    "        self.weight_active = Register(1)  # Weight streaming in progress\n",
    "        self.weight_addr = Register(self.addr_width)\n",
    "\n",
    "        # Status Outputs\n",
    "        self.data_valid = WireVector(1)  # Data output is valid\n",
    "        self.weight_valid = WireVector(1)  # Weight output is valid\n",
    "\n",
    "        # Data Outputs\n",
    "        self.datas_out = [WireVector(self.d_width) for _ in range(array_size)]\n",
    "        self.weights_out = [WireVector(self.w_width) for _ in range(array_size)]\n",
    "\n",
    "        # Control Logic\n",
    "        self._implement_control_logic()\n",
    "\n",
    "    def _implement_control_logic(self):\n",
    "        \"\"\"Implement the control and datapath logic.\"\"\"\n",
    "        with conditional_assignment:\n",
    "            # Data streaming control\n",
    "            with self.data_start & ~self.data_active:\n",
    "                self.data_active.next |= 1\n",
    "                self.data_addr.next |= 0\n",
    "\n",
    "            with self.data_active:\n",
    "                # Generate valid signal\n",
    "                self.data_valid |= 1\n",
    "\n",
    "                # Stream data from selected memory bank\n",
    "                with self.data_bank == 0:\n",
    "                    for out, data in zip(\n",
    "                        self.datas_out,\n",
    "                        chop(\n",
    "                            self.data_mems[0][self.data_addr],\n",
    "                            *[self.d_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= data\n",
    "                with otherwise:\n",
    "                    for out, data in zip(\n",
    "                        self.datas_out,\n",
    "                        chop(\n",
    "                            self.data_mems[1][self.data_addr],\n",
    "                            *[self.d_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= data\n",
    "\n",
    "                # Address counter and completion logic\n",
    "                with self.data_addr == self.array_size - 1:\n",
    "                    self.data_active.next |= 0\n",
    "                with otherwise:\n",
    "                    self.data_addr.next |= self.data_addr + 1\n",
    "\n",
    "        with conditional_assignment:\n",
    "            # Weight streaming control (mirror of data control)\n",
    "            with self.weight_start & ~self.weight_active:\n",
    "                self.weight_active.next |= 1\n",
    "                self.weight_addr.next |= 0\n",
    "\n",
    "            with self.weight_active:\n",
    "                self.weight_valid |= 1\n",
    "\n",
    "                with self.weight_bank == 0:\n",
    "                    for out, weight in zip(\n",
    "                        self.weights_out,\n",
    "                        chop(\n",
    "                            self.weight_mems[0][self.weight_addr],\n",
    "                            *[self.w_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= weight\n",
    "                with otherwise:\n",
    "                    for out, weight in zip(\n",
    "                        self.weights_out,\n",
    "                        chop(\n",
    "                            self.weight_mems[1][self.weight_addr],\n",
    "                            *[self.w_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= weight\n",
    "\n",
    "                with self.weight_addr == self.array_size - 1:\n",
    "                    self.weight_active.next |= 0\n",
    "                with otherwise:\n",
    "                    self.weight_addr.next |= self.weight_addr + 1\n",
    "\n",
    "    def connect_inputs(self, data_start, data_bank, weight_start, weight_bank):\n",
    "        \"\"\"Connect control signals for the buffer memory.\n",
    "\n",
    "        Args:\n",
    "            data_start: Start signal for data streaming (1 bit)\n",
    "            data_bank: Data memory bank selection (1 bit)\n",
    "            weight_start: Start signal for weight streaming (1 bit)\n",
    "            weight_bank: Weight memory bank selection (1 bit)\n",
    "        \"\"\"\n",
    "        if data_start is not None:\n",
    "            assert len(data_start) == 1\n",
    "            self.data_start <<= data_start\n",
    "\n",
    "        if data_bank is not None:\n",
    "            assert len(data_bank) == 1\n",
    "            self.data_bank <<= data_bank\n",
    "\n",
    "        if weight_start is not None:\n",
    "            assert len(weight_start) == 1\n",
    "            self.weight_start <<= weight_start\n",
    "\n",
    "        if weight_bank is not None:\n",
    "            assert len(weight_bank) == 1\n",
    "            self.weight_bank <<= weight_bank\n",
    "\n",
    "    def get_outputs(self) -> BufferOutputs:\n",
    "        \"\"\"Get all output wires from the buffer memory.\n",
    "\n",
    "        Returns:\n",
    "            BufferOutputs containing:\n",
    "                - datas_out: List of data output wires [array_size]\n",
    "                - weights_out: List of weight output wires [array_size]\n",
    "                - data_valid: Indicates valid data on outputs\n",
    "                - weight_valid: Indicates valid weights on outputs\n",
    "\n",
    "        The valid signals should be used to enable downstream components:\n",
    "        - weight_valid connects to systolic array's weight_enable\n",
    "        - data_valid indicates when data values are ready to be consumed\n",
    "        \"\"\"\n",
    "        return BufferOutputs(\n",
    "            datas_out=self.datas_out,\n",
    "            weights_out=self.weights_out,\n",
    "            data_valid=self.data_valid,\n",
    "            weight_valid=self.weight_valid,\n",
    "        )\n",
    "\n",
    "\n",
    "from dataclasses import dataclass\n",
    "from ..dtypes import *\n",
    "\n",
    "from typing import List, Type\n",
    "from pyrtl import (\n",
    "    MemBlock,\n",
    "    WireVector,\n",
    "    Register,\n",
    "    conditional_assignment,\n",
    "    otherwise,\n",
    "    chop,\n",
    ")\n",
    "\n",
    "\n",
    "@dataclass\n",
    "class BufferOutputs:\n",
    "    \"\"\"Container for buffer memory output wires.\n",
    "\n",
    "    Attributes:\n",
    "        datas_out: List of data output wires, one per array column\n",
    "        weights_out: List of weight output wires, one per array column\n",
    "        data_valid: Wire indicating valid data on datas_out\n",
    "        weight_valid: Wire indicating valid weights on weights_out\n",
    "    \"\"\"\n",
    "\n",
    "    datas_out: List[WireVector]\n",
    "    \"\"\"List of data output wires, one per array column\"\"\"\n",
    "    weights_out: List[WireVector]\n",
    "    \"\"\"List of weight output wires, one per array column\"\"\"\n",
    "    data_valid: WireVector\n",
    "    \"\"\"Wire indicating valid data on datas_out\"\"\"\n",
    "    weight_valid: WireVector\n",
    "    \"\"\"Wire indicating valid weights on weights_out\"\"\"\n",
    "\n",
    "\n",
    "class BufferMemory:\n",
    "    \"\"\"Dual-bank memory buffer for streaming data and weights to a systolic array.\n",
    "\n",
    "    This class implements a memory buffer with separate banks for both data and weights,\n",
    "    designed to feed a systolic array for matrix multiplication. It features:\n",
    "\n",
    "    - Dual memory banks for both data and weights enabling ping-pong buffering\n",
    "    - Configurable data widths for both data and weight values\n",
    "    - Controlled streaming of rows to systolic array\n",
    "    - Status signals for monitoring buffer operations\n",
    "\n",
    "    The buffer stores each row of the matrix as a single concatenated entry in memory,\n",
    "    with the bitwidth scaled by the array size. This enables efficient reading of full\n",
    "    rows during streaming operations.\n",
    "\n",
    "    Input Control Wires:\n",
    "        - data_start_in (1 bit): Initiates data streaming operation\n",
    "        - data_select_in (1 bit): Selects which data memory bank to read from (0 or 1)\n",
    "        - weight_start_in (1 bit): Initiates weight streaming operation\n",
    "        - weight_select_in (1 bit): Selects which weight memory bank to read from (0 or 1)\n",
    "\n",
    "    Output Status Wires:\n",
    "        - data_load_busy (1 bit): Indicates data streaming is in progress\n",
    "        - data_load_done (1 bit): Indicates data streaming has completed\n",
    "        - weight_load_busy (1 bit): Indicates weight streaming is in progress\n",
    "        - weight_load_done (1 bit): Indicates weight streaming has completed\n",
    "\n",
    "    Data Output Wires:\n",
    "        - datas_out: List of data output wires (data_type.bitwidth() each)\n",
    "        - weights_out: List of weight output wires (weight_type.bitwidth() each)\n",
    "\n",
    "    Usage Example:\n",
    "        buffer = BufferMemory(\n",
    "            array_size=4,\n",
    "            data_type=BF16,\n",
    "            weight_type=BF16\n",
    "        )\n",
    "\n",
    "        # Connect control signals\n",
    "        buffer.connect_inputs(\n",
    "            data_start=control.data_start,\n",
    "            data_select=control.data_select,\n",
    "            weight_start=control.weight_start,\n",
    "            weight_select=control.weight_select\n",
    "        )\n",
    "\n",
    "        # Access outputs\n",
    "        outputs = buffer.get_outputs()\n",
    "        systolic_array.connect_data_inputs(outputs.datas_out)\n",
    "        systolic_array.connect_weight_inputs(outputs.weights_out)\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(\n",
    "        self, array_size: int, data_type: Type[BaseFloat], weight_type: Type[BaseFloat]\n",
    "    ):\n",
    "        \"\"\"Initialize the buffer memory with specified dimensions and data types.\n",
    "\n",
    "        Args:\n",
    "            array_size: Size N of the NxN systolic array this buffer will feed.\n",
    "                       Determines the number of parallel output wires and memory organization.\n",
    "\n",
    "            data_type: Float data type for activation/data values (e.g., BF16, Float8).\n",
    "                      Determines the bitwidth of data storage and output wires.\n",
    "\n",
    "            weight_type: Float data type for weight values (e.g., BF16, Float8).\n",
    "                        Determines the bitwidth of weight storage and output wires.\n",
    "\n",
    "        Memory Organization:\n",
    "            - Each memory bank contains array_size entries\n",
    "            - Each entry stores one full row of the matrix\n",
    "            - Entry bitwidth = type.bitwidth() * array_size\n",
    "\n",
    "        The class automatically calculates:\n",
    "            - Address width based on array_size\n",
    "            - Memory entry width based on data types and array_size\n",
    "            - Required control register sizes\n",
    "        \"\"\"\n",
    "        # Configuration parameters\n",
    "        self.array_size = array_size\n",
    "        self.addr_width = (array_size - 1).bit_length()\n",
    "        self.d_width = data_type.bitwidth()\n",
    "        self.w_width = weight_type.bitwidth()\n",
    "        self.data_mem_width = self.d_width * array_size\n",
    "        self.weight_mem_width = self.w_width * array_size\n",
    "\n",
    "        # Memory Banks\n",
    "        self.data_mems = [\n",
    "            MemBlock(bitwidth=self.data_mem_width, addrwidth=self.addr_width)\n",
    "            for _ in range(2)\n",
    "        ]\n",
    "        self.weight_mems = [\n",
    "            MemBlock(bitwidth=self.weight_mem_width, addrwidth=self.addr_width)\n",
    "            for _ in range(2)\n",
    "        ]\n",
    "\n",
    "        # Control Inputs\n",
    "        self.data_start = WireVector(1)  # Start data streaming\n",
    "        self.data_bank = WireVector(1)  # Select data memory bank\n",
    "        self.weight_start = WireVector(1)  # Start weight streaming\n",
    "        self.weight_bank = WireVector(1)  # Select weight memory bank\n",
    "\n",
    "        # State Registers\n",
    "        self.data_active = Register(1)  # Data streaming in progress\n",
    "        self.data_addr = Register(self.addr_width)\n",
    "        self.weight_active = Register(1)  # Weight streaming in progress\n",
    "        self.weight_addr = Register(self.addr_width)\n",
    "\n",
    "        # Status Outputs\n",
    "        self.data_valid = WireVector(1)  # Data output is valid\n",
    "        self.weight_valid = WireVector(1)  # Weight output is valid\n",
    "\n",
    "        # Data Outputs\n",
    "        self.datas_out = [WireVector(self.d_width) for _ in range(array_size)]\n",
    "        self.weights_out = [WireVector(self.w_width) for _ in range(array_size)]\n",
    "\n",
    "        # Control Logic\n",
    "        self._implement_control_logic()\n",
    "\n",
    "    def _implement_control_logic(self):\n",
    "        \"\"\"Implement the control and datapath logic.\"\"\"\n",
    "        with conditional_assignment:\n",
    "            # Data streaming control\n",
    "            with self.data_start & ~self.data_active:\n",
    "                self.data_active.next |= 1\n",
    "                self.data_addr.next |= 0\n",
    "\n",
    "            with self.data_active:\n",
    "                # Generate valid signal\n",
    "                self.data_valid |= 1\n",
    "\n",
    "                # Stream data from selected memory bank\n",
    "                with self.data_bank == 0:\n",
    "                    for out, data in zip(\n",
    "                        self.datas_out,\n",
    "                        chop(\n",
    "                            self.data_mems[0][self.data_addr],\n",
    "                            *[self.d_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= data\n",
    "                with otherwise:\n",
    "                    for out, data in zip(\n",
    "                        self.datas_out,\n",
    "                        chop(\n",
    "                            self.data_mems[1][self.data_addr],\n",
    "                            *[self.d_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= data\n",
    "\n",
    "                # Address counter and completion logic\n",
    "                with self.data_addr == self.array_size - 1:\n",
    "                    self.data_active.next |= 0\n",
    "                with otherwise:\n",
    "                    self.data_addr.next |= self.data_addr + 1\n",
    "\n",
    "        with conditional_assignment:\n",
    "            # Weight streaming control (mirror of data control)\n",
    "            with self.weight_start & ~self.weight_active:\n",
    "                self.weight_active.next |= 1\n",
    "                self.weight_addr.next |= 0\n",
    "\n",
    "            with self.weight_active:\n",
    "                self.weight_valid |= 1\n",
    "\n",
    "                with self.weight_bank == 0:\n",
    "                    for out, weight in zip(\n",
    "                        self.weights_out,\n",
    "                        chop(\n",
    "                            self.weight_mems[0][self.weight_addr],\n",
    "                            *[self.w_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= weight\n",
    "                with otherwise:\n",
    "                    for out, weight in zip(\n",
    "                        self.weights_out,\n",
    "                        chop(\n",
    "                            self.weight_mems[1][self.weight_addr],\n",
    "                            *[self.w_width] * self.array_size,\n",
    "                        ),\n",
    "                    ):\n",
    "                        out |= weight\n",
    "\n",
    "                with self.weight_addr == self.array_size - 1:\n",
    "                    self.weight_active.next |= 0\n",
    "                with otherwise:\n",
    "                    self.weight_addr.next |= self.weight_addr + 1\n",
    "\n",
    "    def connect_inputs(self, data_start, data_bank, weight_start, weight_bank):\n",
    "        \"\"\"Connect control signals for the buffer memory.\n",
    "\n",
    "        Args:\n",
    "            data_start: Start signal for data streaming (1 bit)\n",
    "            data_bank: Data memory bank selection (1 bit)\n",
    "            weight_start: Start signal for weight streaming (1 bit)\n",
    "            weight_bank: Weight memory bank selection (1 bit)\n",
    "        \"\"\"\n",
    "        if data_start is not None:\n",
    "            assert len(data_start) == 1\n",
    "            self.data_start <<= data_start\n",
    "\n",
    "        if data_bank is not None:\n",
    "            assert len(data_bank) == 1\n",
    "            self.data_bank <<= data_bank\n",
    "\n",
    "        if weight_start is not None:\n",
    "            assert len(weight_start) == 1\n",
    "            self.weight_start <<= weight_start\n",
    "\n",
    "        if weight_bank is not None:\n",
    "            assert len(weight_bank) == 1\n",
    "            self.weight_bank <<= weight_bank\n",
    "\n",
    "    def get_outputs(self) -> BufferOutputs:\n",
    "        \"\"\"Get all output wires from the buffer memory.\n",
    "\n",
    "        Returns:\n",
    "            BufferOutputs containing:\n",
    "                - datas_out: List of data output wires [array_size]\n",
    "                - weights_out: List of weight output wires [array_size]\n",
    "                - data_valid: Indicates valid data on outputs\n",
    "                - weight_valid: Indicates valid weights on outputs\n",
    "\n",
    "        The valid signals should be used to enable downstream components:\n",
    "        - weight_valid connects to systolic array's weight_enable\n",
    "        - data_valid indicates when data values are ready to be consumed\n",
    "        \"\"\"\n",
    "        return BufferOutputs(\n",
    "            datas_out=self.datas_out,\n",
    "            weights_out=self.weights_out,\n",
    "            data_valid=self.data_valid,\n",
    "            weight_valid=self.weight_valid,\n",
    "        )\n",
    "```\n",
    "\n",
    "```python\n",
    "# matrix_engine.py\n",
    "@dataclass\n",
    "class AcceleratorConfig:\n",
    "    \"\"\"Configuration class for a systolic array accelerator.\n",
    "\n",
    "    This class defines the parameters and specifications for a systolic array\n",
    "    accelerator including array dimensions, data types, arithmetic operations,\n",
    "    and memory configuration.\n",
    "    \"\"\"\n",
    "\n",
    "    array_size: int\n",
    "    \"\"\"Dimension of systolic array (always square)\"\"\"\n",
    "\n",
    "    data_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format of input data to systolic array\"\"\"\n",
    "\n",
    "    weight_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format of weight inputs\"\"\"\n",
    "\n",
    "    accum_type: Type[BaseFloat]\n",
    "    \"\"\"Floating point format to accumulate values in\"\"\"\n",
    "\n",
    "    pe_adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate adder hardware for the processing elements\"\"\"\n",
    "\n",
    "    accum_adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate adder hardware for the accumulator buffer\"\"\"\n",
    "\n",
    "    pe_multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector]\n",
    "    \"\"\"Function to generate multiplier hardware for the processing elements\"\"\"\n",
    "\n",
    "    pipeline: bool\n",
    "    \"\"\"Whether to add a pipeline stage in processing elements between multiplier and adder\"\"\"\n",
    "\n",
    "    accumulator_tiles: int\n",
    "    \"\"\"Number of tiles in the accumulator memory, each tile is equal to the size of the systolic array\"\"\"\n",
    "\n",
    "    @property\n",
    "    def accum_addr_width(self):\n",
    "        \"\"\"Get the width of the accumulator address bus in bits\"\"\"\n",
    "        return (self.accumulator_tiles - 1).bit_length()\n",
    "    \n",
    "\n",
    "class MatrixEngine:\n",
    "    \"\"\"Hardware implementation of the matrix engine accelerator\"\"\"\n",
    "    \n",
    "    def __init__(self, config: AcceleratorConfig):\n",
    "        \"\"\"Initialize matrix engine hardware with given configuration\n",
    "        \n",
    "        Args:\n",
    "            config: Configuration parameters for the accelerator\n",
    "        \"\"\"\n",
    "        self.config = config\n",
    "        \n",
    "        # Create input control signals\n",
    "        self.data_start = Input(1, \"data_start\")\n",
    "        self.data_bank = Input(1, \"data_bank\") \n",
    "        self.weight_start = Input(1, \"weight_start\")\n",
    "        self.weight_bank = Input(1, \"weight_bank\")\n",
    "        \n",
    "        self.accum_start = Input(1, \"accum_start\")\n",
    "        self.accum_tile_addr = Input(config.accum_addr_width, \"accum_tile_addr\")\n",
    "        self.accum_mode = Input(1, \"accum_mode\")\n",
    "        \n",
    "        self.accum_read_start = Input(1, \"accum_read_start\")\n",
    "        self.accum_read_tile_addr = Input(config.accum_addr_width, \"accum_read_tile_addr\")\n",
    "        \n",
    "        # Initialize hardware components\n",
    "        self.buffer = BufferMemory(\n",
    "            array_size=config.array_size,\n",
    "            data_type=config.data_type,\n",
    "            weight_type=config.weight_type\n",
    "        )\n",
    "        \n",
    "        self.systolic_array = SystolicArrayDiP(\n",
    "            size=config.array_size,\n",
    "            data_type=config.data_type,\n",
    "            accum_type=config.accum_type,\n",
    "            multiplier=config.pe_multiplier,\n",
    "            adder=config.pe_adder,\n",
    "            pipeline=config.pipeline\n",
    "        )\n",
    "        \n",
    "        self.accumulator = AccumulatorMemoryBank(\n",
    "            tile_addr_width=config.accum_addr_width,\n",
    "            array_size=config.array_size,\n",
    "            data_type=config.accum_type,\n",
    "            adder=config.accum_adder\n",
    "        )\n",
    "        \n",
    "        # Connect components\n",
    "        self._connect_components()\n",
    "    \n",
    "    def _connect_components(self):\n",
    "        \"\"\"Connect all hardware components together\"\"\"\n",
    "        # Connect buffer control signals\n",
    "        self.buffer.connect_inputs(\n",
    "            data_start=self.data_start,\n",
    "            data_bank=self.data_bank,\n",
    "            weight_start=self.weight_start,\n",
    "            weight_bank=self.weight_bank\n",
    "        )\n",
    "        \n",
    "        # Get buffer outputs\n",
    "        buffer_outputs = self.buffer.get_outputs()\n",
    "        \n",
    "        # Connect systolic array to buffer\n",
    "        self.systolic_array.connect_inputs(\n",
    "            weight_enable=buffer_outputs.weight_valid,\n",
    "            weight_inputs=buffer_outputs.weights_out,\n",
    "            data_inputs=buffer_outputs.datas_out,\n",
    "            enable_input=buffer_outputs.data_valid\n",
    "        )\n",
    "        \n",
    "        # Connect accumulator\n",
    "        self.accumulator.connect_inputs(\n",
    "            data_in=self.systolic_array.results_out,\n",
    "            write_start=self.accum_start,\n",
    "            write_tile_addr=self.accum_tile_addr,\n",
    "            write_mode=self.accum_mode,\n",
    "            write_valid=self.systolic_array.control_out,\n",
    "            read_start=self.accum_read_start,\n",
    "            read_tile_addr=self.accum_read_tile_addr\n",
    "        )\n",
    "```\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Instructions"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "I am now combining all of these components together to construct the full accelerator matrix engine. You can see how I tie all the inputs and outputs together above, as well as the simulation handler classes for all of the individual hardware modules. I would like you to help me design a matrix engine simulation class that exposes methods for performing various actions on the hardware, this should include load weights to a buffer tile, load activations to buffer, matrix multiply (should take inputs data tile num, weight tile num, accumulate mode, and accumulator tile). You should also provide helper methods to inspect the important values stored in the simulation at each step and keep track of the history throughout the simulation. For the matrix engine class itself (not simulation) that constructs the hardware, we should initialize it using a single parameter called accelerator config which is also shown above. \n",
    "\n",
    "Use the code examples to build these two classes, be sure to be completely thorough with your simulation implementation and define all the required methods described here. \n",
    "\n",
    "All inspect functions should NOT step the simulation ever, only read values, never interact with the simulation. Reading the accumulator tile and inspecting the accumulator memory are two different things. You should provide separate methods for each, and each method that interacts with the simulation should generally avoid calling other methods that interact with the simulation.\n",
    "\n",
    "Please define these inspect methods for the matrix engine class, they should accept the pyrtl simulation as an argument and use that to inspect memories, weights, registers, etc. This will keep the simulation class more lightweight.\n",
    "\n",
    "You should design these methods, and the simulation class, so that it makes tracking values over the course of a simulation easy which will help with debugging anything that breaks. Additionally, the load weights method of the sim class should call the permutate weight matrix util function before loading weights into the buffer memory in simulation. This is due to how the systolic array dataflow works internally. \n",
    "\n",
    "Additionally, the matrix engine class should not create Input wires on initialization, it should create unnamed normal wirevectors. Do NOT add a name to these wires, those are only for Input and Output wires, naming the regular wirevectors might cause duplicate naming issues. Since there are a lot of wires to manage here, what you should do is create a helper method called connect inputs similar to the one in the systolic array class, each wire should have a docstring for its respective input parameter. You should then make a utility method called create_sim_inputs or something similar that calls the connect inputs method and passes Input() wires with appropriate names. This method doesn't have to return anything if you dont want, but it could be useful to return the names of the wires created for use in the simulation. You could return nothing, a list/tuple of names, or a dict with names as keys and 0 for values. \n",
    "\n",
    "If you want to refactor anything else about the matrix engine class to make it work better or optimize it, feel free to do so if it will help in your implementation of the simulation class.\n",
    "\n",
    "I should also mention that the weight/data loading functions of the simulation should not actually step the simulation, we are going to directly modify the values stored in the simulation \n",
    "\n",
    "\n",
    "Here is a high level specification to help you design the matrix engine additional methods and simulation class:\n",
    "\n",
    "```markdown\n",
    "## Matrix Engine Simulator Specification\n",
    "\n",
    "## Overview\n",
    "The MatrixEngineSimulator class provides a high-level interface for simulating a systolic array-based matrix multiplication accelerator. It manages the simulation of three main hardware components: buffer memory, systolic array, and accumulator memory bank.\n",
    "\n",
    "## Key Requirements\n",
    "1. Initialize with an AcceleratorConfig object that defines hardware parameters\n",
    "2. Provide methods to load and manipulate data without directly exposing hardware signals\n",
    "3. Record simulation history for debugging and analysis\n",
    "4. Separate simulation control from state inspection\n",
    "5. Use inspection methods defined in the MatrixEngine class\n",
    "\n",
    "## Core Functionality\n",
    "\n",
    "### Initialization\n",
    "- Accept AcceleratorConfig parameter\n",
    "- Create MatrixEngine instance\n",
    "- Initialize PyRTL simulation\n",
    "- Set up history tracking\n",
    "\n",
    "### Data Loading Operations\n",
    "1. `load_weights(weights: np.ndarray, bank: int)`\n",
    "   - Load weight matrix into specified buffer bank (0 or 1)\n",
    "   - Validate matrix dimensions match array size\n",
    "   - Convert floating-point values to binary representation\n",
    "   - Handle memory bank loading\n",
    "\n",
    "2. `load_activations(activations: np.ndarray, bank: int)`\n",
    "   - Load activation matrix into specified buffer bank (0 or 1)\n",
    "   - Validate matrix dimensions match array size\n",
    "   - Convert floating-point values to binary representation\n",
    "   - Handle memory bank loading\n",
    "\n",
    "### Computation Operations\n",
    "1. `matrix_multiply(data_tile: int, weight_tile: int, accum_tile: int, accumulate: bool)`\n",
    "   - Initiate matrix multiplication using specified tiles\n",
    "   - Control data streaming from buffer banks\n",
    "   - Manage accumulator writing\n",
    "   - Handle proper timing for systolic array operation\n",
    "\n",
    "2. `read_accumulator_tile(tile: int)`\n",
    "   - Initiate read operation for specified accumulator tile\n",
    "   - Handle timing for accumulator read sequence\n",
    "\n",
    "### Simulation Control\n",
    "1. `_step(inputs: dict = None)`\n",
    "   - Advance simulation by one cycle\n",
    "   - Apply input signals\n",
    "   - Record simulation state\n",
    "   - Use MatrixEngine inspection methods to capture state\n",
    "\n",
    "2. `_get_default_inputs(updates: dict = {})`\n",
    "   - Provide default values for all control signals\n",
    "   - Allow selective updates of signals\n",
    "\n",
    "### State Management\n",
    "1. `SimulationState` dataclass to capture:\n",
    "   - Current simulation step\n",
    "   - Active input signals\n",
    "   - Buffer memory state\n",
    "   - Systolic array state\n",
    "   - Accumulator memory state\n",
    "\n",
    "2. History tracking:\n",
    "   - Maintain list of SimulationState objects\n",
    "   - Allow access to previous states\n",
    "   - Support debugging and analysis\n",
    "\n",
    "### Utility Methods\n",
    "1. `_convert_to_binary(matrix: np.ndarray, dtype: Type[BaseFloat])`\n",
    "   - Convert floating-point matrices to binary representation\n",
    "   - Handle proper number format conversion\n",
    "\n",
    "2. `print_state(step: int = -1)`\n",
    "   - Display formatted simulation state\n",
    "   - Support viewing historical states\n",
    "\n",
    "## MatrixEngine Inspection Methods\n",
    "The following inspection methods should be defined in the MatrixEngine class:\n",
    "\n",
    "1. `inspect_buffer_state(sim: Simulation)`\n",
    "   - Read buffer memory contents\n",
    "   - Return data and weight bank states\n",
    "\n",
    "2. `inspect_systolic_array_state(sim: Simulation)`\n",
    "   - Read weights matrix\n",
    "   - Read data matrix\n",
    "   - Read accumulator values\n",
    "   - Read output values\n",
    "\n",
    "3. `inspect_accumulator_state(sim: Simulation)`\n",
    "   - Read all accumulator tile contents\n",
    "   - Return formatted tile data\n",
    "\n",
    "4. `get_accumulator_outputs(sim: Simulation)`\n",
    "   - Read current values on accumulator output ports\n",
    "\n",
    "## Usage Pattern\n",
    "```python\n",
    "# Initialize\n",
    "sim = MatrixEngineSimulator(config)\n",
    "\n",
    "# Load data\n",
    "sim.load_weights(weights, bank=0)\n",
    "sim.load_activations(activations, bank=0)\n",
    "\n",
    "# Perform computation\n",
    "sim.matrix_multiply(data_tile=0, weight_tile=0, accum_tile=0)\n",
    "sim.read_accumulator_tile(0)\n",
    "\n",
    "# Access results using engine inspection methods\n",
    "results = sim.engine.get_accumulator_outputs(sim.sim)\n",
    "\n",
    "# Debug/analyze\n",
    "sim.print_state()\n",
    "```\n",
    "\n",
    "## Key Design Principles\n",
    "1. Clear separation between simulation control and state inspection\n",
    "2. No recursive simulation steps in inspection methods\n",
    "3. Proper validation of inputs and configurations\n",
    "4. Comprehensive state tracking for debugging\n",
    "5. Clean interface hiding hardware complexity\n",
    "6. Reusable inspection methods in MatrixEngine class\n",
    "\n",
    "This specification provides a framework for implementing a clean, maintainable simulator that properly manages hardware simulation while providing useful debugging and analysis capabilities.\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "from hardware_accelerators.simulation import TiledMatrixEngineSimulator\n",
    "import hardware_accelerators"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Original Weights:\n",
      "[[1. 0. 0. 0.]\n",
      " [0. 1. 0. 0.]\n",
      " [0. 0. 1. 0.]\n",
      " [0. 0. 0. 1.]]\n",
      "Original Activations:\n",
      "[[ 0.55018066 -0.5175061   0.24944585  0.16355582]\n",
      " [ 1.94820671  0.41952214 -0.26568817  0.45657394]\n",
      " [ 0.70380903 -0.05924119 -0.92877048  1.52801445]\n",
      " [ 2.18712271  1.69032911 -0.73782007 -0.69169502]]\n",
      "\n",
      "Weights:\n",
      "[[[1. 1. 1. 1.]\n",
      "  [0. 0. 0. 0.]\n",
      "  [0. 0. 0. 0.]\n",
      "  [0. 0. 0. 0.]]\n",
      "\n",
      " [[0. 0. 0. 0.]\n",
      "  [0. 0. 0. 0.]\n",
      "  [0. 0. 0. 0.]\n",
      "  [0. 0. 0. 0.]]]\n",
      "Activations:\n",
      "[[[ 0.546875   -0.515625    0.24902344  0.16308594]\n",
      "  [ 1.9453125   0.41796875 -0.265625    0.45507812]\n",
      "  [ 0.703125   -0.05908203 -0.92578125  1.5234375 ]\n",
      "  [ 2.171875    1.6875     -0.734375   -0.69140625]]\n",
      "\n",
      " [[ 0.          0.          0.          0.        ]\n",
      "  [ 0.          0.          0.          0.        ]\n",
      "  [ 0.          0.          0.          0.        ]\n",
      "  [ 0.          0.          0.          0.        ]]]\n"
     ]
    }
   ],
   "source": [
    "# Initialize with accelerator configuration\n",
    "config = hardware_accelerators.rtllib.TiledAcceleratorConfig(\n",
    "    array_size=4,\n",
    "    data_type=BF16,\n",
    "    weight_type=BF16,\n",
    "    accum_type=BF16,\n",
    "    pe_adder=float_adder,\n",
    "    accum_adder=float_adder,\n",
    "    pe_multiplier=lmul_fast,\n",
    "    pipeline=True,\n",
    "    accumulator_tiles=8,\n",
    ")\n",
    "\n",
    "set_debug_mode(False)\n",
    "\n",
    "sim = TiledMatrixEngineSimulator(config)\n",
    "\n",
    "# Load data\n",
    "weights = np.identity(config.array_size)\n",
    "activations = np.random.randn(config.array_size, config.array_size)\n",
    "print(f\"Original Weights:\\n{weights}\")\n",
    "print(f\"Original Activations:\\n{activations}\\n\")\n",
    "\n",
    "sim.load_weights(weights, bank=0)\n",
    "sim.load_activations(activations, bank=0)\n",
    "\n",
    "print(f\"Weights:\\n{sim.weight_banks}\")\n",
    "print(f\"Activations:\\n{sim.data_banks}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Result:\n",
      " [[ 2.296875    1.75       -0.765625   -0.72265625]\n",
      " [ 0.734375   -0.06103516 -0.95703125  1.5859375 ]\n",
      " [ 2.015625    0.43359375 -0.28125     0.47070312]\n",
      " [ 0.578125   -0.546875    0.26367188  0.17089844]]\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 0\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 1\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 1\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 1\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 2\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 1\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 3\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 1\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 1\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 4\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 1\n",
      "  enable: 1\n",
      "  weights: [1. 1. 1. 1.]\n",
      "  data: [ 2.1719  1.6875 -0.7344 -0.6914]\n",
      "\n",
      "Weights Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [1, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 5\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 1\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 2.1719  1.6875 -0.7344 -0.6914]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [1, [1, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [1, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 6\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 1\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [ 1.9453  0.418  -0.2656  0.4551]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 1.6875 -0.7344 -0.6914  2.1719]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Accumulators:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [1, [1, 1, 0]], 'accum_controls': [1, 0, 0, 0], 'control_out': 0, 'mul_controls': [1, 1, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 7\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 1\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [ 0.5469 -0.5156  0.249   0.1631]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 1.9453  0.418  -0.2656  0.4551]\n",
      " [-0.0591 -0.9258  1.5234  0.7031]\n",
      " [-0.7344 -0.6914  2.1719  1.6875]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [1, [1, 1, 1]], 'accum_controls': [1, 1, 0, 0], 'control_out': 0, 'mul_controls': [1, 1, 1, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 8\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 0.418  -0.2656  0.4551  1.9453]\n",
      " [-0.9258  1.5234  0.7031 -0.0591]\n",
      " [-0.6914  2.1719  1.6875 -0.7344]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [1, 1, 1]], 'accum_controls': [1, 1, 1, 0], 'control_out': 0, 'mul_controls': [1, 1, 1, 1]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 9\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 1\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [-0.2656  0.4551  1.9453  0.418 ]\n",
      " [ 1.5234  0.7031 -0.0591 -0.9258]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 1, 1]], 'accum_controls': [1, 1, 1, 1], 'control_out': 0, 'mul_controls': [0, 1, 1, 1]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 10\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.4551  1.9453  0.418  -0.2656]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.2969  1.75   -0.7656 -0.7227]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 1]], 'accum_controls': [0, 1, 1, 1], 'control_out': 1, 'mul_controls': [0, 0, 1, 1]}\n",
      "\n",
      "Outputs:\n",
      "[ 2.2969  1.75   -0.7656 -0.7227]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 11\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 1, 1], 'control_out': 1, 'mul_controls': [0, 0, 0, 1]}\n",
      "\n",
      "Outputs:\n",
      "[ 0.7344 -0.061  -0.957   1.5859]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 0.      0.      0.      0.    ]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 12\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 1], 'control_out': 1, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[ 2.0156  0.4336 -0.2812  0.4707]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.      0.      0.      0.    ]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 13\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 1, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[ 0.5781 -0.5469  0.2637  0.1709]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 14\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 1\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[0. 0. 0. 0.]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 15\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[ 2.2969  1.75   -0.7656 -0.7227]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 16\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[ 0.7344 -0.061  -0.957   1.5859]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 17\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[ 2.0156  0.4336 -0.2812  0.4707]\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "================================================================================\n",
      "Simulation Step 18\n",
      "================================================================================\n",
      "\n",
      "Input Signals:\n",
      "--------------------------------------------------------------------------------\n",
      "  data_start: 0\n",
      "  data_bank: 0\n",
      "  weight_start: 0\n",
      "  weight_bank: 0\n",
      "  accum_start: 0\n",
      "  accum_tile_addr: 0\n",
      "  accum_mode: 0\n",
      "  accum_read_start: 0\n",
      "  accum_read_tile_addr: 0\n",
      "\n",
      "Buffer Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Data Bank 0:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [ 1.9453  0.418  -0.2656  0.4551]\n",
      " [ 0.7031 -0.0591 -0.9258  1.5234]\n",
      " [ 2.1719  1.6875 -0.7344 -0.6914]]\n",
      "Data Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 0:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Weight Bank 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Systolic Array State:\n",
      "--------------------------------------------------------------------------------\n",
      "\n",
      "Inputs:\n",
      "  w_en: 0\n",
      "  enable: 0\n",
      "  weights: [0. 0. 0. 0.]\n",
      "  data: [0. 0. 0. 0.]\n",
      "\n",
      "Weights Matrix:\n",
      "[[1. 1. 1. 1.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Data Matrix:\n",
      "[[ 0.5469 -0.5156  0.249   0.1631]\n",
      " [-0.5156  0.249   0.1631  0.5469]\n",
      " [ 0.249   0.1631  0.5469 -0.5156]\n",
      " [ 0.1631  0.5469 -0.5156  0.249 ]]\n",
      "\n",
      "Accumulators:\n",
      "[[ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "\n",
      "Control Registers:\n",
      "{'data_controls': [0, [0, 0, 0]], 'accum_controls': [0, 0, 0, 0], 'control_out': 0, 'mul_controls': [0, 0, 0, 0]}\n",
      "\n",
      "Outputs:\n",
      "[0. 0. 0. 0.]\n",
      "----------------------------------------\n",
      "\n",
      "\n",
      "Accumulator Memory State:\n",
      "--------------------------------------------------------------------------------\n",
      "Tile States:\n",
      "Tile 0:\n",
      "[[ 2.2969  1.75   -0.7656 -0.7227]\n",
      " [ 0.7344 -0.061  -0.957   1.5859]\n",
      " [ 2.0156  0.4336 -0.2812  0.4707]\n",
      " [ 0.5781 -0.5469  0.2637  0.1709]]\n",
      "Tile 1:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 2:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 3:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 4:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 5:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 6:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "Tile 7:\n",
      "[[0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]\n",
      " [0. 0. 0. 0.]]\n",
      "\n",
      "Accumulator Output Ports:\n",
      "[ 0.5781 -0.5469  0.2637  0.1709]\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Perform computation\n",
    "sim.matmul(data_bank=0, weight_bank=0, accum_tile=0, accumulate=False)\n",
    "# Read results\n",
    "result = sim.read_accumulator_tile(0)\n",
    "print(\"Result:\\n\", result)\n",
    "\n",
    "# Debug\n",
    "sim.print_history()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "256"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "2**8"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
