<record>
  <datafield tag="024" ind1="7" ind2=" ">
    <subfield code="a">10.1016/j.nima.2017.02.053</subfield>
    <subfield code="2">DOI</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Chen, Yuan-Ho</subfield>
    <subfield code="v">Department of Electronic Engineering, Chang Gung University, Tao-Yuan, 333, Taiwan</subfield>
    <subfield code="v">Department of Radiation Oncology, Chang Gung Memorial Hospital, Tao-Yuan, 333, Taiwan</subfield>
    <subfield code="v">Center for Reliability Sciences and Technologies, Chang Gung University, Tao-Yuan, 333, Taiwan</subfield>
    <subfield code="m">chenyh@mail.cgu.edu.tw</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">A counting-weighted calibration method for a field-programmable-gate-array-based time-to-digital converter</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2017-05-11</subfield>
    <subfield code="t">published</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">3</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">In this work, we propose a counting-weighted calibration method for field-programmable-gate-array (FPGA)-based time-to-digital converter (TDC) to provide non-linearity calibration for use in positron emission tomography (PET) scanners. To deal with the non-linearity in FPGA, we developed a counting-weighted delay line (CWD) to count the delay time of the delay cells in the TDC in order to reduce the differential non-linearity (DNL) values based on code density counts. The performance of the proposed CWD-TDC with regard to linearity far exceeds that of TDC with a traditional tapped delay line (TDL) architecture, without the need for nonlinearity calibration. When implemented in a Xilinx Vertix-5 FPGA device, the proposed CWD-TDC achieved time resolution of 60 ps with integral non-linearity (INL) and DNL of [−0.54, 0.24] and [−0.66, 0.65] least-significant-bit (LSB), respectively. This is a clear indication of the suitability of the proposed FPGA-based CWD-TDC for use in PET scanners.</subfield>
    <subfield code="9">Elsevier</subfield>
  </datafield>
  <datafield tag="542" ind1=" " ind2=" ">
    <subfield code="f">Elsevier B.V.</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Field-programmable gate array (FPGA)</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Time-to-digital converter (TDC)</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="653" ind1="1" ind2=" ">
    <subfield code="a">Differential non-linearity (DNL) calibration</subfield>
    <subfield code="9">author</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="p">Nuclear Inst.and Methods in Physics Research</subfield>
    <subfield code="c">61-63</subfield>
    <subfield code="v">A854</subfield>
    <subfield code="y">2017</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">HEP</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">Citeable</subfield>
  </datafield>
  <datafield tag="980" ind1=" " ind2=" ">
    <subfield code="a">Published</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Yousif, A.S.</subfield>
    <subfield code="h">Haslett, J.W.</subfield>
    <subfield code="t">A fine resolution TDC architecture for next generation PET imaging</subfield>
    <subfield code="v">54</subfield>
    <subfield code="y">2007</subfield>
    <subfield code="o">1</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,54,1574</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Aguilar, A.</subfield>
    <subfield code="h">Garcia-Olcina, R.</subfield>
    <subfield code="h">Leiva, I.</subfield>
    <subfield code="h">Martinez, P.A.</subfield>
    <subfield code="h">Martos, J.</subfield>
    <subfield code="h">Soret, J.</subfield>
    <subfield code="h">Suarez, A.</subfield>
    <subfield code="h">Torres, J.</subfield>
    <subfield code="h">Benlloch, J.M.</subfield>
    <subfield code="h">Gonzalez, A.</subfield>
    <subfield code="t">Optimization of a time-to-digital converter and a coincidence map algorithm for TOF-PET applications</subfield>
    <subfield code="v">61</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">2</subfield>
    <subfield code="s">J.Syst.Archit.,61,40</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Moses, W.W.</subfield>
    <subfield code="h">Buckley, S.</subfield>
    <subfield code="h">Vu, C.</subfield>
    <subfield code="h">Peng, Q.</subfield>
    <subfield code="h">Pavlov, N.</subfield>
    <subfield code="h">Choong, W.</subfield>
    <subfield code="h">Wu, J.</subfield>
    <subfield code="h">Jackson, C.</subfield>
    <subfield code="t">OpenPET</subfield>
    <subfield code="v">57</subfield>
    <subfield code="y">2010</subfield>
    <subfield code="o">3</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,57,2532</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Sportelli, G.</subfield>
    <subfield code="h">Belcari, N.</subfield>
    <subfield code="h">Guerra, P.</subfield>
    <subfield code="h">Spinella, F.</subfield>
    <subfield code="h">Franchi, G.</subfield>
    <subfield code="h">Attanasi, F.</subfield>
    <subfield code="h">Moehrs, S.</subfield>
    <subfield code="h">Rosso, V.</subfield>
    <subfield code="h">Santos, A.</subfield>
    <subfield code="h">del Guerra, A.</subfield>
    <subfield code="t">Reprogrammable acquisition architecture for dedicated positron emission tomography</subfield>
    <subfield code="v">58</subfield>
    <subfield code="y">2011</subfield>
    <subfield code="o">4</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,58,695</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Wu, J.</subfield>
    <subfield code="t">Several key issues on implementing delay line based TDCs using FPGAs</subfield>
    <subfield code="v">57</subfield>
    <subfield code="y">2010</subfield>
    <subfield code="o">5</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,57,1543</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Zhang, J.</subfield>
    <subfield code="h">Zhou, D.</subfield>
    <subfield code="t">A new delay line loops shrinking time-to-digital converter in low-cost FPGA</subfield>
    <subfield code="v">771</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">6</subfield>
    <subfield code="s">Nucl.Instrum.Methods Phys.Res.Sect.A Accel.Spectrometers Detect.Assoc.Equip.,771,10</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Wang, Y.</subfield>
    <subfield code="h">Liu, C.</subfield>
    <subfield code="t">A nonlinearity minimization-oriented resource-saving time-to-digital converter implemented in a 28 nm Xilinx FPGA</subfield>
    <subfield code="v">62</subfield>
    <subfield code="y">2015</subfield>
    <subfield code="o">7</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,62,2003</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Won, J.Y.</subfield>
    <subfield code="h">Kwon, S.I.</subfield>
    <subfield code="h">Yoon, H.S.</subfield>
    <subfield code="h">Ko, G.B.</subfield>
    <subfield code="h">Son, J.W.</subfield>
    <subfield code="h">Lee, J.S.</subfield>
    <subfield code="t">Dual-phase tapped-delay-line time-to-digital converter with on-the-fly calibration implemented in 40 nm FPGA</subfield>
    <subfield code="v">10</subfield>
    <subfield code="y">2016</subfield>
    <subfield code="o">8</subfield>
    <subfield code="s">IEEE Trans.Biomed.Circuits Syst.,10,231</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Won, J.Y.</subfield>
    <subfield code="h">Lee, J.S.</subfield>
    <subfield code="t">Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs</subfield>
    <subfield code="v">65</subfield>
    <subfield code="y">2016</subfield>
    <subfield code="o">9</subfield>
    <subfield code="s">IEEE Trans.Instrum.Meas.,65,1678</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Chaberski, D.</subfield>
    <subfield code="t">Time-to-digital-converter based on multiple-tapped-delay-line</subfield>
    <subfield code="v">89</subfield>
    <subfield code="y">2016</subfield>
    <subfield code="o">10</subfield>
    <subfield code="s">Measurement (London),89,87</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Kalisz, J.</subfield>
    <subfield code="h">Szplet, R.</subfield>
    <subfield code="h">Pelka, R.</subfield>
    <subfield code="h">Poniecki, A.</subfield>
    <subfield code="t">Single-chip interpolating time counter with 200-ps resolution and 43-s range</subfield>
    <subfield code="v">46</subfield>
    <subfield code="y">1997</subfield>
    <subfield code="o">11</subfield>
    <subfield code="s">IEEE Trans.Instrum.Meas.,46,851</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Song, J.</subfield>
    <subfield code="h">An, Q.</subfield>
    <subfield code="h">Liu, S.</subfield>
    <subfield code="t">A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays</subfield>
    <subfield code="v">53</subfield>
    <subfield code="y">2006</subfield>
    <subfield code="o">12</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,53,236</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Wang, J.</subfield>
    <subfield code="h">Liu, S.</subfield>
    <subfield code="h">Shen, Q.</subfield>
    <subfield code="h">Li, H.</subfield>
    <subfield code="h">An, Q.</subfield>
    <subfield code="t">A fully fledged tdc implemented in field-programmable gate arrays</subfield>
    <subfield code="v">57</subfield>
    <subfield code="y">2010</subfield>
    <subfield code="o">13</subfield>
    <subfield code="s">IEEE Trans.Nucl.Sci.,57,446</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">A. Mantyniemi and T. Rahkonen</subfield>
    <subfield code="m">and J. Kostamovaara A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision, in: Proceedings International Symp. Circuits Syst., vol. 1, pp. 513-516</subfield>
    <subfield code="p">IEEE</subfield>
    <subfield code="y">2002</subfield>
    <subfield code="9">refextract</subfield>
    <subfield code="o">14</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Jansson, J.P.</subfield>
    <subfield code="h">Mantyniemi, A.</subfield>
    <subfield code="h">Kostamovaara, J.</subfield>
    <subfield code="t">A CMOS time-to-digital converter with better than 10 ps single-shot precision</subfield>
    <subfield code="v">41</subfield>
    <subfield code="y">2006</subfield>
    <subfield code="o">15</subfield>
    <subfield code="s">IEEE J.Solid-State Circuits,41,1286</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Szplet, R.</subfield>
    <subfield code="h">Kwiatkowski, P.</subfield>
    <subfield code="h">Jachna, Z.</subfield>
    <subfield code="h">Rozyc, K.</subfield>
    <subfield code="t">An Eight-Channel 4.5-ps Precision Timestamps-Based Time Interval Counter in FPGA Chip</subfield>
    <subfield code="v">65</subfield>
    <subfield code="y">2016</subfield>
    <subfield code="o">16</subfield>
    <subfield code="s">IEEE Trans.Instrum.Meas.,65,2088</subfield>
  </datafield>
  <datafield tag="999" ind1="C" ind2="5">
    <subfield code="h">Chaberski, D.</subfield>
    <subfield code="h">Zieliński, M.</subfield>
    <subfield code="h">Grzelak, S.</subfield>
    <subfield code="t">The new method of calculation sum and difference histogram for quantized data</subfield>
    <subfield code="v">42</subfield>
    <subfield code="y">2009</subfield>
    <subfield code="o">17</subfield>
    <subfield code="s">Measurement (London),42,1388</subfield>
  </datafield>
  <datafield tag="FFT" ind1=" " ind2=" ">
    <subfield code="a">/afs/cern.ch/project/inspire/uploads/elsevier/consyn/consyn-files/0168-9002/S0168900217X00090/S0168900217302371/S0168900217302371.xml</subfield>
    <subfield code="t">Elsevier</subfield>
    <subfield code="o">HIDDEN</subfield>
  </datafield>
</record>