INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ahb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ahb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/ex_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/fp_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_dcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_dcu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/id_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/if_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/mem_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.srcs/sources_1/imports/hardware/cpu_ahb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ahb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
ERROR: [VRFC 10-4982] syntax error near 'ERROR' [C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd:1]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/user/Desktop/Work/CO_homework/LAB5-2/homework/vivado/mips_core/mips_core.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd' is ignored due to errors
