{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498935949319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498935949327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 16:05:49 2017 " "Processing started: Sat Jul 01 16:05:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498935949327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935949327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Raiden -c Raiden " "Command: quartus_map --read_settings_files=on --write_settings_files=off Raiden -c Raiden" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935949327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498935950029 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1498935950029 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "invertSignal invertSignal.v(4) " "Verilog Module Declaration warning at invertSignal.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"invertSignal\"" {  } { { "invertSignal.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/invertSignal.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935971694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invertsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file invertsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 invertSignal " "Found entity 1: invertSignal" {  } { { "invertSignal.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/invertSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/display7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD2 " "Found entity 1: BinToBCD2" {  } { { "BinToBCD2.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/BinToBCD2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxoperandout.v 1 1 " "Found 1 design units, including 1 entities, in source file muxoperandout.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxOperandOut " "Found entity 1: muxOperandOut" {  } { { "muxOperandOut.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/muxOperandOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregisterbank.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregisterbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegisterBank " "Found entity 1: muxRegisterBank" {  } { { "muxRegisterBank.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/muxRegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxoperand2.v 1 1 " "Found 1 design units, including 1 entities, in source file muxoperand2.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxOperand2 " "Found entity 1: muxOperand2" {  } { { "muxOperand2.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/muxOperand2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/IO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender21bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extender21bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender21Bits " "Found entity 1: Extender21Bits" {  } { { "Extender21Bits.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Extender21Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935971822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935971822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498935972169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invertSignal invertSignal:instance_invertSignal " "Elaborating entity \"invertSignal\" for hierarchy \"invertSignal:instance_invertSignal\"" {  } { { "Datapath.v" "instance_invertSignal" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:instance_DeBounce " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:instance_DeBounce\"" {  } { { "Datapath.v" "instance_DeBounce" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(54) " "Verilog HDL assignment warning at DeBounce.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/DeBounce.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498935972303 "|Datapath|DeBounce:instance_DeBounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:instance_PC " "Elaborating entity \"PC\" for hierarchy \"PC:instance_PC\"" {  } { { "Datapath.v" "instance_PC" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:instance_InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:instance_InstructionMemory\"" {  } { { "Datapath.v" "instance_InstructionMemory" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972314 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrctionsMemory.data_a 0 InstructionMemory.v(21) " "Net \"InstrctionsMemory.data_a\" at InstructionMemory.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/InstructionMemory.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498935972320 "|Datapath|InstructionMemory:instance_InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrctionsMemory.waddr_a 0 InstructionMemory.v(21) " "Net \"InstrctionsMemory.waddr_a\" at InstructionMemory.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/InstructionMemory.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498935972320 "|Datapath|InstructionMemory:instance_InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstrctionsMemory.we_a 0 InstructionMemory.v(21) " "Net \"InstrctionsMemory.we_a\" at InstructionMemory.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/InstructionMemory.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498935972320 "|Datapath|InstructionMemory:instance_InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:instance_ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:instance_ControlUnit\"" {  } { { "Datapath.v" "instance_ControlUnit" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:instance_RegisterBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:instance_RegisterBank\"" {  } { { "Datapath.v" "instance_RegisterBank" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender21Bits Extender21Bits:instance_Extender21Bits " "Elaborating entity \"Extender21Bits\" for hierarchy \"Extender21Bits:instance_Extender21Bits\"" {  } { { "Datapath.v" "instance_Extender21Bits" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxOperand2 muxOperand2:instance_muxOperand2 " "Elaborating entity \"muxOperand2\" for hierarchy \"muxOperand2:instance_muxOperand2\"" {  } { { "Datapath.v" "instance_muxOperand2" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:instance_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:instance_ALU\"" {  } { { "Datapath.v" "instance_ALU" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxOperandOut muxOperandOut:instance_muxOperandOut " "Elaborating entity \"muxOperandOut\" for hierarchy \"muxOperandOut:instance_muxOperandOut\"" {  } { { "Datapath.v" "instance_muxOperandOut" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegisterBank muxRegisterBank:instance_muxRegisterBank " "Elaborating entity \"muxRegisterBank\" for hierarchy \"muxRegisterBank:instance_muxRegisterBank\"" {  } { { "Datapath.v" "instance_muxRegisterBank" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:instance_DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:instance_DataMemory\"" {  } { { "Datapath.v" "instance_DataMemory" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO IO:instance_IO " "Elaborating entity \"IO\" for hierarchy \"IO:instance_IO\"" {  } { { "Datapath.v" "instance_IO" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD2 BinToBCD2:instance_BinToBCD2 " "Elaborating entity \"BinToBCD2\" for hierarchy \"BinToBCD2:instance_BinToBCD2\"" {  } { { "Datapath.v" "instance_BinToBCD2" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD2.v(19) " "Verilog HDL assignment warning at BinToBCD2.v(19): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD2.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/BinToBCD2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498935972392 "|Datapath|BinToBCD2:instance_BinToBCD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD2.v(17) " "Verilog HDL assignment warning at BinToBCD2.v(17): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD2.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/BinToBCD2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498935972392 "|Datapath|BinToBCD2:instance_BinToBCD2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display7:instance1_display7 " "Elaborating entity \"display7\" for hierarchy \"display7:instance1_display7\"" {  } { { "Datapath.v" "instance1_display7" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935972394 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:instance_DataMemory\|Ram_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:instance_DataMemory\|Ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1498935973605 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InstructionMemory:instance_InstructionMemory\|InstrctionsMemory " "RAM logic \"InstructionMemory:instance_InstructionMemory\|InstrctionsMemory\" is uninferred due to inappropriate RAM size" {  } { { "InstructionMemory.v" "InstrctionsMemory" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/InstructionMemory.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1498935973606 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterBank:instance_RegisterBank\|registers " "RAM logic \"RegisterBank:instance_RegisterBank\|registers\" is uninferred due to asynchronous read logic" {  } { { "RegisterBank.v" "registers" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/RegisterBank.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498935973606 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498935973606 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/Raiden.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/Raiden.ram0_InstructionMemory_d1968ec4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1498935973612 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:instance_DataMemory\|Ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:instance_DataMemory\|Ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1498935975090 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1498935975090 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498935975090 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:instance_ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:instance_ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/ALU.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935975092 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498935975092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935975230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0 " "Instantiated megafunction \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498935975230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpc1 " "Found entity 1: altsyncram_mpc1" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:instance_ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:instance_ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/ALU.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935975384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:instance_ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:instance_ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498935975384 ""}  } { { "ALU.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/ALU.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498935975384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498935975953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935975953 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a0 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a1 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a2 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a3 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a4 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a5 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a6 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a7 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a8 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a9 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a10 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a11 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a14 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a15 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a16 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a17 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a18 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a19 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a20 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a21 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a22 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a23 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a24 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a25 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a26 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a27 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a28 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a29 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a30 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a31 " "Synthesized away node \"DataMemory:instance_DataMemory\|altsyncram:Ram_rtl_0\|altsyncram_mpc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mpc1.tdf" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/db/altsyncram_mpc1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498935976168 "|Datapath|DataMemory:instance_DataMemory|altsyncram:Ram_rtl_0|altsyncram_mpc1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1498935976168 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1498935976168 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498935976772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498935978275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "412 " "412 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498935980668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498935981279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498935981279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1745 " "Implemented 1745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498935981655 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498935981655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1703 " "Implemented 1703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498935981655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498935981655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498935981699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 16:06:21 2017 " "Processing ended: Sat Jul 01 16:06:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498935981699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498935981699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498935981699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498935981699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498935984022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498935984033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 16:06:22 2017 " "Processing started: Sat Jul 01 16:06:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498935984033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498935984033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Raiden -c Raiden " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Raiden -c Raiden" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498935984033 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498935984731 ""}
{ "Info" "0" "" "Project  = Raiden" {  } {  } 0 0 "Project  = Raiden" 0 0 "Fitter" 0 0 1498935984733 ""}
{ "Info" "0" "" "Revision = Raiden" {  } {  } 0 0 "Revision = Raiden" 0 0 "Fitter" 0 0 1498935984733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1498935984957 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1498935984958 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Raiden EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Raiden\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498935985005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498935985146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498935985146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498935985858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498935985876 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498935986322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498935986322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498935986347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498935986347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498935986347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498935986347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498935986347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498935986347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498935986352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Raiden.sdc " "Synopsys Design Constraints File file not found: 'Raiden.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498935988212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498935988213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498935988229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498935988230 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498935988230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498935988394 ""}  } { { "Datapath.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/Datapath.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498935988394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DeBounce:instance_DeBounce\|DB_out  " "Automatically promoted node DeBounce:instance_DeBounce\|DB_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498935988394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DeBounce:instance_DeBounce\|DB_out~0 " "Destination node DeBounce:instance_DeBounce\|DB_out~0" {  } { { "DeBounce.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/DeBounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 3618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498935988394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498935988394 ""}  } { { "DeBounce.v" "" { Text "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/DeBounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498935988394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498935988952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498935988953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498935988954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498935988956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498935988958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498935988960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498935988960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498935988960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498935988962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1498935988964 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498935988964 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498935989255 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498935989293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498935993526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498935994118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498935994237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498936007193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498936007193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498936007696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498936013119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498936013119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498936019479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498936019479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498936019483 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498936019697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498936019722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498936020256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498936020257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498936020906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498936021796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/output_files/Raiden.fit.smsg " "Generated suppressed messages file C:/Drive/Ensino/Unifesp/5 Termo/LAB AOC/SVN/Raiden/output_files/Raiden.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498936023561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1389 " "Peak virtual memory: 1389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498936024590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 16:07:04 2017 " "Processing ended: Sat Jul 01 16:07:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498936024590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498936024590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498936024590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498936024590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498936026347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498936026360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 16:07:06 2017 " "Processing started: Sat Jul 01 16:07:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498936026360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498936026360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Raiden -c Raiden " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Raiden -c Raiden" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498936026360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1498936027020 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498936031414 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498936031587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498936032077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 16:07:12 2017 " "Processing ended: Sat Jul 01 16:07:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498936032077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498936032077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498936032077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498936032077 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498936032809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498936034146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498936034155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 16:07:13 2017 " "Processing started: Sat Jul 01 16:07:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498936034155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Raiden -c Raiden " "Command: quartus_sta Raiden -c Raiden" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034155 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498936034536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034875 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936034975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Raiden.sdc " "Synopsys Design Constraints File file not found: 'Raiden.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936035775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936035775 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DeBounce:instance_DeBounce\|DB_out DeBounce:instance_DeBounce\|DB_out " "create_clock -period 1.000 -name DeBounce:instance_DeBounce\|DB_out DeBounce:instance_DeBounce\|DB_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498936035789 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498936035789 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936035789 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936035806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936035807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498936035812 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498936035849 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498936036169 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -123.214 " "Worst-case setup slack is -123.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -123.214           -2952.764 DeBounce:instance_DeBounce\|DB_out  " " -123.214           -2952.764 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -22.992 clk  " "   -2.789             -22.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.464               0.000 DeBounce:instance_DeBounce\|DB_out  " "    1.464               0.000 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 clk  " "   -3.000             -20.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -169.620 DeBounce:instance_DeBounce\|DB_out  " "   -1.285            -169.620 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936036233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936036233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498936037695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936037757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498936038738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -111.084 " "Worst-case setup slack is -111.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -111.084           -2683.758 DeBounce:instance_DeBounce\|DB_out  " " -111.084           -2683.758 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498             -19.749 clk  " "   -2.498             -19.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk  " "    0.353               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 DeBounce:instance_DeBounce\|DB_out  " "    1.329               0.000 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 clk  " "   -3.000             -20.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -169.620 DeBounce:instance_DeBounce\|DB_out  " "   -1.285            -169.620 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936038797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936038797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498936040049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498936040212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.336 " "Worst-case setup slack is -60.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.336           -1418.000 DeBounce:instance_DeBounce\|DB_out  " "  -60.336           -1418.000 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -4.863 clk  " "   -0.998              -4.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 DeBounce:instance_DeBounce\|DB_out  " "    0.666               0.000 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.863 clk  " "   -3.000             -17.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -132.000 DeBounce:instance_DeBounce\|DB_out  " "   -1.000            -132.000 DeBounce:instance_DeBounce\|DB_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498936040268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936040268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936042627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936042636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498936042799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 16:07:22 2017 " "Processing ended: Sat Jul 01 16:07:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498936042799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498936042799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498936042799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936042799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498936043653 ""}
