#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027717834390 .scope module, "main" "main" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "right_but";
    .port_info 3 /INPUT 1 "up_but";
    .port_info 4 /INPUT 1 "down_but";
    .port_info 5 /INPUT 1 "left_but";
    .port_info 6 /OUTPUT 1 "VGA_CLK";
    .port_info 7 /OUTPUT 8 "VGA_R";
    .port_info 8 /OUTPUT 8 "VGA_G";
    .port_info 9 /OUTPUT 8 "VGA_B";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 12 /OUTPUT 1 "VGA_HS";
    .port_info 13 /OUTPUT 1 "VGA_VS";
P_0000027717862b30 .param/l "DIVISOR" 0 2 28, C4<0111101000010010000000>;
P_0000027717862b68 .param/l "H_RES" 0 2 27, C4<00111100000>;
P_0000027717862ba0 .param/l "SIZE" 0 2 24, C4<0001000>;
P_0000027717862bd8 .param/l "STEP" 0 2 25, C4<0000100>;
P_0000027717862c10 .param/l "W_RES" 0 2 26, C4<01010000000>;
L_00000277178605e0 .functor AND 1, L_0000027717a19590, L_0000027717a19c70, C4<1>, C4<1>;
L_0000027717860d50 .functor AND 1, L_00000277178605e0, L_0000027717a19f90, C4<1>, C4<1>;
L_0000027717860ab0 .functor AND 1, L_0000027717860d50, L_0000027717a18ff0, C4<1>, C4<1>;
L_0000027717860490 .functor AND 1, L_0000027717a19630, L_0000027717a19d10, C4<1>, C4<1>;
L_0000027717860b20 .functor AND 1, L_0000027717860490, L_0000027717a19db0, C4<1>, C4<1>;
L_0000027717860dc0 .functor AND 1, L_0000027717860b20, L_0000027717a180f0, C4<1>, C4<1>;
L_0000027717860b90 .functor AND 1, L_0000027717a19310, L_0000027717a18230, C4<1>, C4<1>;
L_0000027717860e30 .functor AND 1, L_0000027717860b90, L_0000027717a18370, C4<1>, C4<1>;
L_0000027717860ea0 .functor AND 1, L_0000027717860e30, L_0000027717a196d0, C4<1>, C4<1>;
o000002771786a698 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c2260_0 .net "CLOCK_50", 0 0, o000002771786a698;  0 drivers
v00000277178c3ca0_0 .net "VGA_B", 7 0, L_0000027717a18f50;  1 drivers
L_00000277179c0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000277178c2120_0 .net "VGA_BLANK_N", 0 0, L_00000277179c0088;  1 drivers
v00000277178c30c0_0 .net "VGA_CLK", 0 0, L_00000277178602d0;  1 drivers
v00000277178c3d40_0 .net "VGA_G", 7 0, L_0000027717a19b30;  1 drivers
v00000277178c2760_0 .net "VGA_HS", 0 0, L_0000027717a19bd0;  1 drivers
v00000277178c3a20_0 .net "VGA_R", 7 0, L_0000027717a189b0;  1 drivers
L_00000277179c00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000277178c2580_0 .net "VGA_SYNC_N", 0 0, L_00000277179c00d0;  1 drivers
v00000277178c3980_0 .net "VGA_VS", 0 0, L_0000027717a193b0;  1 drivers
L_00000277179c0820 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c3160_0 .net/2u *"_ivl_10", 10 0, L_00000277179c0820;  1 drivers
v00000277178c2940_0 .net *"_ivl_12", 10 0, L_0000027717a18550;  1 drivers
v00000277178c3200_0 .net *"_ivl_14", 0 0, L_0000027717a19c70;  1 drivers
v00000277178c3de0_0 .net *"_ivl_17", 0 0, L_00000277178605e0;  1 drivers
v00000277178c3340_0 .net *"_ivl_18", 0 0, L_0000027717a19f90;  1 drivers
v00000277178c26c0_0 .net *"_ivl_21", 0 0, L_0000027717860d50;  1 drivers
L_00000277179c0868 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c2800_0 .net/2u *"_ivl_22", 10 0, L_00000277179c0868;  1 drivers
v00000277178c29e0_0 .net *"_ivl_24", 10 0, L_0000027717a18af0;  1 drivers
v00000277178c2300_0 .net *"_ivl_26", 0 0, L_0000027717a18ff0;  1 drivers
v00000277178c23a0_0 .net *"_ivl_29", 0 0, L_0000027717860ab0;  1 drivers
v00000277178c2440_0 .net *"_ivl_32", 0 0, L_0000027717a19630;  1 drivers
L_00000277179c08b0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c2c60_0 .net/2u *"_ivl_34", 10 0, L_00000277179c08b0;  1 drivers
v00000277178c32a0_0 .net *"_ivl_36", 10 0, L_0000027717a191d0;  1 drivers
v00000277178c35c0_0 .net *"_ivl_38", 0 0, L_0000027717a19d10;  1 drivers
v00000277178c3700_0 .net *"_ivl_41", 0 0, L_0000027717860490;  1 drivers
v00000277178c5490_0 .net *"_ivl_42", 0 0, L_0000027717a19db0;  1 drivers
v00000277178c5b70_0 .net *"_ivl_45", 0 0, L_0000027717860b20;  1 drivers
L_00000277179c08f8 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c57b0_0 .net/2u *"_ivl_46", 10 0, L_00000277179c08f8;  1 drivers
v00000277178c5ad0_0 .net *"_ivl_48", 10 0, L_0000027717a19270;  1 drivers
v00000277178c5530_0 .net *"_ivl_50", 0 0, L_0000027717a180f0;  1 drivers
v00000277178c4b30_0 .net *"_ivl_53", 0 0, L_0000027717860dc0;  1 drivers
v00000277178c5c10_0 .net *"_ivl_56", 0 0, L_0000027717a19310;  1 drivers
L_00000277179c0940 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c4130_0 .net/2u *"_ivl_58", 10 0, L_00000277179c0940;  1 drivers
v00000277178c55d0_0 .net *"_ivl_60", 10 0, L_0000027717a18190;  1 drivers
v00000277178c53f0_0 .net *"_ivl_62", 0 0, L_0000027717a18230;  1 drivers
v00000277178c43b0_0 .net *"_ivl_65", 0 0, L_0000027717860b90;  1 drivers
v00000277178c4d10_0 .net *"_ivl_66", 0 0, L_0000027717a18370;  1 drivers
v00000277178c4950_0 .net *"_ivl_69", 0 0, L_0000027717860e30;  1 drivers
L_00000277179c0988 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000277178c4770_0 .net/2u *"_ivl_70", 10 0, L_00000277179c0988;  1 drivers
v00000277178c4ef0_0 .net *"_ivl_72", 10 0, L_0000027717a184b0;  1 drivers
v00000277178c5350_0 .net *"_ivl_74", 0 0, L_0000027717a196d0;  1 drivers
v00000277178c5a30_0 .net *"_ivl_77", 0 0, L_0000027717860ea0;  1 drivers
v00000277178c5710_0 .net *"_ivl_8", 0 0, L_0000027717a19590;  1 drivers
v00000277178c52b0_0 .var "ball_direction", 1 0;
v00000277178c44f0_0 .var "ball_x", 10 0;
v00000277178c5850_0 .var "ball_y", 10 0;
v00000277178c4f90_0 .var "blue_data_in", 7 0;
L_00000277179c0790 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000277178c5170_0 .net "blue_in", 7 0, L_00000277179c0790;  1 drivers
v00000277178c4310_0 .net "blue_out", 7 0, v000002771785cd60_0;  1 drivers
v00000277178c5df0_0 .net "blue_vga", 7 0, L_0000027717a18c30;  1 drivers
v00000277178c41d0_0 .var "cont", 21 0;
o000002771786c588 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c4450_0 .net "down_but", 0 0, o000002771786c588;  0 drivers
v00000277178c58f0_0 .var "green_data_in", 7 0;
L_00000277179c07d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000277178c5cb0_0 .net "green_in", 7 0, L_00000277179c07d8;  1 drivers
v00000277178c5210_0 .net "green_out", 7 0, v000002771785b500_0;  1 drivers
v00000277178c4270_0 .net "green_vga", 7 0, L_0000027717a18b90;  1 drivers
v00000277178c5990_0 .var "last_button", 2 0;
o000002771786c618 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c4810_0 .net "left_but", 0 0, o000002771786c618;  0 drivers
v00000277178c4590_0 .net "pc_x", 10 0, v000002771784bcc0_0;  1 drivers
v00000277178c5d50_0 .net "pc_y", 10 0, v00000277178c0430_0;  1 drivers
v00000277178c5670_0 .var "red_data_in", 7 0;
L_00000277179c0748 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000277178c5030_0 .net "red_in", 7 0, L_00000277179c0748;  1 drivers
v00000277178c46d0_0 .net "red_out", 7 0, v00000277178c0110_0;  1 drivers
v00000277178c50d0_0 .net "red_vga", 7 0, L_0000027717a19e50;  1 drivers
o000002771786a7e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c5e90_0 .net "reset", 0 0, o000002771786a7e8;  0 drivers
o000002771786c678 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c5f30_0 .net "right_but", 0 0, o000002771786c678;  0 drivers
v00000277178c4630_0 .var "top_x_coord", 10 0;
v00000277178c48b0_0 .var "top_y_coord", 10 0;
o000002771786c6a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000277178c4090_0 .net "up_but", 0 0, o000002771786c6a8;  0 drivers
v00000277178c49f0_0 .var "write_enable", 0 0;
v00000277178c4bd0_0 .net "x_coord", 10 0, v00000277178c3520_0;  1 drivers
v00000277178c4a90_0 .net "x_zera", 10 0, v00000277178c07f0_0;  1 drivers
v00000277178c4c70_0 .net "y_coord", 10 0, v00000277178c3020_0;  1 drivers
v00000277178c4db0_0 .net "y_zera", 10 0, v00000277178c0e30_0;  1 drivers
L_0000027717a19590 .cmp/ge 11, v00000277178c3020_0, v00000277178c5850_0;
L_0000027717a18550 .arith/sum 11, v00000277178c5850_0, L_00000277179c0820;
L_0000027717a19c70 .cmp/ge 11, L_0000027717a18550, v00000277178c3020_0;
L_0000027717a19f90 .cmp/ge 11, v00000277178c3520_0, v00000277178c44f0_0;
L_0000027717a18af0 .arith/sum 11, v00000277178c44f0_0, L_00000277179c0868;
L_0000027717a18ff0 .cmp/ge 11, L_0000027717a18af0, v00000277178c3520_0;
L_0000027717a19e50 .functor MUXZ 8, v00000277178c0110_0, L_00000277179c0748, L_0000027717860ab0, C4<>;
L_0000027717a19630 .cmp/ge 11, v00000277178c3020_0, v00000277178c5850_0;
L_0000027717a191d0 .arith/sum 11, v00000277178c5850_0, L_00000277179c08b0;
L_0000027717a19d10 .cmp/ge 11, L_0000027717a191d0, v00000277178c3020_0;
L_0000027717a19db0 .cmp/ge 11, v00000277178c3520_0, v00000277178c44f0_0;
L_0000027717a19270 .arith/sum 11, v00000277178c44f0_0, L_00000277179c08f8;
L_0000027717a180f0 .cmp/ge 11, L_0000027717a19270, v00000277178c3520_0;
L_0000027717a18b90 .functor MUXZ 8, v000002771785b500_0, L_00000277179c07d8, L_0000027717860dc0, C4<>;
L_0000027717a19310 .cmp/ge 11, v00000277178c3020_0, v00000277178c5850_0;
L_0000027717a18190 .arith/sum 11, v00000277178c5850_0, L_00000277179c0940;
L_0000027717a18230 .cmp/ge 11, L_0000027717a18190, v00000277178c3020_0;
L_0000027717a18370 .cmp/ge 11, v00000277178c3520_0, v00000277178c44f0_0;
L_0000027717a184b0 .arith/sum 11, v00000277178c44f0_0, L_00000277179c0988;
L_0000027717a196d0 .cmp/ge 11, L_0000027717a184b0, v00000277178c3520_0;
L_0000027717a18c30 .functor MUXZ 8, v000002771785cd60_0, L_00000277179c0790, L_0000027717860ea0, C4<>;
S_0000027717834610 .scope module, "blue_buffer" "buffer" 2 116, 3 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v000002771785b3c0_0 .net "clock", 0 0, o000002771786a698;  alias, 0 drivers
v000002771785cb80_0 .net "data_in", 7 0, v00000277178c4f90_0;  1 drivers
v000002771785b140_0 .net "data_in_x", 10 0, v00000277178c4630_0;  1 drivers
v000002771785cc20_0 .net "data_in_y", 10 0, v00000277178c48b0_0;  1 drivers
v000002771785cd60_0 .var "data_out", 7 0;
v000002771785c180_0 .net "data_out_x", 10 0, v00000277178c3520_0;  alias, 1 drivers
v000002771785b0a0_0 .net "data_out_y", 10 0, v00000277178c3020_0;  alias, 1 drivers
v000002771785cea0 .array "framebuffer", 76799 0, 7 0;
v000002771785b820_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v000002771785b280_0 .net "write_enable", 0 0, v00000277178c49f0_0;  1 drivers
E_0000027717859990 .event posedge, v000002771785b3c0_0;
S_00000277178370b0 .scope module, "green_buffer" "buffer" 2 104, 3 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v000002771785bbe0_0 .net "clock", 0 0, o000002771786a698;  alias, 0 drivers
v000002771785c0e0_0 .net "data_in", 7 0, v00000277178c58f0_0;  1 drivers
v000002771785b460_0 .net "data_in_x", 10 0, v00000277178c4630_0;  alias, 1 drivers
v000002771785b000_0 .net "data_in_y", 10 0, v00000277178c48b0_0;  alias, 1 drivers
v000002771785b500_0 .var "data_out", 7 0;
v000002771785b6e0_0 .net "data_out_x", 10 0, v00000277178c3520_0;  alias, 1 drivers
v000002771785bd20_0 .net "data_out_y", 10 0, v00000277178c3020_0;  alias, 1 drivers
v000002771785c220 .array "framebuffer", 76799 0, 7 0;
v000002771785c2c0_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v000002771785c360_0 .net "write_enable", 0 0, v00000277178c49f0_0;  alias, 1 drivers
S_0000027717837240 .scope module, "inst_pinta_cursor" "pinta_cursor" 2 135, 4 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 11 "x_cursor";
    .port_info 3 /INPUT 11 "y_cursor";
    .port_info 4 /INPUT 7 "SIZE";
    .port_info 5 /OUTPUT 11 "x_coord";
    .port_info 6 /OUTPUT 11 "y_coord";
L_00000277179c0700 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002771785c4a0_0 .net "SIZE", 6 0, L_00000277179c0700;  1 drivers
v000002771785c540_0 .net "clock", 0 0, o000002771786a698;  alias, 0 drivers
v000002771785c680_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v000002771784bcc0_0 .var "x_coord", 10 0;
v000002771784bae0_0 .net "x_cursor", 10 0, v00000277178c44f0_0;  1 drivers
v00000277178c0430_0 .var "y_coord", 10 0;
v00000277178c0570_0 .net "y_cursor", 10 0, v00000277178c5850_0;  1 drivers
S_0000027717842d80 .scope module, "inst_zera_buffer" "zera_buffer" 2 128, 5 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 11 "x_coord";
    .port_info 3 /OUTPUT 11 "y_coord";
    .port_info 4 /OUTPUT 1 "zera_buffer";
v00000277178c0390_0 .net "clock", 0 0, o000002771786a698;  alias, 0 drivers
v00000277178c0070_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v00000277178c07f0_0 .var "x_coord", 10 0;
v00000277178c0e30_0 .var "y_coord", 10 0;
v00000277178c10b0_0 .var "zera_buffer", 0 0;
S_0000027717842f10 .scope module, "red_buffer" "buffer" 2 92, 3 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000277178c0890_0 .net "clock", 0 0, o000002771786a698;  alias, 0 drivers
v00000277178c0f70_0 .net "data_in", 7 0, v00000277178c5670_0;  1 drivers
v00000277178c1a10_0 .net "data_in_x", 10 0, v00000277178c4630_0;  alias, 1 drivers
v00000277178c06b0_0 .net "data_in_y", 10 0, v00000277178c48b0_0;  alias, 1 drivers
v00000277178c0110_0 .var "data_out", 7 0;
v00000277178c1ab0_0 .net "data_out_x", 10 0, v00000277178c3520_0;  alias, 1 drivers
v00000277178c04d0_0 .net "data_out_y", 10 0, v00000277178c3020_0;  alias, 1 drivers
v00000277178c0cf0 .array "framebuffer", 76799 0, 7 0;
v00000277178c1010_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v00000277178c1290_0 .net "write_enable", 0 0, v00000277178c49f0_0;  alias, 1 drivers
S_000002771782d9c0 .scope module, "vga_inst" "vga" 2 74, 6 1 0, S_0000027717834390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "top_R";
    .port_info 3 /INPUT 8 "top_G";
    .port_info 4 /INPUT 8 "top_B";
    .port_info 5 /OUTPUT 1 "VGA_CLK";
    .port_info 6 /OUTPUT 8 "VGA_R";
    .port_info 7 /OUTPUT 8 "VGA_G";
    .port_info 8 /OUTPUT 8 "VGA_B";
    .port_info 9 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_HS";
    .port_info 12 /OUTPUT 1 "VGA_VS";
    .port_info 13 /OUTPUT 11 "x_coord";
    .port_info 14 /OUTPUT 11 "y_coord";
L_00000277178602d0 .functor BUFZ 1, v00000277178c33e0_0, C4<0>, C4<0>, C4<0>;
L_00000277178608f0 .functor AND 1, L_0000027717a199f0, L_0000027717a198b0, C4<1>, C4<1>;
L_0000027717860a40 .functor AND 1, L_00000277178608f0, L_0000027717a19450, C4<1>, C4<1>;
L_0000027717860570 .functor AND 1, L_0000027717860a40, L_0000027717a19770, C4<1>, C4<1>;
v00000277178c1650_0 .net "CLOCK_50", 0 0, o000002771786a698;  alias, 0 drivers
v00000277178c1150_0 .net "VGA_B", 7 0, L_0000027717a18f50;  alias, 1 drivers
v00000277178c0750_0 .net "VGA_BLANK_N", 0 0, L_00000277179c0088;  alias, 1 drivers
v00000277178c11f0_0 .net "VGA_CLK", 0 0, L_00000277178602d0;  alias, 1 drivers
v00000277178c1330_0 .net "VGA_G", 7 0, L_0000027717a19b30;  alias, 1 drivers
v00000277178c13d0_0 .net "VGA_HS", 0 0, L_0000027717a19bd0;  alias, 1 drivers
v00000277178c0930_0 .net "VGA_R", 7 0, L_0000027717a189b0;  alias, 1 drivers
v00000277178c01b0_0 .net "VGA_SYNC_N", 0 0, L_00000277179c00d0;  alias, 1 drivers
v00000277178c09d0_0 .net "VGA_VS", 0 0, L_0000027717a193b0;  alias, 1 drivers
L_00000277179c0160 .functor BUFT 1, C4<00000000000000000000000001100000>, C4<0>, C4<0>, C4<0>;
v00000277178c1470_0 .net/2u *"_ivl_10", 31 0, L_00000277179c0160;  1 drivers
v00000277178c1510_0 .net *"_ivl_12", 0 0, L_0000027717a194f0;  1 drivers
L_00000277179c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277178c0a70_0 .net/2s *"_ivl_14", 1 0, L_00000277179c01a8;  1 drivers
L_00000277179c01f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277178c0250_0 .net/2s *"_ivl_16", 1 0, L_00000277179c01f0;  1 drivers
v00000277178c1830_0 .net *"_ivl_18", 1 0, L_0000027717a182d0;  1 drivers
v00000277178c15b0_0 .net *"_ivl_22", 31 0, L_0000027717a18870;  1 drivers
L_00000277179c0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c16f0_0 .net *"_ivl_25", 20 0, L_00000277179c0238;  1 drivers
L_00000277179c0280 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000277178c0b10_0 .net/2u *"_ivl_26", 31 0, L_00000277179c0280;  1 drivers
v00000277178c0c50_0 .net *"_ivl_28", 0 0, L_0000027717a18410;  1 drivers
L_00000277179c02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277178c1790_0 .net/2s *"_ivl_30", 1 0, L_00000277179c02c8;  1 drivers
L_00000277179c0310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277178c0bb0_0 .net/2s *"_ivl_32", 1 0, L_00000277179c0310;  1 drivers
v00000277178c0d90_0 .net *"_ivl_34", 1 0, L_0000027717a187d0;  1 drivers
v00000277178c18d0_0 .net *"_ivl_38", 31 0, L_0000027717a18a50;  1 drivers
L_00000277179c0358 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c1970_0 .net *"_ivl_41", 20 0, L_00000277179c0358;  1 drivers
L_00000277179c03a0 .functor BUFT 1, C4<00000000000000000000000010000111>, C4<0>, C4<0>, C4<0>;
v00000277178c0ed0_0 .net/2u *"_ivl_42", 31 0, L_00000277179c03a0;  1 drivers
v00000277178c02f0_0 .net *"_ivl_44", 0 0, L_0000027717a199f0;  1 drivers
v00000277178c1b50_0 .net *"_ivl_46", 31 0, L_0000027717a19950;  1 drivers
L_00000277179c03e8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c1bf0_0 .net *"_ivl_49", 20 0, L_00000277179c03e8;  1 drivers
L_00000277179c0430 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v00000277178c1c90_0 .net/2u *"_ivl_50", 31 0, L_00000277179c0430;  1 drivers
v00000277178c1d30_0 .net *"_ivl_52", 0 0, L_0000027717a198b0;  1 drivers
v00000277178c1dd0_0 .net *"_ivl_55", 0 0, L_00000277178608f0;  1 drivers
v00000277178c1e70_0 .net *"_ivl_56", 31 0, L_0000027717a18910;  1 drivers
L_00000277179c0478 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c1f10_0 .net *"_ivl_59", 20 0, L_00000277179c0478;  1 drivers
v00000277178c2ee0_0 .net *"_ivl_6", 31 0, L_00000277178c4e50;  1 drivers
L_00000277179c04c0 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v00000277178c37a0_0 .net/2u *"_ivl_60", 31 0, L_00000277179c04c0;  1 drivers
v00000277178c3840_0 .net *"_ivl_62", 0 0, L_0000027717a19450;  1 drivers
v00000277178c3480_0 .net *"_ivl_65", 0 0, L_0000027717860a40;  1 drivers
v00000277178c2bc0_0 .net *"_ivl_66", 31 0, L_0000027717a19ef0;  1 drivers
L_00000277179c0508 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c2f80_0 .net *"_ivl_69", 20 0, L_00000277179c0508;  1 drivers
L_00000277179c0550 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v00000277178c3e80_0 .net/2u *"_ivl_70", 31 0, L_00000277179c0550;  1 drivers
v00000277178c2a80_0 .net *"_ivl_72", 0 0, L_0000027717a19770;  1 drivers
v00000277178c2b20_0 .net *"_ivl_75", 0 0, L_0000027717860570;  1 drivers
L_00000277179c0598 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000277178c24e0_0 .net/2s *"_ivl_76", 1 0, L_00000277179c0598;  1 drivers
L_00000277179c05e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000277178c2620_0 .net/2s *"_ivl_78", 1 0, L_00000277179c05e0;  1 drivers
v00000277178c3b60_0 .net *"_ivl_80", 1 0, L_0000027717a19810;  1 drivers
L_00000277179c0628 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000277178c3f20_0 .net/2u *"_ivl_84", 7 0, L_00000277179c0628;  1 drivers
L_00000277179c0670 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000277178c28a0_0 .net/2u *"_ivl_88", 7 0, L_00000277179c0670;  1 drivers
L_00000277179c0118 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277178c38e0_0 .net *"_ivl_9", 20 0, L_00000277179c0118;  1 drivers
L_00000277179c06b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000277178c2d00_0 .net/2u *"_ivl_92", 7 0, L_00000277179c06b8;  1 drivers
v00000277178c2080_0 .net "active_display", 0 0, L_0000027717a19a90;  1 drivers
v00000277178c21c0_0 .var "h_counter", 10 0;
v00000277178c3c00_0 .net "reset", 0 0, o000002771786a7e8;  alias, 0 drivers
v00000277178c2da0_0 .net "top_B", 7 0, L_0000027717a18c30;  alias, 1 drivers
v00000277178c3ac0_0 .net "top_G", 7 0, L_0000027717a18b90;  alias, 1 drivers
v00000277178c3660_0 .net "top_R", 7 0, L_0000027717a19e50;  alias, 1 drivers
v00000277178c2e40_0 .var "v_counter", 10 0;
v00000277178c33e0_0 .var "vga_clk_aux", 0 0;
v00000277178c3520_0 .var "x_coord", 10 0;
v00000277178c3020_0 .var "y_coord", 10 0;
E_0000027717859390 .event posedge, v00000277178c11f0_0;
L_00000277178c4e50 .concat [ 11 21 0 0], v00000277178c21c0_0, L_00000277179c0118;
L_0000027717a194f0 .cmp/gt 32, L_00000277179c0160, L_00000277178c4e50;
L_0000027717a182d0 .functor MUXZ 2, L_00000277179c01f0, L_00000277179c01a8, L_0000027717a194f0, C4<>;
L_0000027717a19bd0 .part L_0000027717a182d0, 0, 1;
L_0000027717a18870 .concat [ 11 21 0 0], v00000277178c2e40_0, L_00000277179c0238;
L_0000027717a18410 .cmp/gt 32, L_00000277179c0280, L_0000027717a18870;
L_0000027717a187d0 .functor MUXZ 2, L_00000277179c0310, L_00000277179c02c8, L_0000027717a18410, C4<>;
L_0000027717a193b0 .part L_0000027717a187d0, 0, 1;
L_0000027717a18a50 .concat [ 11 21 0 0], v00000277178c21c0_0, L_00000277179c0358;
L_0000027717a199f0 .cmp/ge 32, L_0000027717a18a50, L_00000277179c03a0;
L_0000027717a19950 .concat [ 11 21 0 0], v00000277178c21c0_0, L_00000277179c03e8;
L_0000027717a198b0 .cmp/gt 32, L_00000277179c0430, L_0000027717a19950;
L_0000027717a18910 .concat [ 11 21 0 0], v00000277178c2e40_0, L_00000277179c0478;
L_0000027717a19450 .cmp/ge 32, L_0000027717a18910, L_00000277179c04c0;
L_0000027717a19ef0 .concat [ 11 21 0 0], v00000277178c2e40_0, L_00000277179c0508;
L_0000027717a19770 .cmp/gt 32, L_00000277179c0550, L_0000027717a19ef0;
L_0000027717a19810 .functor MUXZ 2, L_00000277179c05e0, L_00000277179c0598, L_0000027717860570, C4<>;
L_0000027717a19a90 .part L_0000027717a19810, 0, 1;
L_0000027717a189b0 .functor MUXZ 8, L_00000277179c0628, L_0000027717a19e50, L_0000027717a19a90, C4<>;
L_0000027717a19b30 .functor MUXZ 8, L_00000277179c0670, L_0000027717a18b90, L_0000027717a19a90, C4<>;
L_0000027717a18f50 .functor MUXZ 8, L_00000277179c06b8, L_0000027717a18c30, L_0000027717a19a90, C4<>;
    .scope S_000002771782d9c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000277178c33e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002771782d9c0;
T_1 ;
    %wait E_0000027717859990;
    %load/vec4 v00000277178c33e0_0;
    %nor/r;
    %store/vec4 v00000277178c33e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002771782d9c0;
T_2 ;
    %wait E_0000027717859390;
    %load/vec4 v00000277178c3c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c21c0_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c2e40_0, 0, 11;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000277178c21c0_0;
    %addi 1, 0, 11;
    %store/vec4 v00000277178c21c0_0, 0, 11;
    %load/vec4 v00000277178c21c0_0;
    %pad/u 32;
    %cmpi/e 800, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c21c0_0, 0, 11;
    %load/vec4 v00000277178c2e40_0;
    %addi 1, 0, 11;
    %store/vec4 v00000277178c2e40_0, 0, 11;
    %load/vec4 v00000277178c2e40_0;
    %pad/u 32;
    %cmpi/e 525, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c2e40_0, 0, 11;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v00000277178c21c0_0;
    %pad/u 32;
    %cmpi/u 135, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v00000277178c21c0_0;
    %pad/u 32;
    %cmpi/u 784, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v00000277178c21c0_0;
    %subi 142, 0, 11;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000277178c3520_0, 0, 11;
    %load/vec4 v00000277178c2e40_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.11, 5;
    %load/vec4 v00000277178c2e40_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000277178c2e40_0;
    %subi 35, 0, 11;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v00000277178c3020_0, 0, 11;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027717842f10;
T_3 ;
    %wait E_0000027717859990;
    %load/vec4 v00000277178c1010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000277178c06b0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000277178c1a10_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000277178c0cf0, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000277178c1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000277178c0f70_0;
    %load/vec4 v00000277178c06b0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000277178c1a10_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000277178c0cf0, 4, 0;
T_3.2 ;
    %load/vec4 v00000277178c04d0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000277178c1ab0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000277178c0cf0, 4;
    %store/vec4 v00000277178c0110_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000277178370b0;
T_4 ;
    %wait E_0000027717859990;
    %load/vec4 v000002771785c2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v000002771785b000_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785b460_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v000002771785c220, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002771785c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002771785c0e0_0;
    %load/vec4 v000002771785b000_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785b460_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v000002771785c220, 4, 0;
T_4.2 ;
    %load/vec4 v000002771785bd20_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785b6e0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002771785c220, 4;
    %store/vec4 v000002771785b500_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027717834610;
T_5 ;
    %wait E_0000027717859990;
    %load/vec4 v000002771785b820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v000002771785cc20_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785b140_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v000002771785cea0, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002771785b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002771785cb80_0;
    %load/vec4 v000002771785cc20_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785b140_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v000002771785cea0, 4, 0;
T_5.2 ;
    %load/vec4 v000002771785b0a0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v000002771785c180_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002771785cea0, 4;
    %store/vec4 v000002771785cd60_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027717842d80;
T_6 ;
    %wait E_0000027717859990;
    %load/vec4 v00000277178c07f0_0;
    %addi 1, 0, 11;
    %store/vec4 v00000277178c07f0_0, 0, 11;
    %load/vec4 v00000277178c07f0_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c07f0_0, 0, 11;
    %load/vec4 v00000277178c0e30_0;
    %addi 1, 0, 11;
    %store/vec4 v00000277178c0e30_0, 0, 11;
    %load/vec4 v00000277178c0e30_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c0e30_0, 0, 11;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027717837240;
T_7 ;
    %wait E_0000027717859990;
    %load/vec4 v000002771785c680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000002771784bae0_0;
    %store/vec4 v000002771784bcc0_0, 0, 11;
    %load/vec4 v00000277178c0570_0;
    %store/vec4 v00000277178c0430_0, 0, 11;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002771784bcc0_0;
    %addi 1, 0, 11;
    %store/vec4 v000002771784bcc0_0, 0, 11;
    %load/vec4 v000002771784bcc0_0;
    %load/vec4 v000002771784bae0_0;
    %load/vec4 v000002771785c4a0_0;
    %pad/u 11;
    %add;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000002771784bae0_0;
    %store/vec4 v000002771784bcc0_0, 0, 11;
    %load/vec4 v00000277178c0430_0;
    %addi 1, 0, 11;
    %store/vec4 v00000277178c0430_0, 0, 11;
    %load/vec4 v00000277178c0430_0;
    %load/vec4 v00000277178c0570_0;
    %load/vec4 v000002771785c4a0_0;
    %pad/u 11;
    %add;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000277178c0570_0;
    %store/vec4 v00000277178c0430_0, 0, 11;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027717834390;
T_8 ;
    %wait E_0000027717859990;
    %load/vec4 v00000277178c5e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 316, 0, 11;
    %store/vec4 v00000277178c44f0_0, 0, 11;
    %pushi/vec4 236, 0, 11;
    %store/vec4 v00000277178c5850_0, 0, 11;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
    %load/vec4 v00000277178c4a90_0;
    %store/vec4 v00000277178c4630_0, 0, 11;
    %load/vec4 v00000277178c4db0_0;
    %store/vec4 v00000277178c48b0_0, 0, 11;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000277178c49f0_0, 0, 1;
    %load/vec4 v00000277178c4590_0;
    %store/vec4 v00000277178c4630_0, 0, 11;
    %load/vec4 v00000277178c5d50_0;
    %store/vec4 v00000277178c48b0_0, 0, 11;
    %load/vec4 v00000277178c5030_0;
    %store/vec4 v00000277178c5670_0, 0, 8;
    %load/vec4 v00000277178c5cb0_0;
    %store/vec4 v00000277178c58f0_0, 0, 8;
    %load/vec4 v00000277178c5170_0;
    %store/vec4 v00000277178c4f90_0, 0, 8;
    %load/vec4 v00000277178c41d0_0;
    %addi 1, 0, 22;
    %store/vec4 v00000277178c41d0_0, 0, 22;
    %load/vec4 v00000277178c41d0_0;
    %cmpi/e 2000000, 0, 22;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000277178c41d0_0, 0, 22;
    %load/vec4 v00000277178c4090_0;
    %nor/r;
    %load/vec4 v00000277178c4450_0;
    %nor/r;
    %or;
    %load/vec4 v00000277178c4810_0;
    %nor/r;
    %or;
    %load/vec4 v00000277178c5f30_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v00000277178c4090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000277178c52b0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000277178c4450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000277178c52b0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000277178c4810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000277178c52b0_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v00000277178c5f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000277178c52b0_0, 0, 2;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.4 ;
    %load/vec4 v00000277178c5990_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v00000277178c5990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v00000277178c5850_0;
    %cmpi/u 4, 0, 11;
    %jmp/0xz  T_8.21, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c5850_0, 0, 11;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v00000277178c5850_0;
    %subi 4, 0, 11;
    %store/vec4 v00000277178c5850_0, 0, 11;
T_8.22 ;
    %jmp T_8.20;
T_8.17 ;
    %load/vec4 v00000277178c5850_0;
    %addi 12, 0, 11;
    %cmpi/u 480, 0, 11;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.23, 5;
    %pushi/vec4 472, 0, 11;
    %store/vec4 v00000277178c5850_0, 0, 11;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v00000277178c5850_0;
    %addi 4, 0, 11;
    %store/vec4 v00000277178c5850_0, 0, 11;
T_8.24 ;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v00000277178c44f0_0;
    %cmpi/u 4, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000277178c44f0_0, 0, 11;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v00000277178c44f0_0;
    %subi 4, 0, 11;
    %store/vec4 v00000277178c44f0_0, 0, 11;
T_8.26 ;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v00000277178c44f0_0;
    %addi 12, 0, 11;
    %cmpi/u 640, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.27, 5;
    %pushi/vec4 632, 0, 11;
    %store/vec4 v00000277178c44f0_0, 0, 11;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v00000277178c44f0_0;
    %addi 4, 0, 11;
    %store/vec4 v00000277178c44f0_0, 0, 11;
T_8.28 ;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000277178c5990_0, 0, 3;
T_8.14 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\main.v";
    ".\buffer.v";
    ".\pinta_cursor.v";
    ".\zera_buffer.v";
    ".\vga.v";
