{
  "module_name": "marked.json",
  "hash_id": "a38d40813bc71b67a8807a08eac014633378bab064006f296abefa92e3634988",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power9/marked.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x3013E\",\n    \"EventName\": \"PM_MRK_STALL_CMPLU_CYC\",\n    \"BriefDescription\": \"Number of cycles the marked instruction is experiencing a stall while it is next to complete (NTC)\"\n  },\n  {\n    \"EventCode\": \"0x4F056\",\n    \"EventName\": \"PM_RADIX_PWC_L1_PDE_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Directory Entry was reloaded to a level 1 page walk cache from beyond the core's L3 data cache. The source could be local/remote/distant memory or another core's cache\"\n  },\n  {\n    \"EventCode\": \"0x24158\",\n    \"EventName\": \"PM_MRK_INST\",\n    \"BriefDescription\": \"An instruction was marked. Includes both Random Instruction Sampling (RIS) at decode time and Random Event Sampling (RES) at the time the configured event happens\"\n  },\n  {\n    \"EventCode\": \"0x1E046\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x3C04A\",\n    \"EventName\": \"PM_DATA_FROM_RMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2C01C\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_REMOTE\",\n    \"BriefDescription\": \"Completion stall by Dcache miss which resolved from remote chip (cache or memory)\"\n  },\n  {\n    \"EventCode\": \"0x44040\",\n    \"EventName\": \"PM_INST_FROM_L2_DISP_CONFLICT_OTHER\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x2E050\",\n    \"EventName\": \"PM_DARQ0_7_9_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 7,8, or 9 DARQ entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x2D02E\",\n    \"EventName\": \"PM_RADIX_PWC_L3_PTE_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 3 page walk cache from the core's L2 data cache. This implies that a level 4 PWC access was not necessary for this translation\"\n  },\n  {\n    \"EventCode\": \"0x3F05E\",\n    \"EventName\": \"PM_RADIX_PWC_L3_PTE_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 3 page walk cache from the core's L3 data cache. This implies that a level 4 PWC access was not necessary for this translation\"\n  },\n  {\n    \"EventCode\": \"0x2E01E\",\n    \"EventName\": \"PM_CMPLU_STALL_NTC_FLUSH\",\n    \"BriefDescription\": \"Completion stall due to ntc flush\"\n  },\n  {\n    \"EventCode\": \"0x1F14C\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a marked data side request.. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x20130\",\n    \"EventName\": \"PM_MRK_INST_DECODED\",\n    \"BriefDescription\": \"An instruction was marked at decode time. Random Instruction Sampling (RIS) only\"\n  },\n  {\n    \"EventCode\": \"0x3F144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D058\",\n    \"EventName\": \"PM_VECTOR_FLOP_CMPL\",\n    \"BriefDescription\": \"Vector FP instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x14040\",\n    \"EventName\": \"PM_INST_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 without conflict due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x4404E\",\n    \"EventName\": \"PM_INST_FROM_L3MISS_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch\"\n  },\n  {\n    \"EventCode\": \"0x3003A\",\n    \"EventName\": \"PM_CMPLU_STALL_EXCEPTION\",\n    \"BriefDescription\": \"Cycles in which the NTC instruction is not allowed to complete because it was interrupted by ANY exception, which has to be serviced before the instruction can complete\"\n  },\n  {\n    \"EventCode\": \"0x4F144\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L31_ECO_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x3E044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x300F6\",\n    \"EventName\": \"PM_L1_DCACHE_RELOAD_VALID\",\n    \"BriefDescription\": \"DL1 reloaded due to Demand Load\"\n  },\n  {\n    \"EventCode\": \"0x1415E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3MISS_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from a location other than the local core's L3 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x1E052\",\n    \"EventName\": \"PM_CMPLU_STALL_SLB\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was awaiting L2 response for an SLB\"\n  },\n  {\n    \"EventCode\": \"0x4404C\",\n    \"EventName\": \"PM_INST_FROM_DMEM\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x3000E\",\n    \"EventName\": \"PM_FXU_1PLUS_BUSY\",\n    \"BriefDescription\": \"At least one of the 4 FXU units is busy\"\n  },\n  {\n    \"EventCode\": \"0x2C048\",\n    \"EventName\": \"PM_DATA_FROM_LMEM\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's Memory due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x3000A\",\n    \"EventName\": \"PM_CMPLU_STALL_PM\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was issued to the Permute execution pipe and waiting to finish. Includes permute and decimal fixed point instructions (128 bit BCD arithmetic) + a few 128 bit fixpoint add/subtract instructions with carry. Not qualified by vector or multicycle\"\n  },\n  {\n    \"EventCode\": \"0x1504E\",\n    \"EventName\": \"PM_IPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x1C052\",\n    \"EventName\": \"PM_DATA_GRP_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x30008\",\n    \"EventName\": \"PM_DISP_STARVED\",\n    \"BriefDescription\": \"Dispatched Starved\"\n  },\n  {\n    \"EventCode\": \"0x14042\",\n    \"EventName\": \"PM_INST_FROM_L2\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x4000C\",\n    \"EventName\": \"PM_FREQ_UP\",\n    \"BriefDescription\": \"Power Management: Above Threshold A\"\n  },\n  {\n    \"EventCode\": \"0x3C050\",\n    \"EventName\": \"PM_DATA_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump (prediction=correct) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x25040\",\n    \"EventName\": \"PM_IPTEG_FROM_L2_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x10132\",\n    \"EventName\": \"PM_MRK_INST_ISSUED\",\n    \"BriefDescription\": \"Marked instruction issued\"\n  },\n  {\n    \"EventCode\": \"0x1C046\",\n    \"EventName\": \"PM_DATA_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2C044\",\n    \"EventName\": \"PM_DATA_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2C04A\",\n    \"EventName\": \"PM_DATA_FROM_RL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x24044\",\n    \"EventName\": \"PM_INST_FROM_L31_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x4C050\",\n    \"EventName\": \"PM_DATA_SYS_PUMP_MPRED_RTY\",\n    \"BriefDescription\": \"Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2C052\",\n    \"EventName\": \"PM_DATA_GRP_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x2F148\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D01A\",\n    \"EventName\": \"PM_CMPLU_STALL_EIEIO\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction is an EIEIO waiting for response from L2\"\n  },\n  {\n    \"EventCode\": \"0x4F14E\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a marked data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4F05A\",\n    \"EventName\": \"PM_RADIX_PWC_L4_PTE_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 4 page walk cache from the core's L3 data cache. This is the deepest level of PWC possible for a translation\"\n  },\n  {\n    \"EventCode\": \"0x1F05A\",\n    \"EventName\": \"PM_RADIX_PWC_L4_PTE_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 4 page walk cache from the core's L2 data cache. This is the deepest level of PWC possible for a translation\"\n  },\n  {\n    \"EventCode\": \"0x30068\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_PREF\",\n    \"BriefDescription\": \"Counts all Icache prefetch reloads ( includes demand turned into prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x4C04A\",\n    \"EventName\": \"PM_DATA_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x400FE\",\n    \"EventName\": \"PM_DATA_FROM_MEMORY\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x3F058\",\n    \"EventName\": \"PM_RADIX_PWC_L1_PDE_FROM_L3\",\n    \"BriefDescription\": \"A Page Directory Entry was reloaded to a level 1 page walk cache from the core's L3 data cache\"\n  },\n  {\n    \"EventCode\": \"0x3C052\",\n    \"EventName\": \"PM_DATA_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4D142\",\n    \"EventName\": \"PM_MRK_DATA_FROM_L3\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L3 due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x30050\",\n    \"EventName\": \"PM_SYS_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x30028\",\n    \"EventName\": \"PM_CMPLU_STALL_SPEC_FINISH\",\n    \"BriefDescription\": \"Finish stall while waiting for the non-speculative finish of either a stcx waiting for its result or a load waiting for non-critical sectors of data and ECC\"\n  },\n  {\n    \"EventCode\": \"0x400F4\",\n    \"EventName\": \"PM_RUN_PURR\",\n    \"BriefDescription\": \"Run_PURR\"\n  },\n  {\n    \"EventCode\": \"0x3404C\",\n    \"EventName\": \"PM_INST_FROM_DL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x3D05A\",\n    \"EventName\": \"PM_NTC_ISSUE_HELD_OTHER\",\n    \"BriefDescription\": \"The NTC instruction is being held at dispatch during regular pipeline cycles, or because the VSU is busy with multi-cycle instructions, or because of a write-back collision with VSU\"\n  },\n  {\n    \"EventCode\": \"0x2E048\",\n    \"EventName\": \"PM_DPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x2D02A\",\n    \"EventName\": \"PM_RADIX_PWC_L3_PDE_FROM_L2\",\n    \"BriefDescription\": \"A Page Directory Entry was reloaded to a level 3 page walk cache from the core's L2 data cache\"\n  },\n  {\n    \"EventCode\": \"0x1F05C\",\n    \"EventName\": \"PM_RADIX_PWC_L3_PDE_FROM_L3\",\n    \"BriefDescription\": \"A Page Directory Entry was reloaded to a level 3 page walk cache from the core's L3 data cache\"\n  },\n  {\n    \"EventCode\": \"0x4D04A\",\n    \"EventName\": \"PM_DARQ0_0_3_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 3 or less DARQ entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x1404C\",\n    \"EventName\": \"PM_INST_FROM_LL4\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from the local chip's L4 cache due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x200FD\",\n    \"EventName\": \"PM_L1_ICACHE_MISS\",\n    \"BriefDescription\": \"Demand iCache Miss\"\n  },\n  {\n    \"EventCode\": \"0x34040\",\n    \"EventName\": \"PM_INST_FROM_L2_DISP_CONFLICT_LDHITST\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x20138\",\n    \"EventName\": \"PM_MRK_ST_NEST\",\n    \"BriefDescription\": \"Marked store sent to nest\"\n  },\n  {\n    \"EventCode\": \"0x44048\",\n    \"EventName\": \"PM_INST_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x35046\",\n    \"EventName\": \"PM_IPTEG_FROM_L21_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x4C04E\",\n    \"EventName\": \"PM_DATA_FROM_L3MISS_MOD\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from a location other than the local core's L3 due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x401E0\",\n    \"EventName\": \"PM_MRK_INST_CMPL\",\n    \"BriefDescription\": \"marked instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x2C128\",\n    \"EventName\": \"PM_MRK_DATA_FROM_DL2L3_SHR_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x34044\",\n    \"EventName\": \"PM_INST_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x4E018\",\n    \"EventName\": \"PM_CMPLU_STALL_NTC_DISP_FIN\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was one that must finish at dispatch.\"\n  },\n  {\n    \"EventCode\": \"0x2E05E\",\n    \"EventName\": \"PM_LMQ_EMPTY_CYC\",\n    \"BriefDescription\": \"Cycles in which the LMQ has no pending load misses for this thread\"\n  },\n  {\n    \"EventCode\": \"0x4C122\",\n    \"EventName\": \"PM_DARQ1_0_3_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 3 or fewer DARQ1 entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x4F058\",\n    \"EventName\": \"PM_RADIX_PWC_L2_PTE_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 2 page walk cache from the core's L3 data cache. This implies that level 3 and level 4 PWC accesses were not necessary for this translation\"\n  },\n  {\n    \"EventCode\": \"0x14046\",\n    \"EventName\": \"PM_INST_FROM_L31_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x3012C\",\n    \"EventName\": \"PM_MRK_ST_FWD\",\n    \"BriefDescription\": \"Marked st forwards\"\n  },\n  {\n    \"EventCode\": \"0x101E0\",\n    \"EventName\": \"PM_MRK_INST_DISP\",\n    \"BriefDescription\": \"The thread has dispatched a randomly sampled marked instruction\"\n  },\n  {\n    \"EventCode\": \"0x1D058\",\n    \"EventName\": \"PM_DARQ0_10_12_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 10 or more DARQ entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x300FE\",\n    \"EventName\": \"PM_DATA_FROM_L3MISS\",\n    \"BriefDescription\": \"Demand LD - L3 Miss (not L2 hit and not L3 hit)\"\n  },\n  {\n    \"EventCode\": \"0x30006\",\n    \"EventName\": \"PM_CMPLU_STALL_OTHER_CMPL\",\n    \"BriefDescription\": \"Instructions the core completed while this tread was stalled\"\n  },\n  {\n    \"EventCode\": \"0x1005C\",\n    \"EventName\": \"PM_CMPLU_STALL_DP\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was a scalar instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format. Not qualified multicycle. Qualified by NOT vector\"\n  },\n  {\n    \"EventCode\": \"0x1E042\",\n    \"EventName\": \"PM_DPTEG_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x1016E\",\n    \"EventName\": \"PM_MRK_BR_CMPL\",\n    \"BriefDescription\": \"Branch Instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x2013A\",\n    \"EventName\": \"PM_MRK_BRU_FIN\",\n    \"BriefDescription\": \"bru marked instr finish\"\n  },\n  {\n    \"EventCode\": \"0x4F05E\",\n    \"EventName\": \"PM_RADIX_PWC_L3_PTE_FROM_L3MISS\",\n    \"BriefDescription\": \"A Page Table Entry was reloaded to a level 3 page walk cache from beyond the core's L3 data cache. This implies that a level 4 PWC access was not necessary for this translation. The source could be local/remote/distant memory or another core's cache\"\n  },\n  {\n    \"EventCode\": \"0x400FC\",\n    \"EventName\": \"PM_ITLB_MISS\",\n    \"BriefDescription\": \"ITLB Reloaded. Counts 1 per ITLB miss for HPT but multiple for radix depending on number of levels traveresed\"\n  },\n  {\n    \"EventCode\": \"0x1E044\",\n    \"EventName\": \"PM_DPTEG_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x4D05A\",\n    \"EventName\": \"PM_NON_MATH_FLOP_CMPL\",\n    \"BriefDescription\": \"Non FLOP operation completed\"\n  },\n  {\n    \"EventCode\": \"0x101E2\",\n    \"EventName\": \"PM_MRK_BR_TAKEN_CMPL\",\n    \"BriefDescription\": \"Marked Branch Taken completed\"\n  },\n  {\n    \"EventCode\": \"0x3E158\",\n    \"EventName\": \"PM_MRK_STCX_FAIL\",\n    \"BriefDescription\": \"marked stcx failed\"\n  },\n  {\n    \"EventCode\": \"0x1C048\",\n    \"EventName\": \"PM_DATA_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x1C054\",\n    \"EventName\": \"PM_DATA_PUMP_CPRED\",\n    \"BriefDescription\": \"Pump prediction correct. Counts across all types of pumps for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4405E\",\n    \"EventName\": \"PM_DARQ_STORE_REJECT\",\n    \"BriefDescription\": \"The DARQ attempted to transmit a store into an LSAQ or SRQ entry but It was rejected. Divide by PM_DARQ_STORE_XMIT to get reject ratio\"\n  },\n  {\n    \"EventCode\": \"0x1C042\",\n    \"EventName\": \"PM_DATA_FROM_L2\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from local core's L2 due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x1D14C\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LL4\",\n    \"BriefDescription\": \"The processor's data cache was reloaded from the local chip's L4 cache due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x1006C\",\n    \"EventName\": \"PM_RUN_CYC_ST_MODE\",\n    \"BriefDescription\": \"Cycles run latch is set and core is in ST mode\"\n  },\n  {\n    \"EventCode\": \"0x3C044\",\n    \"EventName\": \"PM_DATA_FROM_L31_ECO_SHR\",\n    \"BriefDescription\": \"The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a demand load\"\n  },\n  {\n    \"EventCode\": \"0x4C052\",\n    \"EventName\": \"PM_DATA_PUMP_MPRED\",\n    \"BriefDescription\": \"Pump misprediction. Counts across all types of pumps for a demand load\"\n  },\n  {\n    \"EventCode\": \"0x20050\",\n    \"EventName\": \"PM_GRP_PUMP_CPRED\",\n    \"BriefDescription\": \"Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x1F150\",\n    \"EventName\": \"PM_MRK_ST_L2DISP_TO_CMPL_CYC\",\n    \"BriefDescription\": \"cycles from L2 rc disp to l2 rc completion\"\n  },\n  {\n    \"EventCode\": \"0x4505A\",\n    \"EventName\": \"PM_SP_FLOP_CMPL\",\n    \"BriefDescription\": \"SP instruction completed\"\n  },\n  {\n    \"EventCode\": \"0x4000A\",\n    \"EventName\": \"PM_ISQ_36_44_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 36 or more Issue Queue entries are in use. This is a shared event, not per thread. There are 44 issue queue entries across 4 slices in the whole core\"\n  },\n  {\n    \"EventCode\": \"0x2C12E\",\n    \"EventName\": \"PM_MRK_DATA_FROM_LL4_CYC\",\n    \"BriefDescription\": \"Duration in cycles to reload from the local chip's L4 cache due to a marked load\"\n  },\n  {\n    \"EventCode\": \"0x2C058\",\n    \"EventName\": \"PM_MEM_PREF\",\n    \"BriefDescription\": \"Memory prefetch for this thread. Includes L4\"\n  },\n  {\n    \"EventCode\": \"0x40012\",\n    \"EventName\": \"PM_L1_ICACHE_RELOADED_ALL\",\n    \"BriefDescription\": \"Counts all Icache reloads includes demand, prefetch, prefetch turned into demand and demand turned into prefetch\"\n  },\n  {\n    \"EventCode\": \"0x3003C\",\n    \"EventName\": \"PM_CMPLU_STALL_NESTED_TEND\",\n    \"BriefDescription\": \"Completion stall because the ISU is updating the TEXASR to keep track of the nested tend and decrement the TEXASR nested level. This is a short delay\"\n  },\n  {\n    \"EventCode\": \"0x3D05C\",\n    \"EventName\": \"PM_DISP_HELD_HB_FULL\",\n    \"BriefDescription\": \"Dispatch held due to History Buffer full. Could be GPR/VSR/VMR/FPR/CR/XVF; CR; XVF (XER/VSCR/FPSCR)\"\n  },\n  {\n    \"EventCode\": \"0x30052\",\n    \"EventName\": \"PM_SYS_PUMP_MPRED\",\n    \"BriefDescription\": \"Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)\"\n  },\n  {\n    \"EventCode\": \"0x2E044\",\n    \"EventName\": \"PM_DPTEG_FROM_L31_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x34048\",\n    \"EventName\": \"PM_INST_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)\"\n  },\n  {\n    \"EventCode\": \"0x45042\",\n    \"EventName\": \"PM_IPTEG_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x15042\",\n    \"EventName\": \"PM_IPTEG_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x1C05E\",\n    \"EventName\": \"PM_MEM_LOC_THRESH_LSU_MED\",\n    \"BriefDescription\": \"Local memory above threshold for data prefetch\"\n  },\n  {\n    \"EventCode\": \"0x40134\",\n    \"EventName\": \"PM_MRK_INST_TIMEO\",\n    \"BriefDescription\": \"marked Instruction finish timeout (instruction lost)\"\n  },\n  {\n    \"EventCode\": \"0x1002C\",\n    \"EventName\": \"PM_L1_DCACHE_RELOADED_ALL\",\n    \"BriefDescription\": \"L1 data cache reloaded for demand. If MMCR1[16] is 1, prefetches will be included as well\"\n  },\n  {\n    \"EventCode\": \"0x30130\",\n    \"EventName\": \"PM_MRK_INST_FIN\",\n    \"BriefDescription\": \"marked instruction finished\"\n  },\n  {\n    \"EventCode\": \"0x1F14A\",\n    \"EventName\": \"PM_MRK_DPTEG_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked data side request.. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included\"\n  },\n  {\n    \"EventCode\": \"0x3504E\",\n    \"EventName\": \"PM_DARQ0_4_6_ENTRIES\",\n    \"BriefDescription\": \"Cycles in which 4, 5, or 6 DARQ entries (out of 12) are in use\"\n  },\n  {\n    \"EventCode\": \"0x30064\",\n    \"EventName\": \"PM_DARQ_STORE_XMIT\",\n    \"BriefDescription\": \"The DARQ attempted to transmit a store into an LSAQ or SRQ entry. Includes rejects. Not qualified by thread, so it includes counts for the whole core\"\n  },\n  {\n    \"EventCode\": \"0x45046\",\n    \"EventName\": \"PM_IPTEG_FROM_L21_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a instruction side request\"\n  },\n  {\n    \"EventCode\": \"0x2C016\",\n    \"EventName\": \"PM_CMPLU_STALL_PASTE\",\n    \"BriefDescription\": \"Finish stall because the NTF instruction was a paste waiting for response from L2\"\n  },\n  {\n    \"EventCode\": \"0x24156\",\n    \"EventName\": \"PM_MRK_STCX_FIN\",\n    \"BriefDescription\": \"Number of marked stcx instructions finished. This includes instructions in the speculative path of a branch that may be flushed\"\n  },\n  {\n    \"EventCode\": \"0x15150\",\n    \"EventName\": \"PM_SYNC_MRK_PROBE_NOP\",\n    \"BriefDescription\": \"Marked probeNops which can cause synchronous interrupts\"\n  },\n  {\n    \"EventCode\": \"0x301E4\",\n    \"EventName\": \"PM_MRK_BR_MPRED_CMPL\",\n    \"BriefDescription\": \"Marked Branch Mispredicted\"\n  }\n]",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}