{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512756438348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512756438355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 13:07:18 2017 " "Processing started: Fri Dec 08 13:07:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512756438355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512756438355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512756438355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756439801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756440244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_fast.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_fast.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756440771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756441235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756441548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756441845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_v_fast.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756442142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_v.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_v.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512756442443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512756442558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 13:07:22 2017 " "Processing ended: Fri Dec 08 13:07:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512756442558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512756442558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512756442558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512756442558 ""}
