/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  reg [3:0] _03_;
  reg [3:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_28z ? celloutsig_0_27z : celloutsig_0_18z;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_7z = celloutsig_1_1z ? celloutsig_1_2z : in_data[96];
  assign celloutsig_1_9z = celloutsig_1_0z ? in_data[158] : celloutsig_1_7z;
  assign celloutsig_0_4z = celloutsig_0_1z ? in_data[65] : celloutsig_0_1z;
  assign celloutsig_1_15z = celloutsig_1_14z ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_0_12z = in_data[85] ? celloutsig_0_4z : celloutsig_0_7z;
  assign celloutsig_0_13z = in_data[76] ? celloutsig_0_10z : celloutsig_0_11z;
  assign celloutsig_0_17z = in_data[80] ? celloutsig_0_5z : _00_;
  assign celloutsig_0_25z = celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_12z;
  assign celloutsig_0_28z = !(celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_17z);
  assign celloutsig_0_29z = !(celloutsig_0_26z ? celloutsig_0_7z : celloutsig_0_12z);
  assign celloutsig_0_3z = !(in_data[71] ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_1_14z = !(celloutsig_1_5z ? celloutsig_1_13z : celloutsig_1_0z);
  assign celloutsig_1_17z = !(celloutsig_1_3z ? celloutsig_1_7z : celloutsig_1_8z);
  assign celloutsig_0_7z = !(celloutsig_0_5z ? in_data[85] : celloutsig_0_6z);
  assign celloutsig_0_18z = !(celloutsig_0_10z ? celloutsig_0_10z : _00_);
  assign celloutsig_0_26z = !(celloutsig_0_13z ? _01_ : celloutsig_0_6z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  reg [4:0] _28_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 5'h00;
    else _28_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z };
  assign { _01_, _05_[3:1], _00_ } = _28_;
  assign celloutsig_0_0z = ! in_data[46:34];
  assign celloutsig_1_0z = ! in_data[120:118];
  assign celloutsig_1_1z = ! in_data[154:126];
  assign celloutsig_1_5z = ! { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = ! { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = ! { in_data[171:160], celloutsig_1_5z };
  assign celloutsig_1_18z = ! { _03_[2:0], celloutsig_1_7z, _02_, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_6z = ! { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = ! { celloutsig_0_11z, _04_, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_27z = ~((celloutsig_0_25z & celloutsig_0_1z) | celloutsig_0_10z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[116]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[172]) | in_data[164]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_9z) | celloutsig_1_8z);
  assign celloutsig_1_19z = ~((celloutsig_1_5z & celloutsig_1_14z) | in_data[169]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_10z = ~((in_data[63] & celloutsig_0_1z) | celloutsig_0_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[44]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_1z) | celloutsig_0_6z);
  assign { _05_[4], _05_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
