{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616571616518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616571616519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 10:40:15 2021 " "Processing started: Wed Mar 24 10:40:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616571616519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571616519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max10 -c max10_50 " "Command: quartus_map --read_settings_files=on --write_settings_files=off max10 -c max10_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571616519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616571617346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync " "Found entity 1: hvsync" {  } { { "hvsync.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571635323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.v 3 3 " "Found 3 design units, including 3 entities, in source file hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635347 ""} { "Info" "ISGN_ENTITY_NAME" "2 TMDS_encoder " "Found entity 2: TMDS_encoder" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635347 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddio " "Found entity 3: ddio" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571635347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571635357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "mypll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571635362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_leds " "Found entity 1: hdmi_leds" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571635364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571635364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_leds " "Elaborating entity \"hdmi_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616571635641 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED hdmi_leds.v(6) " "Output port \"LED\" at hdmi_leds.v(6) has no driver" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616571635663 "|hdmi_leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll mypll:mypll_inst " "Elaborating entity \"mypll\" for hierarchy \"mypll:mypll_inst\"" {  } { { "hdmi_leds.v" "mypll_inst" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571635701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll:mypll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll.v" "altpll_component" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll:mypll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll:mypll_inst\|altpll:altpll_component\"" {  } { { "mypll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll:mypll_inst\|altpll:altpll_component " "Instantiated megafunction \"mypll:mypll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 25 " "Parameter \"clk1_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636124 ""}  } { { "mypll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616571636124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571636450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571636450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll mypll:mypll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"mypll:mypll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_inst " "Elaborating entity \"display\" for hierarchy \"display:display_inst\"" {  } { { "hdmi_leds.v" "display_inst" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(70) " "Verilog HDL assignment warning at display.v(70): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636482 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(71) " "Verilog HDL assignment warning at display.v(71): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636482 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(72) " "Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636482 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(128) " "Verilog HDL assignment warning at display.v(128): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636482 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(129) " "Verilog HDL assignment warning at display.v(129): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636482 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(130) " "Verilog HDL assignment warning at display.v(130): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636483 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(131) " "Verilog HDL assignment warning at display.v(131): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636483 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(132) " "Verilog HDL assignment warning at display.v(132): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636483 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(133) " "Verilog HDL assignment warning at display.v(133): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636483 "|hdmi_leds|display:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync display:display_inst\|hvsync:u_hvsync " "Elaborating entity \"hvsync\" for hierarchy \"display:display_inst\|hvsync:u_hvsync\"" {  } { { "display.v" "u_hvsync" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hvsync.v(51) " "Verilog HDL assignment warning at hvsync.v(51): truncated value with size 32 to match size of target (12)" {  } { { "hvsync.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616571636487 "|hdmi_leds|display:display_inst|hvsync:u_hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi display:display_inst\|hdmi:u_hdmi " "Elaborating entity \"hdmi\" for hierarchy \"display:display_inst\|hdmi:u_hdmi\"" {  } { { "display.v" "u_hdmi" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder display:display_inst\|hdmi:u_hdmi\|TMDS_encoder:encode_R " "Elaborating entity \"TMDS_encoder\" for hierarchy \"display:display_inst\|hdmi:u_hdmi\|TMDS_encoder:encode_R\"" {  } { { "hdmi.v" "encode_R" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altddio_out1.v 1 1 " "Using design file altddio_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571636522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616571636522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out1 display:display_inst\|altddio_out1:u_ddio1 " "Elaborating entity \"altddio_out1\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\"" {  } { { "display.v" "u_ddio1" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "altddio_out1.v" "ALTDDIO_OUT_component" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616571636598 ""}  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616571636598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/ddio_out_p9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616571636808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571636808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571636809 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616571639533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616571640449 "|hdmi_leds|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616571640449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616571640721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616571645235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616571645854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616571645854 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mypll:mypll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"mypll:mypll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "mypll.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v" 116 0 0 } } { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 27 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1616571646383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD0 " "No output dependent on input pin \"FTDI_BD0\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTDI_BD0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD1 " "No output dependent on input pin \"FTDI_BD1\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTDI_BD1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD2 " "No output dependent on input pin \"FTDI_BD2\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTDI_BD2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD3 " "No output dependent on input pin \"FTDI_BD3\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTDI_BD3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[0\] " "No output dependent on input pin \"FTD\[0\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[1\] " "No output dependent on input pin \"FTD\[1\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[2\] " "No output dependent on input pin \"FTD\[2\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[3\] " "No output dependent on input pin \"FTD\[3\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[4\] " "No output dependent on input pin \"FTD\[4\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[5\] " "No output dependent on input pin \"FTD\[5\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[6\] " "No output dependent on input pin \"FTD\[6\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTD\[7\] " "No output dependent on input pin \"FTD\[7\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[0\] " "No output dependent on input pin \"FTC\[0\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[1\] " "No output dependent on input pin \"FTC\[1\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[2\] " "No output dependent on input pin \"FTC\[2\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[3\] " "No output dependent on input pin \"FTC\[3\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[4\] " "No output dependent on input pin \"FTC\[4\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[5\] " "No output dependent on input pin \"FTC\[5\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[6\] " "No output dependent on input pin \"FTC\[6\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTC\[7\] " "No output dependent on input pin \"FTC\[7\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|FTC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[0\] " "No output dependent on input pin \"IO\[0\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[1\] " "No output dependent on input pin \"IO\[1\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[2\] " "No output dependent on input pin \"IO\[2\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[3\] " "No output dependent on input pin \"IO\[3\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[4\] " "No output dependent on input pin \"IO\[4\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[5\] " "No output dependent on input pin \"IO\[5\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[6\] " "No output dependent on input pin \"IO\[6\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[7\] " "No output dependent on input pin \"IO\[7\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[8\] " "No output dependent on input pin \"IO\[8\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[9\] " "No output dependent on input pin \"IO\[9\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[10\] " "No output dependent on input pin \"IO\[10\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[11\] " "No output dependent on input pin \"IO\[11\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[12\] " "No output dependent on input pin \"IO\[12\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[13\] " "No output dependent on input pin \"IO\[13\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[14\] " "No output dependent on input pin \"IO\[14\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[15\] " "No output dependent on input pin \"IO\[15\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[16\] " "No output dependent on input pin \"IO\[16\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[17\] " "No output dependent on input pin \"IO\[17\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[18\] " "No output dependent on input pin \"IO\[18\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IO\[19\] " "No output dependent on input pin \"IO\[19\]\"" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616571646543 "|hdmi_leds|IO[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616571646543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616571646549 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616571646549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "367 " "Implemented 367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616571646549 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616571646549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616571646549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616571646609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 10:40:46 2021 " "Processing ended: Wed Mar 24 10:40:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616571646609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616571646609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616571646609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616571646609 ""}
