{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 16:34:24 2009 " "Info: Processing started: Tue Apr 07 16:34:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "CCD_PIXCLK " "Warning: Can't find clock settings \"CCD_PIXCLK\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "CLK50 " "Warning: Can't find clock settings \"CLK50\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WHDB_CLOCK_SETTING_NOT_FOUND" "CCD_MCLK " "Warning: Can't find clock settings \"CCD_MCLK\" in current project -- ignoring clock settings" {  } {  } 0 0 "Can't find clock settings \"%1!s!\" in current project -- ignoring clock settings" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rClk\[0\] " "Info: Detected ripple clock \"rClk\[0\]\" as buffer" {  } { { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 277 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rClk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u7\|WR_MASK\[0\] -3.195 ns " "Info: Slack time is -3.195 ns for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u7\|WR_MASK\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.006 ns + Largest register register " "Info: + Largest register to register requirement is 1.006 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.581 ns + " "Info: + Setup relationship between source and destination is 1.581 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.581 ns " "Info: + Latch edge is 1.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.336 ns + Largest " "Info: + Largest clock skew is -0.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.525 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 585 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.525 ns Sdram_Control_4Port:u7\|WR_MASK\[0\] 3 REG LCFF_X18_Y13_N5 20 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X18_Y13_N5; Fanout = 20; REG Node = 'Sdram_Control_4Port:u7\|WR_MASK\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.84 % ) " "Info: Total cell delay = 0.602 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 76.16 % ) " "Info: Total interconnect delay = 1.923 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns Reset_Delay:u2\|oRST_0 3 REG LCFF_X20_Y14_N3 11 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y14_N3; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "V/Reset_Delay.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "V/Reset_Delay.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.201 ns - Longest register register " "Info: - Longest register to register delay is 4.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LCFF_X20_Y14_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y14_N3; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "V/Reset_Delay.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.178 ns) 0.554 ns Sdram_Control_4Port:u7\|mRD~6 2 COMB LCCOMB_X20_Y14_N30 1 " "Info: 2: + IC(0.376 ns) + CELL(0.178 ns) = 0.554 ns; Loc. = LCCOMB_X20_Y14_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~6 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.026 ns Sdram_Control_4Port:u7\|mRD~7 3 COMB LCCOMB_X20_Y14_N24 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.026 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Sdram_Control_4Port:u7|mRD~6 Sdram_Control_4Port:u7|mRD~7 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.177 ns) 2.081 ns Sdram_Control_4Port:u7\|mRD~9 4 COMB LCCOMB_X19_Y17_N12 17 " "Info: 4: + IC(0.878 ns) + CELL(0.177 ns) = 2.081 ns; Loc. = LCCOMB_X19_Y17_N12; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7\|mRD~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { Sdram_Control_4Port:u7|mRD~7 Sdram_Control_4Port:u7|mRD~9 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 2.573 ns Sdram_Control_4Port:u7\|mWR~7 5 COMB LCCOMB_X19_Y17_N10 3 " "Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 2.573 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7\|mWR~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { Sdram_Control_4Port:u7|mRD~9 Sdram_Control_4Port:u7|mWR~7 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.758 ns) 4.201 ns Sdram_Control_4Port:u7\|WR_MASK\[0\] 6 REG LCFF_X18_Y13_N5 20 " "Info: 6: + IC(0.870 ns) + CELL(0.758 ns) = 4.201 ns; Loc. = LCFF_X18_Y13_N5; Fanout = 20; REG Node = 'Sdram_Control_4Port:u7\|WR_MASK\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Sdram_Control_4Port:u7|mWR~7 Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 508 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 34.97 % ) " "Info: Total cell delay = 1.469 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.732 ns ( 65.03 % ) " "Info: Total interconnect delay = 2.732 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~6 Sdram_Control_4Port:u7|mRD~7 Sdram_Control_4Port:u7|mRD~9 Sdram_Control_4Port:u7|mWR~7 Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~6 {} Sdram_Control_4Port:u7|mRD~7 {} Sdram_Control_4Port:u7|mRD~9 {} Sdram_Control_4Port:u7|mWR~7 {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.376ns 0.294ns 0.878ns 0.314ns 0.870ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.525 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.929ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.201 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~6 Sdram_Control_4Port:u7|mRD~7 Sdram_Control_4Port:u7|mRD~9 Sdram_Control_4Port:u7|mWR~7 Sdram_Control_4Port:u7|WR_MASK[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.201 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~6 {} Sdram_Control_4Port:u7|mRD~7 {} Sdram_Control_4Port:u7|mRD~9 {} Sdram_Control_4Port:u7|mWR~7 {} Sdram_Control_4Port:u7|WR_MASK[0] {} } { 0.000ns 0.376ns 0.294ns 0.878ns 0.314ns 0.870ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.758ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' 81 " "Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' along 81 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] register RAW2RGB:u4\|mDVAL register Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\] 103.14 MHz 9.696 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 103.14 MHz between source register \"RAW2RGB:u4\|mDVAL\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]\" (period= 9.696 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.625 ns + Longest register register " "Info: + Longest register to register delay is 4.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAW2RGB:u4\|mDVAL 1 REG LCFF_X31_Y25_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 2; REG Node = 'RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.319 ns) 1.486 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq 2 COMB LCCOMB_X29_Y24_N10 42 " "Info: 2: + IC(1.167 ns) + CELL(0.319 ns) = 1.486 ns; Loc. = LCCOMB_X29_Y24_N10; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { RAW2RGB:u4|mDVAL Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/dcfifo_m2o1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.517 ns) 2.563 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT 3 COMB LCCOMB_X30_Y24_N2 2 " "Info: 3: + IC(0.560 ns) + CELL(0.517 ns) = 2.563 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.643 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT 4 COMB LCCOMB_X30_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.643 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.723 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT 5 COMB LCCOMB_X30_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.723 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.803 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT 6 COMB LCCOMB_X30_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.803 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.883 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT 7 COMB LCCOMB_X30_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.883 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.963 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT 8 COMB LCCOMB_X30_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.963 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.137 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT 9 COMB LCCOMB_X30_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 3.137 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.217 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT 10 COMB LCCOMB_X30_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.217 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.297 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT 11 COMB LCCOMB_X30_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.297 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.377 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8~COUT 12 COMB LCCOMB_X30_Y24_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.377 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.835 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera9 13 COMB LCCOMB_X30_Y24_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.835 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.178 ns) 4.529 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]~feeder 14 COMB LCCOMB_X31_Y24_N26 1 " "Info: 14: + IC(0.516 ns) + CELL(0.178 ns) = 4.529 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.625 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\] 15 REG LCFF_X31_Y24_N27 4 " "Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 4.625 ns; Loc. = LCFF_X31_Y24_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.382 ns ( 51.50 % ) " "Info: Total cell delay = 2.382 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 48.50 % ) " "Info: Total interconnect delay = 2.243 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.625 ns" { RAW2RGB:u4|mDVAL Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.625 ns" { RAW2RGB:u4|mDVAL {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] {} } { 0.000ns 1.167ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.516ns 0.000ns } { 0.000ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns - Smallest " "Info: - Smallest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 658 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X31_Y27_N0; Fanout = 658; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.602 ns) 2.675 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\] 3 REG LCFF_X31_Y24_N27 4 " "Info: 3: + IC(1.230 ns) + CELL(0.602 ns) = 2.675 ns; Loc. = LCFF_X31_Y24_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 54.02 % ) " "Info: Total cell delay = 1.445 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.230 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] {} } { 0.000ns 0.000ns 1.230ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 658 " "Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X31_Y27_N0; Fanout = 658; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.602 ns) 2.659 ns RAW2RGB:u4\|mDVAL 3 REG LCFF_X31_Y25_N17 2 " "Info: 3: + IC(1.214 ns) + CELL(0.602 ns) = 2.659 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 2; REG Node = 'RAW2RGB:u4\|mDVAL'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { GPIO_1[0]~19 RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "V/RAW2RGB.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 54.34 % ) " "Info: Total cell delay = 1.445 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { GPIO_1[0] GPIO_1[0]~19 RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] {} } { 0.000ns 0.000ns 1.230ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { GPIO_1[0] GPIO_1[0]~19 RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "V/RAW2RGB.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/RAW2RGB.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "V/RAW2RGB.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/RAW2RGB.v" 98 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.625 ns" { RAW2RGB:u4|mDVAL Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.625 ns" { RAW2RGB:u4|mDVAL {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] {} } { 0.000ns 1.167ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.516ns 0.000ns } { 0.000ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] {} } { 0.000ns 0.000ns 1.230ns } { 0.000ns 0.843ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { GPIO_1[0] GPIO_1[0]~19 RAW2RGB:u4|mDVAL } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} RAW2RGB:u4|mDVAL {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.843ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register VGA_Controller:u1\|oRequest register Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 5.771 ns " "Info: Slack time is 5.771 ns for clock \"CLOCK_50\" between source register \"VGA_Controller:u1\|oRequest\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.23 MHz 8.458 ns " "Info: Fmax is 118.23 MHz (period= 8.458 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.740 ns + Largest register register " "Info: + Largest register to register requirement is 9.740 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.021 ns + Largest " "Info: + Largest clock skew is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.585 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns rClk\[0\] 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 3.020 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 143 " "Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 3.020 ns; Loc. = CLKCTRL_G0; Fanout = 143; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.602 ns) 4.585 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 4 REG LCFF_X16_Y20_N31 3 " "Info: 4: + IC(0.963 ns) + CELL(0.602 ns) = 4.585 ns; Loc. = LCFF_X16_Y20_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.68 % ) " "Info: Total cell delay = 2.507 ns ( 54.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 45.32 % ) " "Info: Total interconnect delay = 2.078 ns ( 45.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.963ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.606 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns rClk\[0\] 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 3.020 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 143 " "Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 3.020 ns; Loc. = CLKCTRL_G0; Fanout = 143; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 4.606 ns VGA_Controller:u1\|oRequest 4 REG LCFF_X20_Y22_N29 4 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 4.606 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.43 % ) " "Info: Total cell delay = 2.507 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 45.57 % ) " "Info: Total interconnect delay = 2.099 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.963ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "V/VGA_Controller.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.963ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.969 ns - Longest register register " "Info: - Longest register to register delay is 3.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oRequest 1 REG LCFF_X20_Y22_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oRequest } "NODE_NAME" } } { "V/VGA_Controller.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.322 ns) 1.267 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena 2 COMB LCCOMB_X19_Y20_N8 13 " "Info: 2: + IC(0.945 ns) + CELL(0.322 ns) = 1.267 ns; Loc. = LCCOMB_X19_Y20_N8; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.495 ns) 2.601 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 3 COMB LCCOMB_X16_Y20_N10 2 " "Info: 3: + IC(0.839 ns) + CELL(0.495 ns) = 2.601 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.681 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 4 COMB LCCOMB_X16_Y20_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.681 ns; Loc. = LCCOMB_X16_Y20_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.855 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 5 COMB LCCOMB_X16_Y20_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.855 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.935 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 6 COMB LCCOMB_X16_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.935 ns; Loc. = LCCOMB_X16_Y20_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.015 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 7 COMB LCCOMB_X16_Y20_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.015 ns; Loc. = LCCOMB_X16_Y20_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.095 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 8 COMB LCCOMB_X16_Y20_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.095 ns; Loc. = LCCOMB_X16_Y20_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.175 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 9 COMB LCCOMB_X16_Y20_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.175 ns; Loc. = LCCOMB_X16_Y20_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.255 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 10 COMB LCCOMB_X16_Y20_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.255 ns; Loc. = LCCOMB_X16_Y20_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.335 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 11 COMB LCCOMB_X16_Y20_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.335 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.415 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 12 COMB LCCOMB_X16_Y20_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.415 ns; Loc. = LCCOMB_X16_Y20_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.873 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 13 COMB LCCOMB_X16_Y20_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.873 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.969 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 14 REG LCFF_X16_Y20_N31 3 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 3.969 ns; Loc. = LCFF_X16_Y20_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 55.05 % ) " "Info: Total cell delay = 2.185 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns ( 44.95 % ) " "Info: Total interconnect delay = 1.784 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.969 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.969 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.945ns 0.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.585 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.963ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.404ns 0.711ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.969 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.969 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.945ns 0.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_1\[16\] " "Info: No valid register-to-register data paths exist for clock \"GPIO_1\[16\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u7\|command:command1\|do_rw register Sdram_Control_4Port:u7\|command:command1\|do_rw 445 ps " "Info: Minimum slack time is 445 ps for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\" and destination register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 1 REG LCFF_X12_Y11_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Sdram_Control_4Port:u7\|command:command1\|do_rw~0 2 COMB LCCOMB_X12_Y11_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X12_Y11_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~0 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X12_Y11_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Sdram_Control_4Port:u7|command:command1|do_rw~0 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~0 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~0 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.532 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 585 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.532 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X12_Y11_N19 3 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.78 % ) " "Info: Total cell delay = 0.602 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.930 ns ( 76.22 % ) " "Info: Total interconnect delay = 1.930 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.532 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 585 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.532 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X12_Y11_N19 3 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.78 % ) " "Info: Total cell delay = 0.602 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.930 ns ( 76.22 % ) " "Info: Total interconnect delay = 1.930 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~0 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~0 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.532 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.929ns 1.001ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u8\|senosr_exposure\[3\] register I2C_CCD_Config:u8\|mI2C_DATA\[3\] -2.308 ns " "Info: Minimum slack time is -2.308 ns for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u8\|senosr_exposure\[3\]\" and destination register \"I2C_CCD_Config:u8\|mI2C_DATA\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.135 ns + Shortest register register " "Info: + Shortest register to register delay is 1.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u8\|senosr_exposure\[3\] 1 REG LCFF_X32_Y16_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.178 ns) 1.039 ns I2C_CCD_Config:u8\|Mux20~2 2 COMB LCCOMB_X34_Y16_N10 1 " "Info: 2: + IC(0.861 ns) + CELL(0.178 ns) = 1.039 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux20~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { I2C_CCD_Config:u8|senosr_exposure[3] I2C_CCD_Config:u8|Mux20~2 } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.135 ns I2C_CCD_Config:u8\|mI2C_DATA\[3\] 3 REG LCFF_X34_Y16_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.135 ns; Loc. = LCFF_X34_Y16_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { I2C_CCD_Config:u8|Mux20~2 I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 24.14 % ) " "Info: Total cell delay = 0.274 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 75.86 % ) " "Info: Total interconnect delay = 0.861 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { I2C_CCD_Config:u8|senosr_exposure[3] I2C_CCD_Config:u8|Mux20~2 I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.135 ns" { I2C_CCD_Config:u8|senosr_exposure[3] {} I2C_CCD_Config:u8|Mux20~2 {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.861ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.443 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.443 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.434 ns + Smallest " "Info: + Smallest clock skew is 3.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.293 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.879 ns) 4.043 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y14_N15 3 " "Info: 2: + IC(2.138 ns) + CELL(0.879 ns) = 4.043 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 4.706 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 72 " "Info: 3: + IC(0.663 ns) + CELL(0.000 ns) = 4.706 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 6.293 ns I2C_CCD_Config:u8\|mI2C_DATA\[3\] 4 REG LCFF_X34_Y16_N11 1 " "Info: 4: + IC(0.985 ns) + CELL(0.602 ns) = 6.293 ns; Loc. = LCFF_X34_Y16_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.84 % ) " "Info: Total cell delay = 2.507 ns ( 39.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.786 ns ( 60.16 % ) " "Info: Total interconnect delay = 3.786 ns ( 60.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns I2C_CCD_Config:u8\|senosr_exposure\[3\] 3 REG LCFF_X32_Y16_N3 5 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[3] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[3] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[3] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { I2C_CCD_Config:u8|senosr_exposure[3] I2C_CCD_Config:u8|Mux20~2 I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.135 ns" { I2C_CCD_Config:u8|senosr_exposure[3] {} I2C_CCD_Config:u8|Mux20~2 {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.861ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[3] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[3] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 24 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 8 " "Warning: Can't achieve timing requirement tsu along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin DRAM_DQ\[6\] register Sdram_Control_4Port:u7\|mDATAOUT\[6\] -440 ps " "Info: Slack time is -440 ps for clock \"CLOCK_50\" between source pin \"DRAM_DQ\[6\]\" and destination register \"Sdram_Control_4Port:u7\|mDATAOUT\[6\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "1.000 ns + register " "Info: + tsu requirement for source pin and destination register is 1.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "1.440 ns - " "Info: - tsu from clock to input pin is 1.440 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Longest pin register " "Info: + Longest pin to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[6\] 1 PIN PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'DRAM_DQ\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.260 ns) 1.260 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 2 REG IOC_X0_Y4_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.260 ns) = 1.260 ns; Loc. = IOC_X0_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { DRAM_DQ[6] Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 100.00 % ) " "Info: Total cell delay = 1.260 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { DRAM_DQ[6] Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { DRAM_DQ[6] {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns } { 0.000ns 1.260ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.089 ns + " "Info: + Micro setup delay of destination is 0.089 ns" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.328 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 585 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.295 ns) 2.328 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 3 REG IOC_X0_Y4_N2 2 " "Info: 3: + IC(1.104 ns) + CELL(0.295 ns) = 2.328 ns; Loc. = IOC_X0_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.295 ns ( 12.67 % ) " "Info: Total cell delay = 0.295 ns ( 12.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 87.33 % ) " "Info: Total interconnect delay = 2.033 ns ( 87.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { DRAM_DQ[6] Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { DRAM_DQ[6] {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns } { 0.000ns 1.260ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { DRAM_DQ[6] Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { DRAM_DQ[6] {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns } { 0.000ns 1.260ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 64 " "Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 memory Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\] pin DRAM_DQ\[15\] -6.032 ns " "Info: Slack time is -6.032 ns for clock \"CLOCK_50\" between source memory \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\]\" and destination pin \"DRAM_DQ\[15\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "1.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 1.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "7.032 ns - " "Info: - tco from clock to output pin is 7.032 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.578 ns + Longest memory " "Info: + Longest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source memory is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 585 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.724 ns) 2.578 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\] 3 MEM M4K_X17_Y15 1 " "Info: 3: + IC(0.925 ns) + CELL(0.724 ns) = 2.578 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.724 ns ( 28.08 % ) " "Info: Total cell delay = 0.724 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.854 ns ( 71.92 % ) " "Info: Total interconnect delay = 1.854 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} } { 0.000ns 0.929ns 0.925ns } { 0.000ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.639 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\] 1 MEM M4K_X17_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.178 ns) 1.740 ns Sdram_Control_4Port:u7\|mDATAIN\[15\]~31 2 COMB LCCOMB_X18_Y13_N8 1 " "Info: 2: + IC(1.464 ns) + CELL(0.178 ns) = 1.740 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mDATAIN\[15\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] Sdram_Control_4Port:u7|mDATAIN[15]~31 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(2.840 ns) 6.639 ns DRAM_DQ\[15\] 3 PIN PIN_T2 0 " "Info: 3: + IC(2.059 ns) + CELL(2.840 ns) = 6.639 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'DRAM_DQ\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { Sdram_Control_4Port:u7|mDATAIN[15]~31 DRAM_DQ[15] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 46.93 % ) " "Info: Total cell delay = 3.116 ns ( 46.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.523 ns ( 53.07 % ) " "Info: Total interconnect delay = 3.523 ns ( 53.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] Sdram_Control_4Port:u7|mDATAIN[15]~31 DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} Sdram_Control_4Port:u7|mDATAIN[15]~31 {} DRAM_DQ[15] {} } { 0.000ns 1.464ns 2.059ns } { 0.098ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} } { 0.000ns 0.929ns 0.925ns } { 0.000ns 0.000ns 0.724ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] Sdram_Control_4Port:u7|mDATAIN[15]~31 DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} Sdram_Control_4Port:u7|mDATAIN[15]~31 {} DRAM_DQ[15] {} } { 0.000ns 1.464ns 2.059ns } { 0.098ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} } { 0.000ns 0.929ns 0.925ns } { 0.000ns 0.000ns 0.724ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] Sdram_Control_4Port:u7|mDATAIN[15]~31 DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] {} Sdram_Control_4Port:u7|mDATAIN[15]~31 {} DRAM_DQ[15] {} } { 0.000ns 1.464ns 2.059ns } { 0.098ns 0.178ns 2.840ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "UART_RXD UART_TXD 9.558 ns Longest " "Info: Longest tpd from source pin \"UART_RXD\" to destination pin \"UART_TXD\" is 9.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns UART_RXD 1 PIN PIN_F14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_F14; Fanout = 1; PIN Node = 'UART_RXD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.739 ns) + CELL(2.976 ns) 9.558 ns UART_TXD 2 PIN PIN_G12 0 " "Info: 2: + IC(5.739 ns) + CELL(2.976 ns) = 9.558 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'UART_TXD'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.715 ns" { UART_RXD UART_TXD } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.819 ns ( 39.96 % ) " "Info: Total cell delay = 3.819 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.739 ns ( 60.04 % ) " "Info: Total interconnect delay = 5.739 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.558 ns" { UART_RXD UART_TXD } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.558 ns" { UART_RXD {} UART_RXD~combout {} UART_TXD {} } { 0.000ns 0.000ns 5.739ns } { 0.000ns 0.843ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2C_CCD_Config:u8\|mI2C_DATA\[4\] SW\[8\] CLOCK_50 2.872 ns register " "Info: th for register \"I2C_CCD_Config:u8\|mI2C_DATA\[4\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 2.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.295 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.879 ns) 4.043 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y14_N15 3 " "Info: 2: + IC(2.138 ns) + CELL(0.879 ns) = 4.043 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.017 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.000 ns) 4.706 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G6 72 " "Info: 3: + IC(0.663 ns) + CELL(0.000 ns) = 4.706 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 6.295 ns I2C_CCD_Config:u8\|mI2C_DATA\[4\] 4 REG LCFF_X34_Y15_N11 1 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 6.295 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.83 % ) " "Info: Total cell delay = 2.507 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.788 ns ( 60.17 % ) " "Info: Total interconnect delay = 3.788 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.295 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.295 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[4] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 PIN PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "DE1_D5M.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/DE1_D5M.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.319 ns) 3.131 ns I2C_CCD_Config:u8\|Mux12~23 2 COMB LCCOMB_X34_Y15_N26 1 " "Info: 2: + IC(1.786 ns) + CELL(0.319 ns) = 3.131 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux12~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { SW[8] I2C_CCD_Config:u8|Mux12~23 } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.613 ns I2C_CCD_Config:u8\|Mux19~1 3 COMB LCCOMB_X34_Y15_N10 1 " "Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux19~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { I2C_CCD_Config:u8|Mux12~23 I2C_CCD_Config:u8|Mux19~1 } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.709 ns I2C_CCD_Config:u8\|mI2C_DATA\[4\] 4 REG LCFF_X34_Y15_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.709 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { I2C_CCD_Config:u8|Mux19~1 I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "V/I2C_CCD_Config.v" "" { Text "C:/Documents and Settings/Administrator/Desktop/TRDB_D5M_CD_v1.0/DE1_CAMERA/V/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 43.65 % ) " "Info: Total cell delay = 1.619 ns ( 43.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 56.35 % ) " "Info: Total interconnect delay = 2.090 ns ( 56.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { SW[8] I2C_CCD_Config:u8|Mux12~23 I2C_CCD_Config:u8|Mux19~1 I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux12~23 {} I2C_CCD_Config:u8|Mux19~1 {} I2C_CCD_Config:u8|mI2C_DATA[4] {} } { 0.000ns 0.000ns 1.786ns 0.304ns 0.000ns } { 0.000ns 1.026ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.295 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.295 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[4] {} } { 0.000ns 0.000ns 2.138ns 0.663ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { SW[8] I2C_CCD_Config:u8|Mux12~23 I2C_CCD_Config:u8|Mux19~1 I2C_CCD_Config:u8|mI2C_DATA[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux12~23 {} I2C_CCD_Config:u8|Mux19~1 {} I2C_CCD_Config:u8|mI2C_DATA[4] {} } { 0.000ns 0.000ns 1.786ns 0.304ns 0.000ns } { 0.000ns 1.026ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Peak virtual memory: 148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 16:34:27 2009 " "Info: Processing ended: Tue Apr 07 16:34:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
