
==============================================================================
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:45:07
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.13.466
   Kernels:                top
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          acbe0161-4c37-f666-c7d1-04658a14caea
   UUID (IINTF):           15fb8da1f552a9f923de6dc54aa8968f
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   gen3x16_xdma_1
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3219921)
   Created:                Mon May 17 10:40:30 2021
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.3
   Board Part:             xilinx.com:au200:part0:1.3
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   No scalable clock data available.

System Clocks
------
   No system clock data available.

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         He4aab64d
   Index:        8
   Type:         MEM_STREAMING
   Base Address: 0xa
   Address Size: 0x0
   Bank Used:    Yes

   Name:         Hecb4be88
   Index:        9
   Type:         MEM_STREAMING
   Base Address: 0x14
   Address Size: 0x0
   Bank Used:    Yes

   Name:         Hcc9c7dfa
   Index:        10
   Type:         MEM_STREAMING
   Base Address: 0x1e
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: top

Definition
----------
   Signature: top (stream<qdma_axis<20, 0, 0, 0>, 0>& X, stream<qdma_axis<32, 0, 0, 0>, 0>& ids, SelTupleOut* out, void* adj_list, unsigned int flushs)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          X
   Mode:          read_only
   Range (bytes): 
   Data Width:    20 bits
   Port Type:     stream

   Port:          IDS
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          OUT_R
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        top_1
   Base Address: 0x0

   Argument:          X
   Register Offset:   0x0
   Port:              X
   Memory:            He4aab64d (MEM_STREAMING)

   Argument:          ids
   Register Offset:   0x0
   Port:              IDS
   Memory:            Hecb4be88 (MEM_STREAMING)

   Argument:          out
   Register Offset:   0x0
   Port:              OUT_R
   Memory:            Hcc9c7dfa (MEM_STREAMING)

   Argument:          adj_list
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          flushs
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config ../u200.cfg --connectivity.nk top:1:top_1 --connectivity.sp top_1.X:PLRAM[1] --connectivity.sp top_1.out:PLRAM[0] --connectivity.sp top_1.adj_list:PLRAM[0] --connectivity.sp top_1.flushs:PLRAM[1] --debug --input_files ./top.xo --link --optimize 0 --output top.xclbin --platform xilinx_u200_gen3x16_xdma_1_202110_1 --profile.data all:all:all --report_level 0 --save-temps --target sw_emu 
   Options:       --config ../u200.cfg
                  --connectivity.nk top:1:top_1
                  --connectivity.sp top_1.X:PLRAM[1]
                  --connectivity.sp top_1.out:PLRAM[0]
                  --connectivity.sp top_1.adj_list:PLRAM[0]
                  --connectivity.sp top_1.flushs:PLRAM[1]
                  --debug
                  --input_files ./top.xo
                  --link
                  --optimize 0
                  --output top.xclbin
                  --platform xilinx_u200_gen3x16_xdma_1_202110_1
                  --profile.data all:all:all
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
