strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2cd10e3210>",
		clk_sens=True,
		fillcolor=gold,
		label="20:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2cd10f1550>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:AL" -> "21:IF"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2cd10e6290>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd1160950>",
		fillcolor=cadetblue,
		label="30:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd1160950>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "30:BS"	[cond="['in']",
		label="!(in)",
		lineno=27];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd10e6550>",
		fillcolor=cadetblue,
		label="28:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd10e6550>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "28:BS"	[cond="['in']",
		label=in,
		lineno=27];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2cd10e3110>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = (present_state == 0) & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd0d58c90>",
		fillcolor=cadetblue,
		label="34:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd0d58c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_25:AL"	[def_var="['next_state']",
		label="Leaf_25:AL"];
	"34:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2cd1160fd0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2cd1106150>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:CA" -> "31:IF"	[cond="[]",
		lineno=None];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd1106510>",
		fillcolor=cadetblue,
		label="32:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2cd1106510>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2cd10f1250>",
		fillcolor=firebrick,
		label="24:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2cd10f1250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_20:AL"	[def_var="['present_state']",
		label="Leaf_20:AL"];
	"24:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2cd10e6750>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CA" -> "27:IF"	[cond="[]",
		lineno=None];
	"28:BS" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"25:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2cd10e6e90>",
		clk_sens=False,
		fillcolor=gold,
		label="25:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"26:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2cd10e6450>",
		fillcolor=linen,
		label="26:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"25:AL" -> "26:CS"	[cond="[]",
		lineno=None];
	"Leaf_25:AL" -> "20:AL";
	"31:IF" -> "34:BS"	[cond="['in']",
		label="!(in)",
		lineno=31];
	"31:IF" -> "32:BS"	[cond="['in']",
		label=in,
		lineno=31];
	"21:IF" -> "24:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=21];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2cd108ebd0>",
		fillcolor=firebrick,
		label="22:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2cd108ebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['reset']",
		label=reset,
		lineno=21];
	"26:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"26:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=26];
	"22:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "12:AS";
	"Leaf_20:AL" -> "25:AL";
}
