{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 12:26:42 2015 " "Info: Processing started: Sun Mar 29 12:26:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf " "Info: Using vector source file \"C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Warning: Can't display state machine states -- register holding state machine bit \"\|skeleton\|PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "clock " "Warning: Ignored node in vector source file. Can't find corresponding node name \"clock\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "clock" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "inst_f_LFD\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"inst_f_LFD\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "inst_f_LFD\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_d_LDX\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_d_LDX\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_d_LDX\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_d_LDX\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_d_LDX\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_d_LDX\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_d_LDX\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_d_LDX\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_d_LDX\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_d_LDX\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_d_LDX\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_d_LDX\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_d_LDX\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_d_LDX\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_d_LDX\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LDX_LXM\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LDX_LXM\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LDX_LXM\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LDX_LXM\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LDX_LXM\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LDX_LXM\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LDX_LXM\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LDX_LXM\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LDX_LXM\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LDX_LXM\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LDX_LXM\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LDX_LXM\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LDX_LXM\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LDX_LXM\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LDX_LXM\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LXM_LMW\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LXM_LMW\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LXM_LMW\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LXM_LMW\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LXM_LMW\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LXM_LMW\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LXM_LMW\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LXM_LMW\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LXM_LMW\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LXM_LMW\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LXM_LMW\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LXM_LMW\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LXM_LMW\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LXM_LMW\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LXM_LMW\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LMW_out\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LMW_out\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LMW_out\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LMW_out\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LMW_out\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LMW_out\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LMW_out\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LMW_out\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LMW_out\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LMW_out\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LMW_out\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LMW_out\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "opcode_LMW_out\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"opcode_LMW_out\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "opcode_LMW_out\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluResult_e_LXM\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluResult_e_LXM\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "aluResult_e_LXM\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "bypass_aluinA\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"bypass_aluinA\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "bypass_aluinA\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "bypass_aluinA\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"bypass_aluinA\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "bypass_aluinA\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "bypass_aluinB\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"bypass_aluinB\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "bypass_aluinB\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "bypass_aluinB\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"bypass_aluinB\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "bypass_aluinB\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "bypass_dmemDatain " "Warning: Ignored node in vector source file. Can't find corresponding node name \"bypass_dmemDatain\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "bypass_dmemDatain" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "stall " "Warning: Ignored node in vector source file. Can't find corresponding node name \"stall\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "stall" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRAddr\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRAddr\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRAddr\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dmemRData\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dmemRData\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "dmemRData\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegAddr\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegAddr\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegAddr\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegAddr\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegAddr\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegAddr\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegAddr\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegAddr\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegAddr\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegAddr\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegAddr\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegAddr\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegAddr\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegAddr\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegAddr\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "writeRegData\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"writeRegData\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "writeRegData\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r1\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r2\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r2\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r2\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r3\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r3\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r3\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r4\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r4\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r4\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "r31\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"r31\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "r31\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpCtrl_d_f " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpCtrl_d_f\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpCtrl_d_f" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "jumpPC_d_f\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"jumpPC_d_f\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "jumpPC_d_f\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchPC_e_f\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchPC_e_f\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "branchPC_e_f\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "takeBranch_e_f " "Warning: Ignored node in vector source file. Can't find corresponding node name \"takeBranch_e_f\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "takeBranch_e_f" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "fetchInstPC\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"fetchInstPC\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "fetchInstPC\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "statusRegRdata\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"statusRegRdata\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "statusRegRdata\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "mdInputRDY " "Warning: Ignored node in vector source file. Can't find corresponding node name \"mdInputRDY\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "mdInputRDY" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinA\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinA\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinA\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[31\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[30\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[29\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[28\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[27\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[26\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[25\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[24\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[23\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[22\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[21\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[20\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[19\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[18\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[17\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[16\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[15\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[14\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[13\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[12\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[11\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[10\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[9\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[8\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[7\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[6\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[5\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[4\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[3\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[2\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[1\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "ALUinB\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"ALUinB\[0\]\" in design." {  } { { "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "" { Waveform "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/SimpleClockTest.vwf" "ALUinB\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|skeleton\|ps2_clock " "Warning: Can't find signal in vector source file for input pin \"\|skeleton\|ps2_clock\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|skeleton\|ps2_data " "Warning: Can't find signal in vector source file for input pin \"\|skeleton\|ps2_data\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     46.61 % " "Info: Simulation coverage is      46.61 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "33937 " "Info: Number of transitions in simulation is 33937" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 541 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 541 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 12:26:44 2015 " "Info: Processing ended: Sun Mar 29 12:26:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
