###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:30:30 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postRoute -outDir timingReports_postRoute
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  0.980
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |       |   0.500 |    0.479 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | BU_5VX2    | 0.001 |   0.501 |    0.480 | 
     | _77_38/FE_PHC365_DataIn_1_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.181 |   0.682 |    0.660 | 
     | _77_38/FE_PHC365_DataIn_1_/Q                       |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.682 |    0.660 | 
     | _77_38/g429/B                                      |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    | 0.298 |   0.980 |    0.958 | 
     | _77_38/g429/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 | 0.000 |   0.980 |    0.958 | 
     | 5]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.021 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.022 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.302 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.304 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.480 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.482 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.627 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.629 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.705 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.684 |    0.705 | 
     | 5]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  0.983
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |    0.477 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[0]                                          | BU_5VX1    | 0.000 |   0.500 |    0.477 | 
     | _77_38/FE_PHC364_DataIn_0_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX1    | 0.213 |   0.713 |    0.690 | 
     | _77_38/FE_PHC364_DataIn_0_/Q                       |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | HA_5VX1    | 0.000 |   0.713 |    0.690 | 
     | _77_38/g430/B                                      |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.270 |   0.983 |    0.960 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.983 |    0.960 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.023 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.024 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.303 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.306 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.482 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.484 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.629 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.630 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.706 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.684 |    0.707 | 
     | 4]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  0.983
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |       |   0.500 |    0.474 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | BU_5VX2    | 0.001 |   0.501 |    0.476 | 
     | _77_38/FE_PHC356_DataIn_11_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.178 |   0.679 |    0.654 | 
     | _77_38/FE_PHC356_DataIn_11_/Q                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.679 |    0.654 | 
     | _77_38/g419/B                                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    | 0.303 |   0.983 |    0.957 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 | 0.000 |   0.983 |    0.957 | 
     | 15]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.026 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.027 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.306 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.308 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.484 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.489 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.633 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.635 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.707 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.707 | 
     | 15]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  0.990
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |    0.472 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | BU_5VX2    | 0.001 |   0.501 |    0.473 | 
     | _77_38/FE_PHC363_DataIn_2_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.190 |   0.691 |    0.663 | 
     | _77_38/FE_PHC363_DataIn_2_/Q                       |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.691 |    0.663 | 
     | _77_38/g428/B                                      |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    | 0.299 |   0.990 |    0.962 | 
     | _77_38/g428/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 | 0.000 |   0.990 |    0.962 | 
     | 6]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.028 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.029 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.308 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.311 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.487 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.490 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.641 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.643 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.714 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.002 |   0.688 |    0.716 | 
     | 6]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  0.997
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |    0.467 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | BU_5VX2    | 0.001 |   0.501 |    0.468 | 
     | _77_38/FE_PHC362_DataIn_3_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.661 | 
     | _77_38/FE_PHC362_DataIn_3_/Q                       |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.661 | 
     | _77_38/g427/B                                      |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    | 0.303 |   0.997 |    0.964 | 
     | _77_38/g427/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 | 0.000 |   0.997 |    0.964 | 
     | 7]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.033 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.035 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.314 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.316 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.492 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.495 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.647 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.649 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.722 | 
     | 7]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.989
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.466 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.468 | 
     | _77_38/FE_PHC368_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.184 |   0.686 |    0.651 | 
     | _77_38/FE_PHC368_DataIn_12_/Q                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.651 | 
     | _77_38/g418/B                                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    | 0.304 |   0.989 |    0.955 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 | 0.000 |   0.989 |    0.955 | 
     | 16]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.034 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.036 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.315 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.317 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.493 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.498 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.642 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.644 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.715 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.681 |    0.716 | 
     | 16]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  0.993
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |    0.464 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | BU_5VX2    | 0.001 |   0.501 |    0.465 | 
     | _77_38/FE_PHC359_DataIn_4_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.658 | 
     | _77_38/FE_PHC359_DataIn_4_/Q                       |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.658 | 
     | _77_38/g426/B                                      |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    | 0.299 |   0.993 |    0.957 | 
     | _77_38/g426/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 | 0.000 |   0.993 |    0.957 | 
     | 8]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.036 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.037 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.316 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.319 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.495 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.499 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.644 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.645 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.717 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.717 | 
     | 8]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  0.997
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |       |   0.500 |    0.459 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | BU_5VX2    | 0.001 |   0.500 |    0.460 | 
     | _77_38/FE_PHC358_DataIn_8_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.187 |   0.688 |    0.647 | 
     | _77_38/FE_PHC358_DataIn_8_/Q                       |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.688 |    0.647 | 
     | _77_38/g422/B                                      |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    | 0.310 |   0.997 |    0.956 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 | 0.000 |   0.997 |    0.956 | 
     | 12]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.042 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.321 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.323 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.499 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.504 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.648 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.650 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.722 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.722 | 
     | 12]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.004
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |    0.453 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | BU_5VX2    | 0.001 |   0.501 |    0.454 | 
     | _77_38/FE_PHC361_DataIn_5_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.196 |   0.697 |    0.650 | 
     | _77_38/FE_PHC361_DataIn_5_/Q                       |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.697 |    0.650 | 
     | _77_38/g425/B                                      |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    | 0.307 |   1.004 |    0.957 | 
     | _77_38/g425/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 | 0.000 |   1.004 |    0.957 | 
     | 9]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.048 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.049 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.328 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.330 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.506 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.511 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.655 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.657 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.728 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.729 | 
     | 9]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.003
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |    0.450 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | BU_5VX2    | 0.001 |   0.501 |    0.451 | 
     | _77_38/FE_PHC357_DataIn_10_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.180 |   0.682 |    0.632 | 
     | _77_38/FE_PHC357_DataIn_10_/Q                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.682 |    0.632 | 
     | _77_38/g420/B                                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    | 0.322 |   1.003 |    0.953 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | 0.000 |   1.003 |    0.953 | 
     | 14]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.050 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.051 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.330 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.333 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.509 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.513 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.658 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.659 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.731 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.681 |    0.731 | 
     | 14]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.011
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |       |   0.500 |    0.444 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | BU_5VX2    | 0.000 |   0.500 |    0.445 | 
     | _77_38/FE_PHC360_DataIn_7_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.189 |   0.689 |    0.634 | 
     | _77_38/FE_PHC360_DataIn_7_/Q                       |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.689 |    0.634 | 
     | _77_38/g423/B                                      |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    | 0.322 |   1.011 |    0.956 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 | 0.000 |   1.011 |    0.956 | 
     | 11]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.056 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.057 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.336 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.338 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.514 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.519 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.663 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.665 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.736 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.737 | 
     | 11]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.054
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |    0.406 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | BU_5VX2    | 0.001 |   0.501 |    0.407 | 
     | _77_38/FE_PHC367_DataIn_9_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.196 |   0.696 |    0.603 | 
     | _77_38/FE_PHC367_DataIn_9_/Q                       |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.696 |    0.603 | 
     | _77_38/g421/B                                      |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    | 0.358 |   1.054 |    0.960 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | 0.000 |   1.054 |    0.960 | 
     | 13]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.094 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.095 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.374 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.376 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.553 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.556 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.707 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.709 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.780 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.782 | 
     | 13]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.068
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |       |   0.500 |    0.386 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | BU_5VX2    | 0.001 |   0.501 |    0.386 | 
     | _77_38/FE_PHC366_DataIn_6_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.192 |   0.692 |    0.578 | 
     | _77_38/FE_PHC366_DataIn_6_/Q                       |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.692 |    0.578 | 
     | _77_38/g424/B                                      |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    | 0.376 |   1.068 |    0.954 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | 0.000 |   1.068 |    0.954 | 
     | 10]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.114 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.115 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.395 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.397 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.573 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.575 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.720 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.722 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.798 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.000 |   0.684 |    0.798 | 
     | 10]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.083
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.382 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.384 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.657 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.657 | 
     | _77_38/g415/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.307 |   1.083 |    0.964 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX1 | 0.000 |   1.083 |    0.964 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.118 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.120 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.399 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.401 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.577 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.580 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.732 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.734 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.805 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.806 | 
     | 19]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.082
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.380 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.382 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.655 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.655 | 
     | _77_38/g417/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.307 |   1.082 |    0.962 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   1.082 |    0.962 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.120 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.122 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.401 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.403 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.579 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.582 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.734 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.736 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.807 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.688 |    0.808 | 
     | 17]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.091
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.372 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.374 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.647 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.647 | 
     | _77_38/g416/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.316 |   1.091 |    0.963 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   1.091 |    0.963 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.128 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.129 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.408 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.411 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.587 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.590 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.741 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.743 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.814 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.688 |    0.816 | 
     | 18]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.100
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.139 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.139 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.129 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.131 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.287 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.287 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.425 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.425 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.483 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.484 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.477 |   1.100 |    0.961 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.000 |   1.100 |    0.961 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.139 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.140 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.419 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.422 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.602 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.603 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.760 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.762 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.831 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.831 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.107
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.147 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.147 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.121 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.123 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.279 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.279 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.416 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.418 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.473 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.473 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.486 |   1.107 |    0.960 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.000 |   1.107 |    0.960 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.147 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.148 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.428 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.430 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.610 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.611 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.768 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.770 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.839 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.839 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.113
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.151 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.151 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.118 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.120 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.275 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.276 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.413 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.414 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.472 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.472 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.491 |   1.113 |    0.963 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | 0.000 |   1.113 |    0.963 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.151 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.152 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.431 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.434 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.613 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.614 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.771 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.772 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.845 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.845 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.124
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.161 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.107 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.109 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.263 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.265 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.399 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.400 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.465 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.466 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.498 |   1.124 |    0.963 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | 0.000 |   1.124 |    0.963 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.162 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.441 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.444 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.620 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.623 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.774 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.615 |    0.776 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.078 |   0.693 |    0.854 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.694 |    0.855 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.126
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.167 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.101 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.103 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.258 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.259 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.396 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.398 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.453 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.453 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.505 |   1.126 |    0.958 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | 0.000 |   1.126 |    0.958 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.448 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.451 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.630 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.631 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.788 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.790 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.859 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.859 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.130
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.167 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.101 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.102 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.256 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.258 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.134 |   0.560 |    0.393 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.394 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.064 |   0.626 |    0.458 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.627 |    0.459 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.503 |   1.130 |    0.962 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | 0.000 |   1.130 |    0.962 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.448 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.451 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.630 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.631 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.788 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.789 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.862 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.862 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.127
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.168 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.168 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.100 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.102 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.257 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.258 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.395 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.397 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.055 |   0.620 |    0.452 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.452 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.506 |   1.127 |    0.958 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | 0.000 |   1.127 |    0.958 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.168 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.449 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.452 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.631 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.632 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.789 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.791 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.860 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.860 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.131
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.099 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.101 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.255 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.257 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.391 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.392 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.457 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.458 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.504 |   1.131 |    0.962 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | 0.000 |   1.131 |    0.962 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.449 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.452 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.632 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.633 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.789 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.791 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.863 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.863 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.129
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.170 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.170 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.098 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.100 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.255 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.256 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.393 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.394 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.452 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.452 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.506 |   1.129 |    0.958 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | 0.000 |   1.129 |    0.958 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.170 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.172 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.451 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.454 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.633 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.634 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.791 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.793 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    0.862 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    0.862 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.148
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk              |            |       |   0.000 |   -0.187 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   | 0.000 |   0.000 |   -0.187 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   | 0.268 |   0.268 |    0.081 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   | 0.002 |   0.270 |    0.083 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.154 |   0.424 |    0.237 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   | 0.002 |   0.426 |    0.239 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   | 0.134 |   0.560 |    0.373 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    | 0.001 |   0.561 |    0.374 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    | 0.064 |   0.626 |    0.439 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3       | DFRRQ_5VX1 | 0.001 |   0.627 |    0.440 | 
     | /C                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.521 |   1.148 |    0.961 | 
     | /Q                                                 |       |                  |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | 0.000 |   1.148 |    0.961 | 
     | /D                                                 |       |                  |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.187 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.188 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.467 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.470 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.650 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.651 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.807 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.809 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.881 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.882 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.951
  Arrival Time                  1.140
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.190 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.078 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |    0.080 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.154 |   0.424 |    0.234 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.427 |    0.237 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.136 |   0.562 |    0.373 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.563 |    0.374 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.617 |    0.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.618 |    0.428 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.523 |   1.140 |    0.951 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | 0.000 |   1.140 |    0.951 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.191 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.470 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.472 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.649 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.653 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.807 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.809 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.875 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.876 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.156
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.307 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.309 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.582 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | EO3_5VX1   | 0.000 |   0.775 |    0.582 | 
     | _77_38/g414/C                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.382 |   1.156 |    0.964 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX1 | 0.000 |   1.156 |    0.964 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.194 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.473 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.475 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.651 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.655 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.806 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.808 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.879 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.688 |    0.881 | 
     | 20]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.184
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.226 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.226 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.042 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.044 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.154 |   0.424 |    0.197 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   | 0.002 |   0.426 |    0.200 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   | 0.134 |   0.560 |    0.334 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    | 0.001 |   0.561 |    0.335 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    | 0.064 |   0.626 |    0.399 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk__L4_N3      | DFRRQ_5VX1 | 0.001 |   0.627 |    0.400 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.557 |   1.184 |    0.957 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | 0.001 |   1.184 |    0.958 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.226 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.227 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.507 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.509 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.689 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.690 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.847 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.848 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.920 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.921 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.974
  Arrival Time                  1.208
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.034 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |    0.036 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.192 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.428 |    0.194 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                     | BU_5VX16   | 0.141 |   0.569 |    0.335 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                     | IN_5VX8    | 0.003 |   0.571 |    0.337 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                     | IN_5VX8    | 0.054 |   0.626 |    0.392 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   ^   | clk__L4_N6                                     | DFRRQ_5VX2 | 0.000 |   0.626 |    0.392 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX2 | 0.581 |   1.207 |    0.973 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX1 | 0.002 |   1.208 |    0.974 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.234 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.235 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.514 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.517 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.697 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.699 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.860 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.865 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    0.942 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    0.942 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.223
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                 |            |       |   0.000 |   -0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk                 | IN_5VX16   | 0.000 |   0.000 |   -0.268 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0          | IN_5VX16   | 0.268 |   0.268 |    0.000 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0          | BU_5VX16   | 0.002 |   0.270 |    0.002 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.154 |   0.424 |    0.155 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.002 |   0.426 |    0.158 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1          | BU_5VX16   | 0.134 |   0.560 |    0.292 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1          | IN_5VX6    | 0.001 |   0.561 |    0.293 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3          | IN_5VX6    | 0.064 |   0.626 |    0.357 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3          | DFRRQ_5VX1 | 0.001 |   0.627 |    0.358 | 
     | /C                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.596 |   1.223 |    0.955 | 
     | /Q                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.000 |   1.223 |    0.955 | 
     | /D                                                 |       |                     |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.269 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.549 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.551 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.731 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.732 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.889 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.890 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.963 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.230
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.271 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.271 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.002 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.001 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.153 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.156 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.292 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.293 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.346 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.347 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | DFRRQ_5VX1 | 0.420 |   1.037 |    0.767 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | BU_5VX4    | 0.000 |   1.037 |    0.767 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | BU_5VX4    | 0.192 |   1.230 |    0.959 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.230 |    0.960 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.271 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.272 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.551 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.553 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.729 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.734 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.888 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.890 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.956 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.956 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.237
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.277 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.277 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.009 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.007 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.147 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.150 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.285 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.287 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.340 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.341 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | DFRRQ_5VX1 | 0.425 |   1.043 |    0.766 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | BU_5VX4    | 0.000 |   1.043 |    0.766 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | BU_5VX4    | 0.194 |   1.236 |    0.959 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.237 |    0.960 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.277 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.278 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.557 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.560 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.736 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.740 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.894 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.896 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    0.963 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.983
  Arrival Time                  1.264
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.281 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.281 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.013 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.011 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.145 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.147 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.288 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.290 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.345 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.345 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | DFRRQ_5VX1 | 0.442 |   1.068 |    0.787 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | BU_5VX6    | 0.000 |   1.068 |    0.787 | 
     | t1_7_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | BU_5VX6    | 0.194 |   1.262 |    0.981 | 
     | t1_7_/Q                                            |       | t1_7_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.264 |    0.983 | 
     | /D                                                 |       | t1_7_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.281 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.282 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.561 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.564 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.744 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.746 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.907 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.912 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    0.989 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    0.989 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.238
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.283 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.283 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.015 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.013 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.143 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.001 |   0.426 |    0.143 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   | 0.137 |   0.564 |    0.281 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    | 0.001 |   0.565 |    0.282 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    | 0.055 |   0.620 |    0.337 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 | 0.000 |   0.621 |    0.338 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.615 |   1.236 |    0.953 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | 0.002 |   1.238 |    0.955 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.283 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.284 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.564 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.566 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.746 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.749 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.909 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.913 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    0.980 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.697 |    0.980 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.241
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.288 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.288 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.020 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.018 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.154 |   0.424 |    0.135 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   | 0.003 |   0.427 |    0.139 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   | 0.136 |   0.562 |    0.274 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    | 0.001 |   0.563 |    0.275 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    | 0.053 |   0.617 |    0.328 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 | 0.001 |   0.617 |    0.329 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.622 |   1.239 |    0.951 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | 0.002 |   1.241 |    0.953 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.288 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.289 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.569 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.571 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.751 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.752 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.909 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.622 |    0.910 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.694 |    0.982 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.695 |    0.983 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.949
  Arrival Time                  1.256
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.307 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.307 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.038 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.037 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.119 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.428 |    0.121 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.569 |    0.263 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.572 |    0.265 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.052 |   0.624 |    0.317 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.000 |   0.624 |    0.318 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.632 |   1.256 |    0.949 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | 0.000 |   1.256 |    0.949 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.307 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.308 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.587 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.590 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.769 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.772 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.933 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    0.937 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.000 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.001 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.972
  Arrival Time                  1.283
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.311 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.043 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.041 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.115 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.117 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.258 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.260 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.315 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.315 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | DFRRQ_5VX1 | 0.446 |   1.072 |    0.761 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | BU_5VX6    | 0.000 |   1.072 |    0.761 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | BU_5VX6    | 0.210 |   1.282 |    0.971 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | DFRRQ_5VX1 | 0.001 |   1.283 |    0.972 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.591 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.594 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.774 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.777 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.937 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.941 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.010 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.010 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.972
  Arrival Time                  1.283
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.043 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.041 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.114 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.117 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.257 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.260 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.314 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.315 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | DFRRQ_5VX1 | 0.441 |   1.067 |    0.756 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | BU_5VX6    | 0.000 |   1.067 |    0.756 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | BU_5VX6    | 0.214 |   1.281 |    0.970 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.283 |    0.972 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.592 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.595 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.774 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.778 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.938 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.942 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.011 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.011 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.685
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.270
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.313 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.044 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.043 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.111 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.114 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.250 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.251 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.304 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.305 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | DFRRQ_5VX1 | 0.437 |   1.054 |    0.742 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | BU_5VX6    | 0.000 |   1.054 |    0.742 | 
     | t1_4_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | BU_5VX6    | 0.215 |   1.270 |    0.957 | 
     | t1_4_/Q                                            |       | t1_4_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.270 |    0.957 | 
     | /D                                                 |       | t1_4_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.313 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.593 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.595 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.771 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.776 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.930 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.932 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    0.998 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.000 |   0.685 |    0.998 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  1.266
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.046 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.044 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.156 |   0.426 |    0.112 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.001 |   0.426 |    0.113 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   | 0.137 |   0.564 |    0.250 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    | 0.001 |   0.565 |    0.251 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                    | IN_5VX8    | 0.055 |   0.620 |    0.306 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13                                    | DFRRQ_5VX1 | 0.000 |   0.621 |    0.307 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.643 |   1.264 |    0.950 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | 0.002 |   1.266 |    0.952 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.594 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.597 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.777 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.780 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.940 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.944 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.067 |   0.697 |    1.011 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.011 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.279
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.046 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.045 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.109 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.112 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.248 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.249 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.302 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.617 |    0.303 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | DFRRQ_5VX1 | 0.437 |   1.055 |    0.740 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | BU_5VX6    | 0.000 |   1.055 |    0.740 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | BU_5VX6    | 0.224 |   1.279 |    0.964 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.279 |    0.964 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.595 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.598 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.777 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.780 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.941 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    0.945 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.008 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.009 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.980
  Arrival Time                  1.296
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.316 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.048 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.046 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.109 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.112 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.252 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.255 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.309 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.626 |    0.310 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | DFRRQ_5VX1 | 0.438 |   1.064 |    0.748 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | BU_5VX6    | 0.000 |   1.064 |    0.748 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | BU_5VX6    | 0.229 |   1.293 |    0.976 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.296 |    0.980 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.316 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.600 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.779 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.782 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.943 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.948 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.024 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.708 |    1.025 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.273
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.317 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.048 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.047 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.107 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.110 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.246 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.247 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.053 |   0.617 |    0.300 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | DFRRQ_5VX1 | 0.421 |   1.038 |    0.721 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | BU_5VX4    | 0.000 |   1.038 |    0.721 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | BU_5VX4    | 0.234 |   1.272 |    0.955 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.273 |    0.956 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.599 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.775 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    0.780 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.934 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.936 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.002 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.002 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.947
  Arrival Time                  1.266
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.319 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.319 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |   -0.051 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |   -0.049 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.156 |   0.426 |    0.107 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.108 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.564 |    0.245 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.565 |    0.246 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.058 |   0.622 |    0.303 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.623 |    0.304 | 
     | ]/C                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.642 |   1.265 |    0.946 | 
     | ]/Q                                                |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | 0.002 |   1.266 |    0.947 | 
     | ]/D                                                |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.319 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.320 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.599 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.602 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.782 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.783 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.620 |    0.939 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.941 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.691 |    1.010 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.692 |    1.011 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.708
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.981
  Arrival Time                  1.305
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.324 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.055 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.054 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.102 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.104 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.246 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.249 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.052 |   0.624 |    0.301 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.625 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | DFRRQ_5VX1 | 0.458 |   1.083 |    0.759 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | BU_5VX6    | 0.000 |   1.083 |    0.759 | 
     | t1_3_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | BU_5VX6    | 0.220 |   1.303 |    0.979 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.305 |    0.981 | 
     | /D                                                 |       | t1_3_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.325 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.604 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.607 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.786 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.789 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    0.950 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.631 |    0.955 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.077 |   0.708 |    1.031 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.708 |    1.032 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.971
  Arrival Time                  1.296
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.325 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.325 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.057 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.055 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.100 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.103 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.141 |   0.569 |    0.243 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.003 |   0.571 |    0.246 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.626 |    0.300 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.626 |    0.301 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | DFRRQ_5VX1 | 0.443 |   1.070 |    0.744 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | BU_5VX6    | 0.000 |   1.070 |    0.744 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | BU_5VX6    | 0.223 |   1.293 |    0.967 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.296 |    0.971 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.325 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.327 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.606 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.609 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.788 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.792 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.951 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.956 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.024 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.700 |    1.025 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.699
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.971
  Arrival Time                  1.308
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.336 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.068 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.066 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |    0.090 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.092 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |    0.233 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |    0.236 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.052 |   0.624 |    0.288 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.625 |    0.289 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | DFRRQ_5VX1 | 0.461 |   1.086 |    0.749 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | BU_5VX6    | 0.000 |   1.086 |    0.749 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | BU_5VX6    | 0.220 |   1.306 |    0.970 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.308 |    0.971 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.337 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.617 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.619 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    0.799 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.802 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.160 |   0.626 |    0.962 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.630 |    0.967 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.069 |   0.699 |    1.035 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.699 |    1.036 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.290
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.336 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.068 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.066 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.154 |   0.424 |    0.087 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.427 |    0.091 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.136 |   0.562 |    0.226 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.563 |    0.227 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.617 |    0.281 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.618 |    0.281 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | DFRRQ_5VX1 | 0.417 |   1.035 |    0.698 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | BU_5VX4    | 0.000 |   1.035 |    0.698 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | BU_5VX4    | 0.255 |   1.289 |    0.953 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.290 |    0.954 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.337 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.617 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.619 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.795 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    0.800 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    0.954 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    0.955 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.021 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.022 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.692
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.946
  Arrival Time                  1.286
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |       |   0.000 |   -0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   | 0.000 |   0.000 |   -0.340 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   | 0.268 |   0.268 |   -0.072 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   | 0.002 |   0.270 |   -0.070 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.156 |   0.426 |    0.086 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   | 0.002 |   0.428 |    0.088 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   | 0.142 |   0.569 |    0.229 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    | 0.002 |   0.572 |    0.232 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    | 0.052 |   0.624 |    0.284 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 | 0.000 |   0.624 |    0.285 | 
     | ]/C                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.660 |   1.284 |    0.944 | 
     | ]/Q                                                |       |                                                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | 0.002 |   1.286 |    0.946 | 
     | ]/D                                                |       |                                                 |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.341 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.620 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.623 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    0.803 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.464 |    0.804 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.157 |   0.621 |    0.960 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.623 |    0.962 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.069 |   0.692 |    1.031 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.001 |   0.692 |    1.032 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 

