# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 13342
attribute \dynports 1
attribute \hdlname "\\load_unit"
attribute \src "load_unit.v:1.1-313.10"
module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_unit.v:145.2-243.5"
  wire $10\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $10\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $11\pop_ld_o[0:0]
  wire width 3 $11\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $13\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $13\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $14\state_d[3:0]
  wire width 3 $15\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $18\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $1\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $1\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\valid_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $2\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\translation_req_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $3\pop_ld_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $3\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $4\req_port_o[9:9]
  attribute \src "load_unit.v:145.2-243.5"
  wire $5\req_port_o[9:9]
  attribute \src "load_unit.v:244.2-263.5"
  wire $5\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $7\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $8\req_port_o[1:1]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $8\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $9\state_d[3:0]
  wire width 2 $add$load_unit.v:286$618_Y
  attribute \src "load_unit.v:293.21-293.48"
  wire $and$load_unit.v:293$623_Y
  wire width 2 $auto$async2sync.cc:140:execute$12264
  wire $auto$async2sync.cc:140:execute$12266
  wire $auto$async2sync.cc:140:execute$12268
  wire width 4 $auto$async2sync.cc:140:execute$12270
  wire width 13 $auto$async2sync.cc:140:execute$12272
  wire $auto$opt_dff.cc:276:combine_resets$12636
  wire $auto$opt_reduce.cc:134:opt_mux$11994
  wire $auto$opt_reduce.cc:134:opt_mux$11996
  wire $auto$opt_reduce.cc:134:opt_mux$11998
  wire $auto$opt_reduce.cc:134:opt_mux$12206
  wire $auto$rtlil.cc:2127:Not$12635
  attribute \src "load_unit.v:181.16-181.31"
  wire $eq$load_unit.v:181$575_Y
  attribute \src "load_unit.v:251.20-251.35"
  wire $eq$load_unit.v:251$593_Y
  attribute \src "load_unit.v:261.12-261.27"
  wire $eq$load_unit.v:261$598_Y
  attribute \src "load_unit.v:283.78-283.104"
  wire $eq$load_unit.v:283$602_Y
  attribute \src "load_unit.v:283.50-283.76"
  wire $eq$load_unit.v:283$603_Y
  attribute \src "load_unit.v:283.22-283.48"
  wire $eq$load_unit.v:283$604_Y
  attribute \src "load_unit.v:284.79-284.105"
  wire $eq$load_unit.v:284$606_Y
  attribute \src "load_unit.v:284.51-284.77"
  wire $eq$load_unit.v:284$607_Y
  attribute \src "load_unit.v:284.23-284.49"
  wire $eq$load_unit.v:284$608_Y
  attribute \src "load_unit.v:234.7-234.25"
  wire $logic_and$load_unit.v:234$585_Y
  attribute \src "load_unit.v:239.7-239.27"
  wire $logic_and$load_unit.v:239$588_Y
  attribute \src "load_unit.v:248.7-248.42"
  wire $logic_and$load_unit.v:248$591_Y
  attribute \src "load_unit.v:251.8-251.36"
  wire $logic_and$load_unit.v:251$594_Y
  attribute \src "load_unit.v:256.7-256.46"
  wire $logic_and$load_unit.v:256$597_Y
  attribute \src "load_unit.v:239.19-239.27"
  wire $logic_not$load_unit.v:239$587_Y
  attribute \src "load_unit.v:256.31-256.46"
  wire $logic_not$load_unit.v:256$596_Y
  attribute \src "load_unit.v:248.26-248.41"
  wire $ne$load_unit.v:248$590_Y
  wire width 3 $procmux$1563_CMP
  wire $procmux$1563_CTRL
  wire width 3 $procmux$1564_CMP
  wire $procmux$1564_CTRL
  wire $procmux$1624_CMP
  wire width 2 $procmux$1626_CMP
  wire $procmux$1626_CTRL
  wire $procmux$1775_CMP
  wire $procmux$1844_CMP
  wire $procmux$1869_CMP
  wire $procmux$2060_CMP
  wire width 5 $procmux$2095_CMP
  wire $procmux$2095_CTRL
  wire width 5 $procmux$2096_CMP
  wire $procmux$2096_CTRL
  wire width 16 $procmux$2097_CMP
  wire $procmux$2097_CTRL
  attribute \src "load_unit.v:286.121-286.178"
  wire $reduce_or$load_unit.v:286$617_Y
  attribute \src "load_unit.v:0.0-0.0"
  wire $shiftx$load_unit.v:0$622_Y
  attribute \src "load_unit.v:181.16-181.45"
  wire width 4 $ternary$load_unit.v:181$576_Y
  attribute \src "load_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "load_unit.v:58.19-58.35"
  wire width 3 input 20 \commit_tran_id_i
  attribute \src "load_unit.v:69.13-69.36"
  wire input 23 \dcache_wbuffer_not_ni_i
  attribute \src "load_unit.v:52.13-52.23"
  wire input 15 \dtlb_hit_i
  attribute \src "load_unit.v:54.20-54.30"
  wire width 22 input 16 \dtlb_ppn_i
  attribute \src "load_unit.v:51.20-51.24"
  wire width 65 input 14 \ex_i
  attribute \src "load_unit.v:46.20-46.24"
  wire width 65 output 10 \ex_o
  attribute \src "load_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "load_unit.v:281.7-281.16"
  wire \fp_sign_d
  attribute \src "load_unit.v:282.6-282.15"
  wire \fp_sign_q
  attribute \src "load_unit.v:276.13-276.18"
  wire width 2 \idx_d
  attribute \src "load_unit.v:277.12-277.17"
  wire width 2 \idx_q
  attribute \src "load_unit.v:75.14-75.21"
  wire width 13 \in_data
  attribute \src "load_unit.v:73.13-73.24"
  wire width 13 \load_data_d
  attribute \src "load_unit.v:74.13-74.24"
  wire width 13 \load_data_q
  attribute \src "load_unit.v:103.20-103.32"
  wire width 2 output 24 \load_state_o
  attribute \src "load_unit.v:41.20-41.30"
  wire width 85 input 5 \lsu_ctrl_i
  attribute \src "load_unit.v:50.20-50.27"
  wire width 34 input 13 \paddr_i
  attribute \src "load_unit.v:97.7-97.15"
  wire \paddr_ni
  attribute \src "load_unit.v:56.13-56.34"
  wire input 18 \page_offset_matches_i
  attribute \src "load_unit.v:55.21-55.34"
  wire width 12 output 17 \page_offset_o
  attribute \src "load_unit.v:42.13-42.21"
  wire output 6 \pop_ld_o
  attribute \src "load_unit.v:63.20-63.30"
  wire width 35 input 21 \req_port_i
  attribute \src "load_unit.v:68.131-68.141"
  wire width 77 output 22 \req_port_o
  attribute \src "load_unit.v:45.20-45.28"
  wire width 32 output 9 \result_o
  attribute \src "load_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "load_unit.v:273.14-273.26"
  wire width 32 \shifted_data
  attribute \src "load_unit.v:278.7-278.15"
  wire \sign_bit
  attribute \src "load_unit.v:275.13-275.22"
  wire width 4 \sign_bits
  attribute \src "load_unit.v:279.7-279.15"
  wire \signed_d
  attribute \src "load_unit.v:280.6-280.14"
  wire \signed_q
  attribute \src "load_unit.v:100.7-100.15"
  wire \stall_ni
  attribute \src "load_unit.v:70.12-70.19"
  attribute \unused_bits "3"
  wire width 4 \state_d
  attribute \src "load_unit.v:71.12-71.19"
  wire width 4 \state_q
  attribute \src "load_unit.v:57.13-57.33"
  wire input 19 \store_buffer_empty_i
  attribute \src "load_unit.v:85.352-85.366"
  wire width 12 offset 1 \sv2v_tmp_0A7E4
  attribute \src "load_unit.v:94.14-94.28"
  wire width 32 offset 1 \sv2v_tmp_39B40
  attribute \src "load_unit.v:88.130-88.144"
  wire width 22 offset 1 \sv2v_tmp_500C1
  attribute \src "load_unit.v:78.13-78.27"
  wire offset 1 \sv2v_tmp_52ECA
  attribute \src "load_unit.v:81.14-81.28"
  wire width 32 offset 1 \sv2v_tmp_82AC4
  attribute \src "load_unit.v:91.14-91.28"
  wire width 32 offset 1 \sv2v_tmp_C5B66
  attribute \src "load_unit.v:44.19-44.29"
  wire width 3 output 8 \trans_id_o
  attribute \src "load_unit.v:47.13-47.30"
  wire output 11 \translation_req_o
  attribute \src "load_unit.v:48.21-48.28"
  wire width 32 output 12 \vaddr_o
  attribute \src "load_unit.v:35.13-35.20"
  wire input 4 \valid_i
  attribute \src "load_unit.v:43.13-43.20"
  wire output 7 \valid_o
  attribute \src "load_unit.v:286.181-286.202"
  cell $add $add$load_unit.v:286$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B 1'1
    connect \Y $add$load_unit.v:286$618_Y
  end
  attribute \src "load_unit.v:293.21-293.48"
  cell $and $and$load_unit.v:293$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_q
    connect \B $shiftx$load_unit.v:0$622_Y
    connect \Y $and$load_unit.v:293$623_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12265
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12264
    connect \S \rst_ni
    connect \Y \idx_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12267
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12266
    connect \S \rst_ni
    connect \Y \signed_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12269
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12268
    connect \S \rst_ni
    connect \Y \fp_sign_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12271
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12270
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12273
    parameter \WIDTH 13
    connect \A 13'0000000000000
    connect \B $auto$async2sync.cc:140:execute$12272
    connect \S \rst_ni
    connect \Y \load_data_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$12634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$12635
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$12637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$load_unit.v:234$585_Y \flush_i $auto$rtlil.cc:2127:Not$12635 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$12636
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $auto$opt_dff.cc:702:run$12638
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\state_d[3:0] [3]
    connect \Q $auto$async2sync.cc:140:execute$12270 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$12636
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11993
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1626_CMP [0] $procmux$1624_CMP $eq$load_unit.v:251$593_Y $eq$load_unit.v:181$575_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11994
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1775_CMP $eq$load_unit.v:261$598_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11996
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1626_CMP [0] $procmux$1624_CMP $eq$load_unit.v:181$575_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11998
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1869_CMP $eq$load_unit.v:251$593_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12206
  end
  attribute \src "load_unit.v:181.16-181.31"
  cell $eq $eq$load_unit.v:181$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'101
    connect \Y $eq$load_unit.v:181$575_Y
  end
  attribute \src "load_unit.v:251.20-251.35"
  cell $eq $eq$load_unit.v:251$593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $eq$load_unit.v:251$593_Y
  end
  attribute \src "load_unit.v:261.12-261.27"
  cell $eq $eq$load_unit.v:261$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'110
    connect \Y $eq$load_unit.v:261$598_Y
  end
  attribute \src "load_unit.v:283.78-283.104"
  cell $eq $eq$load_unit.v:283$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101011
    connect \Y $eq$load_unit.v:283$602_Y
  end
  attribute \src "load_unit.v:283.50-283.76"
  cell $eq $eq$load_unit.v:283$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101000
    connect \Y $eq$load_unit.v:283$603_Y
  end
  attribute \src "load_unit.v:283.22-283.48"
  cell $eq $eq$load_unit.v:283$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'100101
    connect \Y $eq$load_unit.v:283$604_Y
  end
  attribute \src "load_unit.v:284.79-284.105"
  cell $eq $eq$load_unit.v:284$606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010100
    connect \Y $eq$load_unit.v:284$606_Y
  end
  attribute \src "load_unit.v:284.51-284.77"
  cell $eq $eq$load_unit.v:284$607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010011
    connect \Y $eq$load_unit.v:284$607_Y
  end
  attribute \src "load_unit.v:284.23-284.49"
  cell $eq $eq$load_unit.v:284$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010010
    connect \Y $eq$load_unit.v:284$608_Y
  end
  attribute \src "load_unit.v:234.7-234.25"
  cell $logic_and $logic_and$load_unit.v:234$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B \valid_i
    connect \Y $logic_and$load_unit.v:234$585_Y
  end
  attribute \src "load_unit.v:239.7-239.27"
  cell $logic_and $logic_and$load_unit.v:239$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_ld_o
    connect \B $logic_not$load_unit.v:239$587_Y
    connect \Y $logic_and$load_unit.v:239$588_Y
  end
  attribute \src "load_unit.v:248.7-248.42"
  cell $logic_and $logic_and$load_unit.v:248$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \B $ne$load_unit.v:248$590_Y
    connect \Y $logic_and$load_unit.v:248$591_Y
  end
  attribute \src "load_unit.v:251.8-251.36"
  cell $logic_and $logic_and$load_unit.v:251$594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $eq$load_unit.v:251$593_Y
    connect \Y $logic_and$load_unit.v:251$594_Y
  end
  attribute \src "load_unit.v:256.7-256.46"
  cell $logic_and $logic_and$load_unit.v:256$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$load_unit.v:234$585_Y
    connect \B $logic_not$load_unit.v:256$596_Y
    connect \Y $logic_and$load_unit.v:256$597_Y
  end
  attribute \src "load_unit.v:239.19-239.27"
  cell $logic_not $logic_not$load_unit.v:239$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \Y $logic_not$load_unit.v:239$587_Y
  end
  attribute \src "load_unit.v:256.31-256.46"
  cell $logic_not $logic_not$load_unit.v:256$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \Y $logic_not$load_unit.v:256$596_Y
  end
  attribute \src "load_unit.v:248.26-248.41"
  cell $ne $ne$load_unit.v:248$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $ne$load_unit.v:248$590_Y
  end
  attribute \src "load_unit.v:293.20-293.61"
  cell $or $or$load_unit.v:293$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$load_unit.v:293$623_Y
    connect \B \fp_sign_q
    connect \Y \sign_bit
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11756
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \idx_d
    connect \Q $auto$async2sync.cc:140:execute$12264
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11757
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \signed_d
    connect \Q $auto$async2sync.cc:140:execute$12266
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11758
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \fp_sign_d
    connect \Q $auto$async2sync.cc:140:execute$12268
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11759
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \state_d [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12270 [2:0]
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11760
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D \load_data_d
    connect \Q $auto$async2sync.cc:140:execute$12272
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $pmux $procmux$1562
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \shifted_data
    connect \B { \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [15:0] \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [7:0] }
    connect \S { $procmux$1564_CTRL $procmux$1563_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1563_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1563_CMP
    connect \Y $procmux$1563_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1563_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101011
    connect \Y $procmux$1563_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1563_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101101
    connect \Y $procmux$1563_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1563_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010100
    connect \Y $procmux$1563_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1564_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1564_CMP
    connect \Y $procmux$1564_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101000
    connect \Y $procmux$1564_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1564_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101001
    connect \Y $procmux$1564_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1564_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010011
    connect \Y $procmux$1564_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:261.12-261.27|load_unit.v:261.8-262.19"
  cell $mux $procmux$1566
    parameter \WIDTH 1
    connect \A $1\valid_o[0:0]
    connect \B 1'0
    connect \S $eq$load_unit.v:261$598_Y
    connect \Y $5\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1572
    parameter \WIDTH 3
    connect \A \load_data_q [12:10]
    connect \B \lsu_ctrl_i [2:0]
    connect \S $logic_and$load_unit.v:256$597_Y
    connect \Y \trans_id_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1575
    parameter \WIDTH 1
    connect \A $1\ex_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$597_Y
    connect \Y \ex_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1578
    parameter \WIDTH 1
    connect \A $5\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$597_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$594_Y
    connect \Y $2\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1588
    parameter \WIDTH 1
    connect \A $2\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$594_Y
    connect \Y $3\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:249.8-249.22|load_unit.v:249.4-250.20"
  cell $mux $procmux$1594
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \req_port_o [1]
    connect \Y $2\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1599
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\ex_o[0:0]
    connect \S $logic_and$load_unit.v:248$591_Y
    connect \Y $1\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1602
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\valid_o[0:0]
    connect \S $logic_and$load_unit.v:248$591_Y
    connect \Y $1\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:241.7-241.14|load_unit.v:241.3-242.19"
  cell $mux $procmux$1605
    parameter \WIDTH 4
    connect \A $18\state_d[3:0]
    connect \B 4'0111
    connect \S \flush_i
    connect \Y \state_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:239.7-239.27|load_unit.v:239.3-240.26"
  cell $mux $procmux$1608
    parameter \WIDTH 13
    connect \A \load_data_q
    connect \B { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
    connect \S $logic_and$load_unit.v:239$588_Y
    connect \Y \load_data_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:236.8-236.23|load_unit.v:236.4-237.21"
  cell $mux $procmux$1612
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $1\pop_ld_o[0:0]
    connect \S \req_port_i [33]
    connect \Y $13\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1617
    parameter \WIDTH 1
    connect \A $1\pop_ld_o[0:0]
    connect \B $13\pop_ld_o[0:0]
    connect \S $logic_and$load_unit.v:234$585_Y
    connect \Y \pop_ld_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1620
    parameter \WIDTH 4
    connect \A $1\state_d[3:0]
    connect \B 4'0000
    connect \S $logic_and$load_unit.v:234$585_Y
    connect \Y $18\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$1623
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $8\req_port_o[1:1] 1'1 }
    connect \S { $eq$load_unit.v:251$593_Y $auto$opt_reduce.cc:134:opt_mux$11998 }
    connect \Y \req_port_o [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $procmux$1624_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $reduce_or $procmux$1626_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1626_CMP [0] $eq$load_unit.v:181$575_Y }
    connect \Y $procmux$1626_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1626_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'100
    connect \Y $procmux$1626_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:213.16-213.39|load_unit.v:213.12-220.23"
  cell $mux $procmux$1667
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \dtlb_hit_i
    connect \Y $11\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:211.11-211.26|load_unit.v:211.7-220.23"
  cell $mux $procmux$1696
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $11\pop_ld_o[0:0]
    connect \S \req_port_i [34]
    connect \Y $10\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1708
    parameter \WIDTH 4
    connect \A { 1'0 $15\state_d[3:0] }
    connect \B 4'0011
    connect \S \page_offset_matches_i
    connect \Y $14\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1728
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $5\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1737
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $13\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1744
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_ld_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\req_port_o[9:9]
    connect \S \valid_i
    connect \Y $4\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1758
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1775_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:194.9-194.23|load_unit.v:194.5-202.22"
  cell $mux $procmux$1802
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { 1'0 $11\state_d[3:0] }
    connect \S \req_port_i [34]
    connect \Y $10\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $mux $procmux$1815
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$11994
    connect \Y \req_port_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:225.9-225.16|load_unit.v:225.5-226.27"
  cell $mux $procmux$1822
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ex_i [0]
    connect \Y $8\req_port_o[1:1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:188.9-188.19|load_unit.v:188.5-189.21"
  cell $mux $procmux$1831
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0001
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:184.9-184.32|load_unit.v:184.5-185.21"
  cell $mux $procmux$1841
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0110
    connect \S \dcache_wbuffer_not_ni_i
    connect \Y $8\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1844_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 4'1000
    connect \Y $procmux$1844_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $logic_not $procmux$1869_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1869_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:163.16-163.39|load_unit.v:163.12-170.23"
  cell $mux $procmux$1881
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $11\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:161.11-161.26|load_unit.v:161.7-170.23"
  cell $mux $procmux$1925
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $11\state_d[3:0]
    connect \S \req_port_i [34]
    connect \Y $15\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:159.10-159.32|load_unit.v:159.6-173.22"
  cell $mux $procmux$1978
    parameter \WIDTH 1
    connect \A $10\pop_ld_o[0:0]
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $3\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:157.9-157.16|load_unit.v:157.5-174.8"
  cell $mux $procmux$2009
    parameter \WIDTH 4
    connect \A \state_q
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $2\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2053
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { $2\state_d[3:0] $7\state_d[3:0] $ternary$load_unit.v:181$576_Y $8\state_d[3:0] $9\state_d[3:0] $10\state_d[3:0] $13\state_d[3:0] 4'0000 }
    connect \S { $procmux$1869_CMP $procmux$2060_CMP $procmux$1626_CTRL $procmux$1844_CMP $eq$load_unit.v:261$598_Y $procmux$1775_CMP $eq$load_unit.v:251$593_Y $procmux$1624_CMP }
    connect \Y $1\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$2060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$2060_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2064
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $10\pop_ld_o[0:0] $2\pop_ld_o[0:0] }
    connect \S { $procmux$1775_CMP $auto$opt_reduce.cc:134:opt_mux$12206 }
    connect \Y $1\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2070
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $4\req_port_o[9:9] }
    connect \S { $procmux$1775_CMP $auto$opt_reduce.cc:134:opt_mux$12206 }
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2076
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\translation_req_o[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11996 $auto$opt_reduce.cc:134:opt_mux$12206 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:176.9-176.31|load_unit.v:176.5-177.21"
  cell $mux $procmux$2089
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B \state_q
    connect \S \page_offset_matches_i
    connect \Y $7\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $pmux $procmux$2094
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2097_CTRL $procmux$2096_CTRL $procmux$2095_CTRL }
    connect \Y \req_port_o [3:2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2095_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2095_CMP
    connect \Y $procmux$2095_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2095_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$2095_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2095_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$2095_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2095_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$2095_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2095_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$2095_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2095_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$2095_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2096_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2096_CMP
    connect \Y $procmux$2096_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2096_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$2096_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2096_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$2096_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2096_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$2096_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2096_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$2096_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2096_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$2096_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2097_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2097_CMP
    connect \Y $procmux$2097_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$2097_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$2097_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$2097_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$2097_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$2097_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$2097_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$2097_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$2097_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$2097_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$2097_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$2097_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$2097_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$2097_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$2097_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$2097_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2097_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$2097_CMP [9]
  end
  attribute \src "load_unit.v:283.20-283.105"
  cell $reduce_or $reduce_or$load_unit.v:283$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:283$604_Y $eq$load_unit.v:283$603_Y $eq$load_unit.v:283$602_Y }
    connect \Y \signed_d
  end
  attribute \src "load_unit.v:284.21-284.106"
  cell $reduce_or $reduce_or$load_unit.v:284$609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$608_Y $eq$load_unit.v:284$607_Y $eq$load_unit.v:284$606_Y }
    connect \Y \fp_sign_d
  end
  attribute \src "load_unit.v:286.121-286.178"
  cell $reduce_or $reduce_or$load_unit.v:286$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$607_Y $eq$load_unit.v:283$603_Y }
    connect \Y $reduce_or$load_unit.v:286$617_Y
  end
  attribute \src "load_unit.v:0.0-0.0"
  cell $shiftx $shiftx$load_unit.v:0$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
    connect \B \idx_q
    connect \Y $shiftx$load_unit.v:0$622_Y
  end
  attribute \src "load_unit.v:274.24-274.73"
  cell $shr $shr$load_unit.v:274$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \req_port_i [32:1]
    connect \B { \load_data_q [9:8] 3'000 }
    connect \Y \shifted_data
  end
  attribute \src "load_unit.v:181.16-181.45"
  cell $mux $ternary$load_unit.v:181$576
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'1000
    connect \S $eq$load_unit.v:181$575_Y
    connect \Y $ternary$load_unit.v:181$576_Y
  end
  attribute \src "load_unit.v:286.121-286.222"
  cell $mux $ternary$load_unit.v:286$620
    parameter \WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B $add$load_unit.v:286$618_Y
    connect \S $reduce_or$load_unit.v:286$617_Y
    connect \Y \idx_d
  end
  connect $procmux$1626_CMP [1] $eq$load_unit.v:181$575_Y
  connect \ex_o [64:1] \ex_i [64:1]
  connect \in_data { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
  connect \load_state_o \state_q [1:0]
  connect \paddr_ni 1'0
  connect \page_offset_o \lsu_ctrl_i [63:52]
  connect { \req_port_o [76:11] \req_port_o [8:4] } { \lsu_ctrl_i [63:52] \paddr_i [33:12] 33'000000000000000000000000000000000 \lsu_ctrl_i [18:15] }
  connect \sign_bits { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
  connect \stall_ni 1'0
  connect \sv2v_tmp_0A7E4 \lsu_ctrl_i [63:52]
  connect \sv2v_tmp_39B40 \ex_i [32:1]
  connect \sv2v_tmp_500C1 \paddr_i [33:12]
  connect \sv2v_tmp_52ECA 1'0
  connect \sv2v_tmp_82AC4 0
  connect \sv2v_tmp_C5B66 \ex_i [64:33]
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$669_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$669_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$669_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-217.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$44
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$50
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:170$14_CHECK[0:0]$54
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:170$14_EN[0:0]$55
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:172$15_CHECK[0:0]$56
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $0$formal$cva6_lsu_formal.v:207$16_CHECK[0:0]$58
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$5_DATA[31:0]$90
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$6_DATA[31:0]$98
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:185.24-185.32"
  wire width 32 $add$cva6_lsu_formal.v:185$97_Y
  attribute \src "cva6_lsu_formal.v:202.24-202.32"
  wire width 32 $add$cva6_lsu_formal.v:202$105_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$12647
  wire $auto$opt_dff.cc:242:make_patterns_logic$12651
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12317
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12319
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12321
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12323
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12325
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12327
  wire $auto$rtlil.cc:2817:Anyseq$12329
  wire $auto$rtlil.cc:2817:Anyseq$12331
  wire $auto$rtlil.cc:2817:Anyseq$12333
  wire $auto$rtlil.cc:2817:Anyseq$12335
  wire $auto$rtlil.cc:2817:Anyseq$12337
  wire $auto$rtlil.cc:2817:Anyseq$12339
  wire $auto$rtlil.cc:2817:Anyseq$12341
  wire $auto$rtlil.cc:2817:Anyseq$12343
  wire $auto$rtlil.cc:2817:Anyseq$12345
  wire $auto$rtlil.cc:2817:Anyseq$12347
  wire $auto$rtlil.cc:2817:Anyseq$12349
  wire $auto$rtlil.cc:2817:Anyseq$12351
  wire $auto$rtlil.cc:2817:Anyseq$12353
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$66_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$67_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$69_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$70_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$72_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$73_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$75_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$76_Y
  attribute \src "cva6_lsu_formal.v:168.20-168.58"
  wire $eq$cva6_lsu_formal.v:168$80_Y
  attribute \src "cva6_lsu_formal.v:172.21-172.71"
  wire $eq$cva6_lsu_formal.v:172$88_Y
  attribute \src "cva6_lsu_formal.v:173.21-173.73"
  wire $eq$cva6_lsu_formal.v:173$89_Y
  attribute \src "cva6_lsu_formal.v:178.21-178.55"
  wire $eq$cva6_lsu_formal.v:178$94_Y
  attribute \src "cva6_lsu_formal.v:178.59-178.93"
  wire $eq$cva6_lsu_formal.v:178$95_Y
  attribute \src "cva6_lsu_formal.v:195.21-195.55"
  wire $eq$cva6_lsu_formal.v:195$102_Y
  attribute \src "cva6_lsu_formal.v:195.59-195.93"
  wire $eq$cva6_lsu_formal.v:195$103_Y
  attribute \src "cva6_lsu_formal.v:209.21-209.67"
  wire $eq$cva6_lsu_formal.v:209$106_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$20_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$22_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$24_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:170$14_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:207$16_CHECK
  attribute \src "cva6_lsu_formal.v:170.31-170.42"
  wire $gt$cva6_lsu_formal.v:170$82_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$60_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$61_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$68_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$71_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$74_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$77_Y
  attribute \src "cva6_lsu_formal.v:177.17-177.55"
  wire $logic_and$cva6_lsu_formal.v:177$91_Y
  attribute \src "cva6_lsu_formal.v:177.17-177.67"
  wire $logic_and$cva6_lsu_formal.v:177$93_Y
  attribute \src "cva6_lsu_formal.v:194.17-194.67"
  wire $logic_and$cva6_lsu_formal.v:194$101_Y
  attribute \src "cva6_lsu_formal.v:194.17-194.55"
  wire $logic_and$cva6_lsu_formal.v:194$99_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$21_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$23_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$25_Y
  attribute \src "cva6_lsu_formal.v:170.22-170.27"
  wire $logic_not$cva6_lsu_formal.v:170$81_Y
  attribute \src "cva6_lsu_formal.v:170.22-170.42"
  wire $logic_or$cva6_lsu_formal.v:170$83_Y
  attribute \src "cva6_lsu_formal.v:178.21-178.93"
  wire $logic_or$cva6_lsu_formal.v:178$96_Y
  attribute \src "cva6_lsu_formal.v:195.21-195.93"
  wire $logic_or$cva6_lsu_formal.v:195$104_Y
  attribute \src "cva6_lsu_formal.v:177.59-177.67"
  wire $lt$cva6_lsu_formal.v:177$92_Y
  attribute \src "cva6_lsu_formal.v:194.59-194.67"
  wire $lt$cva6_lsu_formal.v:194$100_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  wire $ne$cva6_lsu_formal.v:164$78_Y
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  wire $ne$cva6_lsu_formal.v:166$79_Y
  wire width 32 $procmux$11368_Y
  wire $procmux$11369_CMP
  wire $procmux$11370_CMP
  wire $procmux$11371_CMP
  wire $procmux$11372_CMP
  wire width 32 $procmux$11373_Y
  wire width 32 $procmux$11418_Y
  wire $procmux$11419_CMP
  wire $procmux$11420_CMP
  wire $procmux$11421_CMP
  wire $procmux$11422_CMP
  wire width 32 $procmux$11423_Y
  wire $procmux$11579_Y
  wire $procmux$11585_Y
  wire $procmux$11597_Y
  wire $procmux$11609_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:185.24-185.32"
  cell $add $add$cva6_lsu_formal.v:185$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:185$97_Y
  end
  attribute \src "cva6_lsu_formal.v:202.24-202.32"
  cell $add $add$cva6_lsu_formal.v:202$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:202$105_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$31
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$32
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$33
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$34
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$27
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$28
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$29
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:207.16-209.68"
  cell $assert $assert$cva6_lsu_formal.v:207$117
    connect \A $formal$cva6_lsu_formal.v:207$16_CHECK
    connect \EN $formal$cva6_lsu_formal.v:170$14_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$108
    connect \A $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$40
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$109
    connect \A $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$42
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$110
    connect \A $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$44
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$111
    connect \A $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$46
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.50"
  cell $assume $assume$cva6_lsu_formal.v:162$112
    connect \A $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$48
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:164.51-166.50"
  cell $assume $assume$cva6_lsu_formal.v:164$113
    connect \A $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$50
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:166.51-168.59"
  cell $assume $assume$cva6_lsu_formal.v:166$114
    connect \A $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$52
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \src "cva6_lsu_formal.v:170.49-172.72"
  cell $assume $assume$cva6_lsu_formal.v:170$115
    connect \A $0$formal$cva6_lsu_formal.v:170$14_CHECK[0:0]$54
    connect \EN $0$formal$cva6_lsu_formal.v:170$14_EN[0:0]$55
  end
  attribute \src "cva6_lsu_formal.v:172.73-173.74"
  cell $assume $assume$cva6_lsu_formal.v:172$116
    connect \A $0$formal$cva6_lsu_formal.v:172$15_CHECK[0:0]$56
    connect \EN $0$formal$cva6_lsu_formal.v:170$14_EN[0:0]$55
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:194$101_Y $logic_or$cva6_lsu_formal.v:170$83_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12647
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:177$93_Y $logic_or$cva6_lsu_formal.v:170$83_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12651
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12640
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$23_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$25_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$12641
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$21_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12643
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12645
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12649
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:202$105_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12647
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12653
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:185$97_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12651
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12655
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12657
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$5_DATA[31:0]$90
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12659
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12661
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$6_DATA[31:0]$98
    connect \EN $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$12316
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12317
  end
  cell $anyseq $auto$setundef.cc:501:execute$12318
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12319
  end
  cell $anyseq $auto$setundef.cc:501:execute$12320
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12321
  end
  cell $anyseq $auto$setundef.cc:501:execute$12322
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12323
  end
  cell $anyseq $auto$setundef.cc:501:execute$12324
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12325
  end
  cell $anyseq $auto$setundef.cc:501:execute$12326
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12327
  end
  cell $anyseq $auto$setundef.cc:501:execute$12328
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12329
  end
  cell $anyseq $auto$setundef.cc:501:execute$12330
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12331
  end
  cell $anyseq $auto$setundef.cc:501:execute$12332
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12333
  end
  cell $anyseq $auto$setundef.cc:501:execute$12334
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12335
  end
  cell $anyseq $auto$setundef.cc:501:execute$12336
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12337
  end
  cell $anyseq $auto$setundef.cc:501:execute$12338
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12339
  end
  cell $anyseq $auto$setundef.cc:501:execute$12340
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12341
  end
  cell $anyseq $auto$setundef.cc:501:execute$12342
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12343
  end
  cell $anyseq $auto$setundef.cc:501:execute$12344
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12345
  end
  cell $anyseq $auto$setundef.cc:501:execute$12346
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12347
  end
  cell $anyseq $auto$setundef.cc:501:execute$12348
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12349
  end
  cell $anyseq $auto$setundef.cc:501:execute$12350
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12351
  end
  cell $anyseq $auto$setundef.cc:501:execute$12352
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12353
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:159$66_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $eq $eq$cva6_lsu_formal.v:159$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:159$67_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$69_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$70_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$72_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$73_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$75_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$76_Y
  end
  attribute \src "cva6_lsu_formal.v:168.20-168.58"
  cell $eq $eq$cva6_lsu_formal.v:168$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:168$80_Y
  end
  attribute \src "cva6_lsu_formal.v:172.21-172.71"
  cell $eq $eq$cva6_lsu_formal.v:172$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:172$88_Y
  end
  attribute \src "cva6_lsu_formal.v:173.21-173.73"
  cell $eq $eq$cva6_lsu_formal.v:173$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:173$89_Y
  end
  attribute \src "cva6_lsu_formal.v:178.21-178.55"
  cell $eq $eq$cva6_lsu_formal.v:178$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$5_DATA[31:0]$90 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:178$94_Y
  end
  attribute \src "cva6_lsu_formal.v:178.59-178.93"
  cell $eq $eq$cva6_lsu_formal.v:178$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$5_DATA[31:0]$90 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:178$95_Y
  end
  attribute \src "cva6_lsu_formal.v:195.21-195.55"
  cell $eq $eq$cva6_lsu_formal.v:195$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$6_DATA[31:0]$98 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:195$102_Y
  end
  attribute \src "cva6_lsu_formal.v:195.59-195.93"
  cell $eq $eq$cva6_lsu_formal.v:195$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$6_DATA[31:0]$98 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:195$103_Y
  end
  attribute \src "cva6_lsu_formal.v:209.21-209.67"
  cell $eq $eq$cva6_lsu_formal.v:209$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:209$106_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$20_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$22_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$24_Y
  end
  attribute \src "cva6_lsu_formal.v:170.31-170.42"
  cell $gt $gt$cva6_lsu_formal.v:170$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:170$82_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$60_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$60_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$61_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$66_Y
    connect \B $eq$cva6_lsu_formal.v:159$67_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$68_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$69_Y
    connect \B $eq$cva6_lsu_formal.v:160$70_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$71_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$72_Y
    connect \B $eq$cva6_lsu_formal.v:161$73_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$74_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$75_Y
    connect \B $eq$cva6_lsu_formal.v:162$76_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$77_Y
  end
  attribute \src "cva6_lsu_formal.v:177.17-177.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:177$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:177$91_Y
  end
  attribute \src "cva6_lsu_formal.v:177.17-177.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:177$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:177$91_Y
    connect \B $lt$cva6_lsu_formal.v:177$92_Y
    connect \Y $logic_and$cva6_lsu_formal.v:177$93_Y
  end
  attribute \src "cva6_lsu_formal.v:194.17-194.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:194$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:194$99_Y
    connect \B $lt$cva6_lsu_formal.v:194$100_Y
    connect \Y $logic_and$cva6_lsu_formal.v:194$101_Y
  end
  attribute \src "cva6_lsu_formal.v:194.17-194.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:194$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:194$99_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$20_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$21_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$22_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$23_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$24_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$25_Y
  end
  attribute \src "cva6_lsu_formal.v:170.22-170.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:170$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:170$81_Y
  end
  attribute \src "cva6_lsu_formal.v:170.22-170.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:170$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:170$81_Y
    connect \B $gt$cva6_lsu_formal.v:170$82_Y
    connect \Y $logic_or$cva6_lsu_formal.v:170$83_Y
  end
  attribute \src "cva6_lsu_formal.v:178.21-178.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:178$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:178$94_Y
    connect \B $eq$cva6_lsu_formal.v:178$95_Y
    connect \Y $logic_or$cva6_lsu_formal.v:178$96_Y
  end
  attribute \src "cva6_lsu_formal.v:195.21-195.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:195$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:195$102_Y
    connect \B $eq$cva6_lsu_formal.v:195$103_Y
    connect \Y $logic_or$cva6_lsu_formal.v:195$104_Y
  end
  attribute \src "cva6_lsu_formal.v:177.59-177.67"
  cell $lt $lt$cva6_lsu_formal.v:177$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:177$92_Y
  end
  attribute \src "cva6_lsu_formal.v:194.59-194.67"
  cell $lt $lt$cva6_lsu_formal.v:194$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:194$100_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  cell $ne $ne$cva6_lsu_formal.v:164$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:164$78_Y
  end
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  cell $ne $ne$cva6_lsu_formal.v:166$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr2 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:166$79_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $dff $procdff$11984
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:170$14_EN[0:0]$55
    connect \Q $formal$cva6_lsu_formal.v:170$14_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-215.8"
  cell $dff $procdff$11987
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:207$16_CHECK[0:0]$58
    connect \Q $formal$cva6_lsu_formal.v:207$16_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$11991
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:195.21-195.93|cva6_lsu_formal.v:195.17-199.20"
  cell $mux $procmux$11331
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:195$104_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.17-194.67|cva6_lsu_formal.v:194.13-207.16"
  cell $mux $procmux$11342
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:194$101_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:194.17-194.67|cva6_lsu_formal.v:194.13-207.16"
  cell $mux $procmux$11360
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:194$101_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11368
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12317
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11372_CMP $procmux$11371_CMP $procmux$11370_CMP $procmux$11369_CMP }
    connect \Y $procmux$11368_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11369_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$11369_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11370_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$11370_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11371_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$11371_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11372_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$11372_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11373
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12319
    connect \B $procmux$11368_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11373_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11376
    parameter \WIDTH 32
    connect \A $procmux$11373_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12321
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:192$6_DATA[31:0]$98
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:178.21-178.93|cva6_lsu_formal.v:178.17-182.20"
  cell $mux $procmux$11381
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:178$96_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.17-177.67|cva6_lsu_formal.v:177.13-190.16"
  cell $mux $procmux$11392
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:177$93_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:177.17-177.67|cva6_lsu_formal.v:177.13-190.16"
  cell $mux $procmux$11410
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:177$93_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11418
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12323
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11422_CMP $procmux$11421_CMP $procmux$11420_CMP $procmux$11419_CMP }
    connect \Y $procmux$11418_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11419_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$11419_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11420_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$11420_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11421_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$11421_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11422_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$11422_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11423
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12325
    connect \B $procmux$11418_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11423_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11426
    parameter \WIDTH 32
    connect \A $procmux$11423_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12327
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:175$5_DATA[31:0]$90
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11540
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12329
    connect \B $logic_and$cva6_lsu_formal.v:159$68_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12331
    connect \B $logic_and$cva6_lsu_formal.v:160$71_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11552
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12333
    connect \B $logic_and$cva6_lsu_formal.v:161$74_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$44
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12335
    connect \B $logic_and$cva6_lsu_formal.v:162$77_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11564
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12337
    connect \B $ne$cva6_lsu_formal.v:164$78_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11570
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12339
    connect \B $ne$cva6_lsu_formal.v:166$79_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$50
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12341
    connect \B $eq$cva6_lsu_formal.v:168$80_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11579
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11579_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11582
    parameter \WIDTH 1
    connect \A $procmux$11579_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:170$14_EN[0:0]$55
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11585
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12343
    connect \B $eq$cva6_lsu_formal.v:172$88_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11585_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11588
    parameter \WIDTH 1
    connect \A $procmux$11585_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12345
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:170$14_CHECK[0:0]$54
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11597
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12347
    connect \B $eq$cva6_lsu_formal.v:173$89_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11597_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11600
    parameter \WIDTH 1
    connect \A $procmux$11597_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12349
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$15_CHECK[0:0]$56
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:170.22-170.42|cva6_lsu_formal.v:170.18-213.12"
  cell $mux $procmux$11609
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12351
    connect \B $eq$cva6_lsu_formal.v:209$106_Y
    connect \S $logic_or$cva6_lsu_formal.v:170$83_Y
    connect \Y $procmux$11609_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-213.12"
  cell $mux $procmux$11612
    parameter \WIDTH 1
    connect \A $procmux$11609_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12353
    connect \S $logic_and$cva6_lsu_formal.v:148$61_Y
    connect \Y $0$formal$cva6_lsu_formal.v:207$16_CHECK[0:0]$58
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect { \instr2 [31:20] \instr2 [11:7] } { \prog[2] [31:20] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect { \prog[2] [19:12] \prog[2] [6:0] } { \instr2 [19:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \dynports 1
attribute \hdlname "\\cva6_lsu_shim"
attribute \src "cva6_lsu_shim.v:3.1-373.10"
module \cva6_lsu_shim
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104"
  wire width 105 $0\tb_io_dcache_req_ports_i[104:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_dcache_req_ports_i[104:104]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $3\tb_io_commit_tran_id_i[2:0]
  wire width 109 $3\tb_io_fu_data_i[110:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $4\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $4\tb_io_commit_tran_id_i[2:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $5\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $6\tb_io_lsu_valid_i[0:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$12664
  wire $auto$opt_dff.cc:217:make_patterns_logic$12666
  wire $auto$opt_dff.cc:217:make_patterns_logic$12672
  wire $auto$opt_dff.cc:217:make_patterns_logic$12674
  wire $auto$opt_dff.cc:217:make_patterns_logic$12682
  wire $auto$opt_dff.cc:217:make_patterns_logic$12690
  wire $auto$opt_dff.cc:242:make_patterns_logic$12668
  wire $auto$opt_dff.cc:242:make_patterns_logic$12676
  wire $auto$opt_dff.cc:242:make_patterns_logic$12686
  wire $auto$rtlil.cc:2127:Not$12685
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  wire $eq$cva6_lsu_shim.v:347$415_Y
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  wire $eq$cva6_lsu_shim.v:351$416_Y
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  wire $eq$cva6_lsu_shim.v:356$417_Y
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  wire $eq$cva6_lsu_shim.v:359$418_Y
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  wire $eq$cva6_lsu_shim.v:362$419_Y
  attribute \src "cva6_lsu_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_shim.v:144.14-144.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_lsu_shim.v:145.17-145.33"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_lsu_shim.v:47.10-47.34"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_lsu_shim.v:111.29-111.41"
  wire \de_io_asid_i
  attribute \src "cva6_lsu_shim.v:115.29-115.55"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:69.10-69.24"
  wire \de_io_commit_i
  attribute \src "cva6_lsu_shim.v:73.6-73.26"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_lsu_shim.v:74.16-74.38"
  wire width 3 \de_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:129.18-129.42"
  wire width 105 \de_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:133.657-133.681"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230"
  wire width 231 \de_io_dcache_req_ports_o
  attribute \src "cva6_lsu_shim.v:134.10-134.38"
  wire \de_io_dcache_wbuffer_empty_i
  attribute \src "cva6_lsu_shim.v:139.10-139.39"
  wire \de_io_dcache_wbuffer_not_ni_i
  attribute \src "cva6_lsu_shim.v:128.6-128.23"
  attribute \unused_bits "0"
  wire \de_io_dtlb_miss_o
  attribute \src "cva6_lsu_shim.v:82.10-82.38"
  wire \de_io_en_ld_st_translation_i
  attribute \src "cva6_lsu_shim.v:78.10-78.36"
  wire \de_io_enable_translation_i
  attribute \src "cva6_lsu_shim.v:42.10-42.23"
  wire \de_io_flush_i
  attribute \src "cva6_lsu_shim.v:123.10-123.27"
  wire \de_io_flush_tlb_i
  attribute \src "cva6_lsu_shim.v:51.18-51.33"
  wire width 111 \de_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:86.17-86.36"
  wire width 33 \de_io_icache_areq_i
  attribute \src "cva6_lsu_shim.v:90.13-90.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99"
  wire width 100 \de_io_icache_areq_o
  attribute \src "cva6_lsu_shim.v:127.6-127.23"
  attribute \unused_bits "0"
  wire \de_io_itlb_miss_o
  attribute \src "cva6_lsu_shim.v:95.16-95.38"
  wire width 2 \de_io_ld_st_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:64.13-64.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_load_exception_o
  attribute \src "cva6_lsu_shim.v:62.13-62.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_load_result_o
  attribute \src "cva6_lsu_shim.v:61.12-61.33"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_load_trans_id_o
  attribute \src "cva6_lsu_shim.v:63.6-63.24"
  attribute \unused_bits "0"
  wire \de_io_load_valid_o
  attribute \src "cva6_lsu_shim.v:55.6-55.23"
  wire \de_io_lsu_ready_o
  attribute \src "cva6_lsu_shim.v:56.10-56.27"
  wire \de_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:103.10-103.21"
  wire \de_io_mxr_i
  attribute \src "cva6_lsu_shim.v:46.6-46.27"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_lsu_shim.v:153.18-153.33"
  wire width 512 \de_io_pmpaddr_i
  attribute \src "cva6_lsu_shim.v:149.18-149.32"
  wire width 128 \de_io_pmpcfg_i
  attribute \src "cva6_lsu_shim.v:91.16-91.32"
  wire width 2 \de_io_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:107.17-107.33"
  wire width 22 \de_io_satp_ppn_i
  attribute \src "cva6_lsu_shim.v:68.13-68.36"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_store_exception_o
  attribute \src "cva6_lsu_shim.v:66.13-66.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_store_result_o
  attribute \src "cva6_lsu_shim.v:65.12-65.34"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_store_trans_id_o
  attribute \src "cva6_lsu_shim.v:67.6-67.25"
  attribute \unused_bits "0"
  wire \de_io_store_valid_o
  attribute \src "cva6_lsu_shim.v:99.10-99.21"
  wire \de_io_sum_i
  attribute \src "cva6_lsu_shim.v:119.17-119.44"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:284.16-284.26"
  wire width 32 \dummy_data
  attribute \src "cva6_lsu_shim.v:7.23-7.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_shim.v:10.16-10.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_shim.v:8.11-8.20"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_shim.v:12.16-12.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_shim.v:13.17-13.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_shim.v:281.15-281.29"
  wire width 2 \load_req_state
  attribute \src "cva6_lsu_shim.v:17.25-17.37"
  wire width 2 output 12 \load_state_o
  attribute \src "cva6_lsu_shim.v:14.17-14.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_shim.v:9.11-9.25"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_shim.v:11.16-11.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_shim.v:282.15-282.30"
  wire width 2 \store_req_state
  attribute \src "cva6_lsu_shim.v:16.25-16.38"
  wire width 8 output 11 \store_state_o
  attribute \src "cva6_lsu_shim.v:75.15-75.37"
  wire width 3 \tb_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:130.17-130.41"
  wire width 105 \tb_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:52.17-52.32"
  wire width 111 \tb_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:57.9-57.26"
  wire \tb_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:286.9-286.26"
  wire \x_load_mem_resp_i
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:362$419_Y $eq$cva6_lsu_shim.v:359$418_Y $eq$cva6_lsu_shim.v:356$417_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12664
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12666
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$416_Y $eq$cva6_lsu_shim.v:347$415_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12672
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12674
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$416_Y $eq$cva6_lsu_shim.v:347$415_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12682
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:356$417_Y $eq$cva6_lsu_shim.v:347$415_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12690
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$12685
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12666 $auto$opt_dff.cc:217:make_patterns_logic$12664 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12668
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12674 $auto$opt_dff.cc:217:make_patterns_logic$12672 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12676
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 $auto$opt_dff.cc:217:make_patterns_logic$12682 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12686
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12662
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q \x_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12679
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk_i
    connect \D { $2\tb_io_dcache_req_ports_i[104:104] \load_mem_resp_i \x_load_mem_resp_i \dummy_data }
    connect \Q { \tb_io_dcache_req_ports_i [104] \tb_io_dcache_req_ports_i [69:36] }
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12670
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\store_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12668
    connect \Q \store_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12678
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12676
    connect \Q \load_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dffe $auto$opt_dff.cc:764:run$12680
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 69
    connect \CLK \clk_i
    connect \D 69'000000000000000000000000000000000000000000000000000000000000000000000
    connect \EN \rst_ni
    connect \Q { \tb_io_dcache_req_ports_i [103:70] \tb_io_dcache_req_ports_i [34:0] }
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12688
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $3\tb_io_commit_tran_id_i[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12686
    connect \Q \tb_io_commit_tran_id_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12692
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_lsu_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$12690
    connect \Q \tb_io_lsu_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12694
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 111'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 111
    connect \CLK \clk_i
    connect \D { 2'00 $3\tb_io_fu_data_i[110:0] }
    connect \EN \instr_valid_i
    connect \Q \tb_io_fu_data_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  cell $eq $eq$cva6_lsu_shim.v:347$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:347$415_Y
  end
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  cell $eq $eq$cva6_lsu_shim.v:351$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:351$416_Y
  end
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  cell $eq $eq$cva6_lsu_shim.v:356$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:356$417_Y
  end
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  cell $eq $eq$cva6_lsu_shim.v:359$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:359$418_Y
  end
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  cell $eq $eq$cva6_lsu_shim.v:362$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_shim.v:362$419_Y
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dff $procdff$11772
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\tb_io_dcache_req_ports_i[104:0] [35]
    connect \Q \tb_io_dcache_req_ports_i [35]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:362.30-362.53|cva6_lsu_shim.v:362.26-365.20"
  cell $mux $procmux$2397
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:362$419_Y
    connect \Y $6\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:359.30-359.53|cva6_lsu_shim.v:359.26-365.20"
  cell $mux $procmux$2427
    parameter \WIDTH 2
    connect \A $6\store_req_state[1:0]
    connect \B 2'11
    connect \S $eq$cva6_lsu_shim.v:359$418_Y
    connect \Y $5\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2451
    parameter \WIDTH 2
    connect \A $5\store_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:356$417_Y
    connect \Y $4\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2460
    parameter \WIDTH 1
    connect \A $5\tb_io_lsu_valid_i[0:0]
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:356$417_Y
    connect \Y $6\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2478
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:351$416_Y
    connect \Y $6\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2490
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_lsu_shim.v:351$416_Y
    connect \Y $4\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2502
    parameter \WIDTH 2
    connect \A $6\load_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:347$415_Y
    connect \Y $5\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2511
    parameter \WIDTH 3
    connect \A $4\tb_io_commit_tran_id_i[2:0]
    connect \B 3'001
    connect \S $eq$cva6_lsu_shim.v:347$415_Y
    connect \Y $3\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2520
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:347$415_Y
    connect \Y $5\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2578
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'xx
    connect \S \is_load_i
    connect \Y $3\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2596
    parameter \WIDTH 109
    connect \A { 10'1000100111 \instr_i 67'1100101011111110110010101111111000000000000000000000000000000000010 }
    connect \B { 10'0100100101 \instr_i 67'0000000000000000000000000000000000000000000000000000000000000000001 }
    connect \S \is_load_i
    connect \Y $3\tb_io_fu_data_i[110:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2623
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'01
    connect \S \is_load_i
    connect \Y $3\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2643
    parameter \WIDTH 2
    connect \A $4\store_req_state[1:0]
    connect \B $3\store_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2649
    parameter \WIDTH 2
    connect \A $5\load_req_state[1:0]
    connect \B $3\load_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2655
    parameter \WIDTH 1
    connect \A $6\tb_io_lsu_valid_i[0:0]
    connect \B 1'1
    connect \S \instr_valid_i
    connect \Y $2\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:313.17-313.33|cva6_lsu_shim.v:313.13-318.16"
  cell $mux $procmux$2679
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_mem_resp_i
    connect \Y $2\tb_io_dcache_req_ports_i[104:104]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:292.13-292.20|cva6_lsu_shim.v:292.9-370.12"
  cell $mux $procmux$2691
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B { \load_mem_resp_i \x_load_mem_resp_i \dummy_data 1'0 }
    connect \S \rst_ni
    connect \Y $0\tb_io_dcache_req_ports_i[104:0] [69:35]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_shim.v:230.21-277.6"
  cell \load_store_unit \lsu_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \asid_i 1'0
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk_i
    connect \commit_i \store_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \commit_tran_id_i \tb_io_commit_tran_id_i
    connect \dcache_req_ports_i \tb_io_dcache_req_ports_i
    connect \dcache_req_ports_o \de_io_dcache_req_ports_o
    connect \dcache_wbuffer_empty_i 1'0
    connect \dcache_wbuffer_not_ni_i 1'0
    connect \dtlb_miss_o \de_io_dtlb_miss_o
    connect \en_ld_st_translation_i 1'0
    connect \enable_translation_i 1'0
    connect \flush_i 1'0
    connect \flush_tlb_i 1'0
    connect \fu_data_i \tb_io_fu_data_i
    connect \icache_areq_i 33'000000000000000000000000000000000
    connect \icache_areq_o \de_io_icache_areq_o
    connect \itlb_miss_o \de_io_itlb_miss_o
    connect \ld_st_priv_lvl_i 2'00
    connect \load_exception_o \de_io_load_exception_o
    connect \load_result_o \de_io_load_result_o
    connect \load_state_o \load_state_o
    connect \load_trans_id_o \de_io_load_trans_id_o
    connect \load_valid_o \de_io_load_valid_o
    connect \lsu_ready_o \de_io_lsu_ready_o
    connect \lsu_valid_i \tb_io_lsu_valid_i
    connect \mxr_i 1'0
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \priv_lvl_i 2'00
    connect \rst_ni \rst_ni
    connect \satp_ppn_i 22'0000000000000000000000
    connect \store_exception_o \de_io_store_exception_o
    connect \store_result_o \de_io_store_result_o
    connect \store_state_o \store_state_o
    connect \store_trans_id_o \de_io_store_trans_id_o
    connect \store_valid_o \de_io_store_valid_o
    connect \sum_i 1'0
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_asid_i 1'0
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_commit_i \store_commit_i
  connect \de_io_commit_tran_id_i \tb_io_commit_tran_id_i
  connect \de_io_dcache_req_ports_i \tb_io_dcache_req_ports_i
  connect \de_io_dcache_wbuffer_empty_i 1'0
  connect \de_io_dcache_wbuffer_not_ni_i 1'0
  connect \de_io_en_ld_st_translation_i 1'0
  connect \de_io_enable_translation_i 1'0
  connect \de_io_flush_i 1'0
  connect \de_io_flush_tlb_i 1'0
  connect \de_io_fu_data_i \tb_io_fu_data_i
  connect \de_io_icache_areq_i 33'000000000000000000000000000000000
  connect \de_io_ld_st_priv_lvl_i 2'00
  connect \de_io_lsu_valid_i \tb_io_lsu_valid_i
  connect \de_io_mxr_i 1'0
  connect \de_io_pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_priv_lvl_i 2'00
  connect \de_io_satp_ppn_i 22'0000000000000000000000
  connect \de_io_sum_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \load_req_o \de_io_dcache_req_ports_o [86]
  connect \ready_o \de_io_lsu_ready_o
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$147_DATA[31:0]$296
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$150_DATA[31:0]$323
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$297_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$324_Y
  wire width 3 $add$cva6_processor_shim.v:254$373_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$343_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$351_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$12695
  wire $auto$opt_dff.cc:217:make_patterns_logic$12697
  wire $auto$opt_dff.cc:217:make_patterns_logic$12699
  wire $auto$opt_dff.cc:217:make_patterns_logic$12708
  wire $auto$opt_dff.cc:217:make_patterns_logic$12710
  wire $auto$opt_dff.cc:217:make_patterns_logic$12719
  wire $auto$opt_dff.cc:217:make_patterns_logic$12721
  wire $auto$opt_dff.cc:217:make_patterns_logic$12730
  wire $auto$opt_dff.cc:217:make_patterns_logic$12732
  wire $auto$opt_dff.cc:217:make_patterns_logic$12741
  wire $auto$opt_dff.cc:217:make_patterns_logic$12743
  wire $auto$opt_dff.cc:217:make_patterns_logic$12752
  wire $auto$opt_dff.cc:217:make_patterns_logic$12754
  wire $auto$opt_dff.cc:217:make_patterns_logic$12763
  wire $auto$opt_dff.cc:217:make_patterns_logic$12765
  wire $auto$opt_dff.cc:217:make_patterns_logic$12774
  wire $auto$opt_dff.cc:217:make_patterns_logic$12776
  wire $auto$opt_dff.cc:217:make_patterns_logic$12785
  wire $auto$opt_dff.cc:217:make_patterns_logic$12787
  wire $auto$opt_dff.cc:217:make_patterns_logic$12796
  wire $auto$opt_dff.cc:217:make_patterns_logic$12798
  wire $auto$opt_dff.cc:217:make_patterns_logic$12807
  wire $auto$opt_dff.cc:217:make_patterns_logic$12809
  wire $auto$opt_dff.cc:217:make_patterns_logic$12818
  wire $auto$opt_dff.cc:217:make_patterns_logic$12820
  wire $auto$opt_dff.cc:217:make_patterns_logic$12829
  wire $auto$opt_dff.cc:217:make_patterns_logic$12831
  wire $auto$opt_dff.cc:217:make_patterns_logic$12840
  wire $auto$opt_dff.cc:217:make_patterns_logic$12842
  wire $auto$opt_dff.cc:217:make_patterns_logic$12851
  wire $auto$opt_dff.cc:217:make_patterns_logic$12853
  wire $auto$opt_dff.cc:217:make_patterns_logic$12862
  wire $auto$opt_dff.cc:217:make_patterns_logic$12864
  wire $auto$opt_dff.cc:217:make_patterns_logic$12873
  wire $auto$opt_dff.cc:217:make_patterns_logic$12875
  wire $auto$opt_dff.cc:217:make_patterns_logic$12884
  wire $auto$opt_dff.cc:217:make_patterns_logic$12886
  wire $auto$opt_dff.cc:217:make_patterns_logic$12895
  wire $auto$opt_dff.cc:217:make_patterns_logic$12897
  wire $auto$opt_dff.cc:217:make_patterns_logic$12906
  wire $auto$opt_dff.cc:217:make_patterns_logic$12908
  wire $auto$opt_dff.cc:217:make_patterns_logic$12917
  wire $auto$opt_dff.cc:217:make_patterns_logic$12919
  wire $auto$opt_dff.cc:217:make_patterns_logic$12928
  wire $auto$opt_dff.cc:217:make_patterns_logic$12930
  wire $auto$opt_dff.cc:217:make_patterns_logic$12939
  wire $auto$opt_dff.cc:217:make_patterns_logic$12941
  wire $auto$opt_dff.cc:217:make_patterns_logic$12950
  wire $auto$opt_dff.cc:217:make_patterns_logic$12952
  wire $auto$opt_dff.cc:217:make_patterns_logic$12961
  wire $auto$opt_dff.cc:217:make_patterns_logic$12963
  wire $auto$opt_dff.cc:217:make_patterns_logic$12972
  wire $auto$opt_dff.cc:217:make_patterns_logic$12974
  wire $auto$opt_dff.cc:217:make_patterns_logic$12983
  wire $auto$opt_dff.cc:217:make_patterns_logic$12985
  wire $auto$opt_dff.cc:217:make_patterns_logic$12994
  wire $auto$opt_dff.cc:217:make_patterns_logic$12996
  wire $auto$opt_dff.cc:217:make_patterns_logic$13005
  wire $auto$opt_dff.cc:217:make_patterns_logic$13007
  wire $auto$opt_dff.cc:217:make_patterns_logic$13016
  wire $auto$opt_dff.cc:217:make_patterns_logic$13018
  wire $auto$opt_dff.cc:217:make_patterns_logic$13027
  wire $auto$opt_dff.cc:217:make_patterns_logic$13029
  wire $auto$opt_dff.cc:217:make_patterns_logic$13038
  wire $auto$opt_dff.cc:217:make_patterns_logic$13040
  wire $auto$opt_dff.cc:217:make_patterns_logic$13047
  wire $auto$opt_dff.cc:217:make_patterns_logic$13052
  wire $auto$opt_dff.cc:217:make_patterns_logic$13057
  wire $auto$opt_dff.cc:217:make_patterns_logic$13062
  wire $auto$opt_dff.cc:217:make_patterns_logic$13067
  wire $auto$opt_dff.cc:217:make_patterns_logic$13072
  wire $auto$opt_dff.cc:217:make_patterns_logic$13077
  wire $auto$opt_dff.cc:217:make_patterns_logic$13082
  wire $auto$opt_dff.cc:217:make_patterns_logic$13087
  wire $auto$opt_dff.cc:217:make_patterns_logic$13092
  wire $auto$opt_dff.cc:217:make_patterns_logic$13097
  wire $auto$opt_dff.cc:217:make_patterns_logic$13102
  wire $auto$opt_dff.cc:217:make_patterns_logic$13107
  wire $auto$opt_dff.cc:217:make_patterns_logic$13112
  wire $auto$opt_dff.cc:217:make_patterns_logic$13117
  wire $auto$opt_dff.cc:217:make_patterns_logic$13122
  wire $auto$opt_dff.cc:217:make_patterns_logic$13127
  wire $auto$opt_dff.cc:217:make_patterns_logic$13132
  wire $auto$opt_dff.cc:217:make_patterns_logic$13137
  wire $auto$opt_dff.cc:217:make_patterns_logic$13142
  wire $auto$opt_dff.cc:217:make_patterns_logic$13147
  wire $auto$opt_dff.cc:217:make_patterns_logic$13152
  wire $auto$opt_dff.cc:217:make_patterns_logic$13157
  wire $auto$opt_dff.cc:217:make_patterns_logic$13162
  wire $auto$opt_dff.cc:217:make_patterns_logic$13167
  wire $auto$opt_dff.cc:217:make_patterns_logic$13172
  wire $auto$opt_dff.cc:217:make_patterns_logic$13177
  wire $auto$opt_dff.cc:217:make_patterns_logic$13182
  wire $auto$opt_dff.cc:217:make_patterns_logic$13187
  wire $auto$opt_dff.cc:217:make_patterns_logic$13192
  wire $auto$opt_dff.cc:217:make_patterns_logic$13197
  wire $auto$opt_dff.cc:217:make_patterns_logic$13202
  wire $auto$opt_dff.cc:217:make_patterns_logic$13208
  wire $auto$opt_dff.cc:217:make_patterns_logic$13210
  wire $auto$opt_dff.cc:217:make_patterns_logic$13212
  wire $auto$opt_dff.cc:217:make_patterns_logic$13214
  wire $auto$opt_dff.cc:217:make_patterns_logic$13216
  wire $auto$opt_dff.cc:217:make_patterns_logic$13232
  wire $auto$opt_dff.cc:217:make_patterns_logic$13239
  wire $auto$opt_dff.cc:217:make_patterns_logic$13251
  wire $auto$opt_dff.cc:217:make_patterns_logic$13253
  wire $auto$opt_dff.cc:217:make_patterns_logic$13270
  wire $auto$opt_dff.cc:217:make_patterns_logic$13272
  wire $auto$opt_dff.cc:217:make_patterns_logic$13278
  wire $auto$opt_dff.cc:217:make_patterns_logic$13304
  wire $auto$opt_dff.cc:242:make_patterns_logic$12703
  wire $auto$opt_dff.cc:242:make_patterns_logic$12714
  wire $auto$opt_dff.cc:242:make_patterns_logic$12725
  wire $auto$opt_dff.cc:242:make_patterns_logic$12736
  wire $auto$opt_dff.cc:242:make_patterns_logic$12747
  wire $auto$opt_dff.cc:242:make_patterns_logic$12758
  wire $auto$opt_dff.cc:242:make_patterns_logic$12769
  wire $auto$opt_dff.cc:242:make_patterns_logic$12780
  wire $auto$opt_dff.cc:242:make_patterns_logic$12791
  wire $auto$opt_dff.cc:242:make_patterns_logic$12802
  wire $auto$opt_dff.cc:242:make_patterns_logic$12813
  wire $auto$opt_dff.cc:242:make_patterns_logic$12824
  wire $auto$opt_dff.cc:242:make_patterns_logic$12835
  wire $auto$opt_dff.cc:242:make_patterns_logic$12846
  wire $auto$opt_dff.cc:242:make_patterns_logic$12857
  wire $auto$opt_dff.cc:242:make_patterns_logic$12868
  wire $auto$opt_dff.cc:242:make_patterns_logic$12879
  wire $auto$opt_dff.cc:242:make_patterns_logic$12890
  wire $auto$opt_dff.cc:242:make_patterns_logic$12901
  wire $auto$opt_dff.cc:242:make_patterns_logic$12912
  wire $auto$opt_dff.cc:242:make_patterns_logic$12923
  wire $auto$opt_dff.cc:242:make_patterns_logic$12934
  wire $auto$opt_dff.cc:242:make_patterns_logic$12945
  wire $auto$opt_dff.cc:242:make_patterns_logic$12956
  wire $auto$opt_dff.cc:242:make_patterns_logic$12967
  wire $auto$opt_dff.cc:242:make_patterns_logic$12978
  wire $auto$opt_dff.cc:242:make_patterns_logic$12989
  wire $auto$opt_dff.cc:242:make_patterns_logic$13000
  wire $auto$opt_dff.cc:242:make_patterns_logic$13011
  wire $auto$opt_dff.cc:242:make_patterns_logic$13022
  wire $auto$opt_dff.cc:242:make_patterns_logic$13033
  wire $auto$opt_dff.cc:242:make_patterns_logic$13044
  wire $auto$opt_dff.cc:242:make_patterns_logic$13049
  wire $auto$opt_dff.cc:242:make_patterns_logic$13054
  wire $auto$opt_dff.cc:242:make_patterns_logic$13059
  wire $auto$opt_dff.cc:242:make_patterns_logic$13064
  wire $auto$opt_dff.cc:242:make_patterns_logic$13069
  wire $auto$opt_dff.cc:242:make_patterns_logic$13074
  wire $auto$opt_dff.cc:242:make_patterns_logic$13079
  wire $auto$opt_dff.cc:242:make_patterns_logic$13084
  wire $auto$opt_dff.cc:242:make_patterns_logic$13089
  wire $auto$opt_dff.cc:242:make_patterns_logic$13094
  wire $auto$opt_dff.cc:242:make_patterns_logic$13099
  wire $auto$opt_dff.cc:242:make_patterns_logic$13104
  wire $auto$opt_dff.cc:242:make_patterns_logic$13109
  wire $auto$opt_dff.cc:242:make_patterns_logic$13114
  wire $auto$opt_dff.cc:242:make_patterns_logic$13119
  wire $auto$opt_dff.cc:242:make_patterns_logic$13124
  wire $auto$opt_dff.cc:242:make_patterns_logic$13129
  wire $auto$opt_dff.cc:242:make_patterns_logic$13134
  wire $auto$opt_dff.cc:242:make_patterns_logic$13139
  wire $auto$opt_dff.cc:242:make_patterns_logic$13144
  wire $auto$opt_dff.cc:242:make_patterns_logic$13149
  wire $auto$opt_dff.cc:242:make_patterns_logic$13154
  wire $auto$opt_dff.cc:242:make_patterns_logic$13159
  wire $auto$opt_dff.cc:242:make_patterns_logic$13164
  wire $auto$opt_dff.cc:242:make_patterns_logic$13169
  wire $auto$opt_dff.cc:242:make_patterns_logic$13174
  wire $auto$opt_dff.cc:242:make_patterns_logic$13179
  wire $auto$opt_dff.cc:242:make_patterns_logic$13184
  wire $auto$opt_dff.cc:242:make_patterns_logic$13189
  wire $auto$opt_dff.cc:242:make_patterns_logic$13194
  wire $auto$opt_dff.cc:242:make_patterns_logic$13199
  wire $auto$opt_dff.cc:242:make_patterns_logic$13204
  wire $auto$opt_dff.cc:242:make_patterns_logic$13222
  wire $auto$opt_dff.cc:242:make_patterns_logic$13241
  wire $auto$opt_dff.cc:242:make_patterns_logic$13265
  wire $auto$opt_dff.cc:242:make_patterns_logic$13274
  wire $auto$opt_dff.cc:242:make_patterns_logic$13284
  wire $auto$opt_dff.cc:242:make_patterns_logic$13292
  wire $auto$opt_dff.cc:276:combine_resets$13228
  wire $auto$opt_reduce.cc:134:opt_mux$12000
  wire $auto$opt_reduce.cc:134:opt_mux$12002
  wire $auto$opt_reduce.cc:134:opt_mux$12004
  wire $auto$opt_reduce.cc:134:opt_mux$12006
  wire $auto$opt_reduce.cc:134:opt_mux$12008
  wire $auto$opt_reduce.cc:134:opt_mux$12010
  wire $auto$opt_reduce.cc:134:opt_mux$12012
  wire $auto$opt_reduce.cc:134:opt_mux$12014
  wire $auto$opt_reduce.cc:134:opt_mux$12016
  wire $auto$opt_reduce.cc:134:opt_mux$12018
  wire $auto$opt_reduce.cc:134:opt_mux$12020
  wire $auto$opt_reduce.cc:134:opt_mux$12022
  wire $auto$opt_reduce.cc:134:opt_mux$12024
  wire $auto$opt_reduce.cc:134:opt_mux$12028
  wire $auto$opt_reduce.cc:134:opt_mux$12030
  wire $auto$opt_reduce.cc:134:opt_mux$12032
  wire $auto$opt_reduce.cc:134:opt_mux$12034
  wire $auto$opt_reduce.cc:134:opt_mux$12036
  wire $auto$opt_reduce.cc:134:opt_mux$12038
  wire $auto$opt_reduce.cc:134:opt_mux$12040
  wire $auto$opt_reduce.cc:134:opt_mux$12042
  wire $auto$opt_reduce.cc:134:opt_mux$12044
  wire $auto$opt_reduce.cc:134:opt_mux$12046
  wire $auto$opt_reduce.cc:134:opt_mux$12048
  wire $auto$opt_reduce.cc:134:opt_mux$12050
  wire $auto$opt_reduce.cc:134:opt_mux$12052
  wire $auto$opt_reduce.cc:134:opt_mux$12054
  wire $auto$opt_reduce.cc:134:opt_mux$12056
  wire $auto$opt_reduce.cc:134:opt_mux$12058
  wire $auto$opt_reduce.cc:134:opt_mux$12060
  wire $auto$opt_reduce.cc:134:opt_mux$12064
  wire $auto$opt_reduce.cc:134:opt_mux$12066
  wire $auto$opt_reduce.cc:134:opt_mux$12068
  wire $auto$opt_reduce.cc:134:opt_mux$12072
  wire $auto$opt_reduce.cc:134:opt_mux$12074
  wire $auto$opt_reduce.cc:134:opt_mux$12076
  wire $auto$opt_reduce.cc:134:opt_mux$12078
  wire $auto$opt_reduce.cc:134:opt_mux$12080
  wire $auto$opt_reduce.cc:134:opt_mux$12082
  wire $auto$opt_reduce.cc:134:opt_mux$12084
  wire $auto$opt_reduce.cc:134:opt_mux$12086
  wire $auto$opt_reduce.cc:134:opt_mux$12092
  wire $auto$opt_reduce.cc:134:opt_mux$12096
  wire $auto$opt_reduce.cc:134:opt_mux$12098
  wire $auto$opt_reduce.cc:134:opt_mux$12100
  wire $auto$opt_reduce.cc:134:opt_mux$12104
  wire $auto$opt_reduce.cc:134:opt_mux$12108
  wire $auto$opt_reduce.cc:134:opt_mux$12112
  wire $auto$opt_reduce.cc:134:opt_mux$12120
  wire $auto$opt_reduce.cc:134:opt_mux$12126
  wire $auto$opt_reduce.cc:134:opt_mux$12128
  wire $auto$opt_reduce.cc:134:opt_mux$12132
  wire $auto$opt_reduce.cc:134:opt_mux$12134
  wire $auto$opt_reduce.cc:134:opt_mux$12144
  wire $auto$opt_reduce.cc:134:opt_mux$12152
  wire $auto$opt_reduce.cc:134:opt_mux$12154
  wire $auto$opt_reduce.cc:134:opt_mux$12160
  wire $auto$opt_reduce.cc:134:opt_mux$12168
  wire $auto$opt_reduce.cc:134:opt_mux$12170
  wire $auto$opt_reduce.cc:134:opt_mux$12176
  wire $auto$opt_reduce.cc:134:opt_mux$12180
  wire $auto$opt_reduce.cc:134:opt_mux$12182
  wire $auto$opt_reduce.cc:134:opt_mux$12188
  wire $auto$opt_reduce.cc:134:opt_mux$12190
  wire $auto$rtlil.cc:2127:Not$12702
  wire $auto$rtlil.cc:2127:Not$13219
  wire $auto$rtlil.cc:2127:Not$13221
  wire $auto$rtlil.cc:2127:Not$13227
  wire $auto$rtlil.cc:2127:Not$13260
  wire $auto$rtlil.cc:2127:Not$13262
  wire $auto$rtlil.cc:2127:Not$13264
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12355
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12357
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12359
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12361
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12363
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12365
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12367
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12369
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12371
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12373
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12375
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12377
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12379
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12381
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12383
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12385
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12387
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12389
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12391
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12393
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12395
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12397
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12399
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12401
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12403
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12405
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12407
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12409
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12411
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12413
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12415
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12417
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12419
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12421
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12423
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12425
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12427
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12429
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12431
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12433
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12435
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12437
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12439
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12441
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12443
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12445
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12447
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12449
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12451
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12453
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12455
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12457
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12459
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12461
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12463
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12465
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12467
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12469
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12471
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12473
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12475
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12477
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12479
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12481
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12483
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12485
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12487
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12489
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12491
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12493
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12495
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12497
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12499
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12501
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12503
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12505
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12507
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12509
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12511
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12513
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12515
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12517
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12519
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12521
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12523
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12525
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12527
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12529
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12531
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12533
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12535
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12537
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12539
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12541
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12543
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12545
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12547
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12549
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12551
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12553
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12555
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12557
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12559
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12561
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12563
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12565
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12567
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12569
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12571
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12573
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12575
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12577
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$12216
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$12217
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$12218
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$12219
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$350_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$352_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$354_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$356_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$359_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$371_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$374_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$375_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$376_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$379_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$380_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$389_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$262_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$299_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$326_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$342_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$344_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$346_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$347_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$378_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$384_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$388_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$390_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$377_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$357_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$360_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$383_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$391_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$353_Y
  wire width 3 $procmux$10909_Y
  wire width 3 $procmux$10951_Y
  wire $procmux$3480_CMP
  wire $procmux$3481_CMP
  wire $procmux$3482_CMP
  wire $procmux$3483_CMP
  wire $procmux$3484_CMP
  wire $procmux$3485_CMP
  wire $procmux$3486_CMP
  wire $procmux$3487_CMP
  wire $procmux$3488_CMP
  wire $procmux$3489_CMP
  wire $procmux$3490_CMP
  wire $procmux$3491_CMP
  wire $procmux$3492_CMP
  wire $procmux$3493_CMP
  wire $procmux$3494_CMP
  wire $procmux$3495_CMP
  wire $procmux$3496_CMP
  wire $procmux$3497_CMP
  wire $procmux$3498_CMP
  wire $procmux$3499_CMP
  wire $procmux$3500_CMP
  wire $procmux$3501_CMP
  wire $procmux$3502_CMP
  wire $procmux$3503_CMP
  wire $procmux$3504_CMP
  wire $procmux$3505_CMP
  wire $procmux$3506_CMP
  wire $procmux$3507_CMP
  wire $procmux$3508_CMP
  wire $procmux$3509_CMP
  wire $procmux$3510_CMP
  wire $procmux$3511_CMP
  wire $procmux$5016_CMP
  wire $procmux$5017_CMP
  wire $procmux$5018_CMP
  wire $procmux$5019_CMP
  wire $procmux$5020_CMP
  wire $procmux$5021_CMP
  wire $procmux$5022_CMP
  wire $procmux$5023_CMP
  wire $procmux$5024_CMP
  wire $procmux$5025_CMP
  wire $procmux$5026_CMP
  wire $procmux$5027_CMP
  wire $procmux$5028_CMP
  wire $procmux$5029_CMP
  wire $procmux$5030_CMP
  wire $procmux$5031_CMP
  wire $procmux$5032_CMP
  wire $procmux$5033_CMP
  wire $procmux$5034_CMP
  wire $procmux$5035_CMP
  wire $procmux$5036_CMP
  wire $procmux$5037_CMP
  wire $procmux$5038_CMP
  wire $procmux$5039_CMP
  wire $procmux$5040_CMP
  wire $procmux$5041_CMP
  wire $procmux$5042_CMP
  wire $procmux$5043_CMP
  wire $procmux$5044_CMP
  wire $procmux$5045_CMP
  wire $procmux$5046_CMP
  wire $procmux$5047_CMP
  wire width 32 $procmux$5048_Y
  wire width 32 $procmux$5051_Y
  wire width 32 $procmux$5054_Y
  wire width 32 $procmux$5056_Y
  wire $procmux$7194_CMP
  wire $procmux$7195_CMP
  wire $procmux$7196_CMP
  wire $procmux$7197_CMP
  wire $procmux$7198_CMP
  wire $procmux$7199_CMP
  wire $procmux$7200_CMP
  wire $procmux$7201_CMP
  wire $procmux$7202_CMP
  wire $procmux$7203_CMP
  wire $procmux$7204_CMP
  wire $procmux$7205_CMP
  wire $procmux$7206_CMP
  wire $procmux$7207_CMP
  wire $procmux$7208_CMP
  wire $procmux$7209_CMP
  wire $procmux$7210_CMP
  wire $procmux$7211_CMP
  wire $procmux$7212_CMP
  wire $procmux$7213_CMP
  wire $procmux$7214_CMP
  wire $procmux$7215_CMP
  wire $procmux$7216_CMP
  wire $procmux$7217_CMP
  wire $procmux$7218_CMP
  wire $procmux$7219_CMP
  wire $procmux$7220_CMP
  wire $procmux$7221_CMP
  wire $procmux$7222_CMP
  wire $procmux$7223_CMP
  wire $procmux$7224_CMP
  wire $procmux$7225_CMP
  wire width 32 $procmux$7271_Y
  wire width 32 $procmux$7274_Y
  wire width 32 $procmux$7276_Y
  wire $procmux$7992_CMP
  wire $procmux$7993_CMP
  wire $procmux$7994_CMP
  wire $procmux$7995_CMP
  wire $procmux$7996_CMP
  wire $procmux$7997_CMP
  wire $procmux$7998_CMP
  wire $procmux$7999_CMP
  wire $procmux$8000_CMP
  wire $procmux$8001_CMP
  wire $procmux$8002_CMP
  wire $procmux$8003_CMP
  wire $procmux$8004_CMP
  wire $procmux$8005_CMP
  wire $procmux$8006_CMP
  wire $procmux$8007_CMP
  wire $procmux$8008_CMP
  wire $procmux$8009_CMP
  wire $procmux$8010_CMP
  wire $procmux$8011_CMP
  wire $procmux$8012_CMP
  wire $procmux$8013_CMP
  wire $procmux$8014_CMP
  wire $procmux$8015_CMP
  wire $procmux$8016_CMP
  wire $procmux$8017_CMP
  wire $procmux$8018_CMP
  wire $procmux$8019_CMP
  wire $procmux$8020_CMP
  wire $procmux$8021_CMP
  wire $procmux$8022_CMP
  wire $procmux$8023_CMP
  wire width 32 $procmux$9410_Y
  wire width 32 $procmux$9412_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$348_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$345_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$382_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$385_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$392_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$366_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$365_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$364_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$362_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$369_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$368_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$367_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$349_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$355_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$147_DATA[31:0]$296
    connect \Y $add$cva6_processor_shim.v:227$297_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$150_DATA[31:0]$323
    connect \Y $add$cva6_processor_shim.v:233$324_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$373_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \Y $add$cva6_processor_shim.v:96$343_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \Y $and$cva6_processor_shim.v:102$351_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12695
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12006 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12697
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12006 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12699
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12016 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12708
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12016 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12710
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12038 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12719
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12038 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12721
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12046 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12730
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12046 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12732
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12072 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12741
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12072 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12743
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12004 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12752
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12004 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12754
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12034 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12763
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12034 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12765
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12066 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12774
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12066 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12776
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12086 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12785
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12086 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12787
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12060 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12796
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12060 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12798
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12100 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12807
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12100 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12809
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12128 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12818
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12128 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12820
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12160 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12829
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12160 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12831
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12182 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12840
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12843
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12182 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12842
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12000 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12851
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12000 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12853
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12010 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12862
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12010 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12864
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12018 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12873
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12018 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12875
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12036 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12884
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12036 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12886
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12044 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12895
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12044 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12897
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12056 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12906
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12056 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12908
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12076 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12917
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12076 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12919
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12002 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12928
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12002 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12930
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12014 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12939
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12942
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12014 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12941
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12028 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12950
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12953
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12028 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12952
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12040 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12961
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12964
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12040 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12963
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12054 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12972
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12054 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12974
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12078 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12983
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12078 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12985
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12098 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12994
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12098 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12996
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12080 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13005
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12080 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13007
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12058 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13016
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12058 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13018
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12064 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13027
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12064 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13029
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13039
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12030 $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13038
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12030 $eq$cva6_processor_shim.v:70$299_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13040
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12020
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13047
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12052
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13052
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12082
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13057
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12104
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13062
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12126
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13067
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12154
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13072
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12170
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13077
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12190
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13082
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12022
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13087
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12048
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13092
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12074
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13097
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12092
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13102
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12112
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13107
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12132
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13112
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12152
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13117
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12168
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13122
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12176
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13127
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12188
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13132
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12008
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13137
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12012
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13142
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12024
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13147
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12032
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13152
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12042
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13157
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12050
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13162
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12068
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13167
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12084
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13172
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12096
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13177
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12108
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13182
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12120
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13187
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12134
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13192
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12144
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13197
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12180
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13202
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$371_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13208
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$376_Y $eq$cva6_processor_shim.v:261$375_Y $eq$cva6_processor_shim.v:257$374_Y $eq$cva6_processor_shim.v:243$371_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13210
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$378_Y $eq$cva6_processor_shim.v:263$376_Y $eq$cva6_processor_shim.v:261$375_Y $eq$cva6_processor_shim.v:257$374_Y $eq$cva6_processor_shim.v:243$371_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13212
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$375_Y $eq$cva6_processor_shim.v:257$374_Y $eq$cva6_processor_shim.v:243$371_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13214
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$374_Y $eq$cva6_processor_shim.v:243$371_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13216
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$391_Y $logic_and$cva6_processor_shim.v:311$390_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13232
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$299_Y $eq$cva6_processor_shim.v:66$262_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13239
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$379_Y $eq$cva6_processor_shim.v:263$376_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13251
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$378_Y $eq$cva6_processor_shim.v:263$376_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13253
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$380_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13270
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$384_Y $eq$cva6_processor_shim.v:277$380_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13272
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$374_Y $eq$cva6_processor_shim.v:243$371_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13278
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$326_Y $eq$cva6_processor_shim.v:70$299_Y $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13304
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $auto$rtlil.cc:2127:Not$12702
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$13219
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$13221
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $auto$rtlil.cc:2127:Not$13260
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$374_Y
    connect \Y $auto$rtlil.cc:2127:Not$13262
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$375_Y
    connect \Y $auto$rtlil.cc:2127:Not$13264
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12699 $auto$opt_dff.cc:217:make_patterns_logic$12697 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12703
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12710 $auto$opt_dff.cc:217:make_patterns_logic$12708 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12714
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12721 $auto$opt_dff.cc:217:make_patterns_logic$12719 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12725
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12732 $auto$opt_dff.cc:217:make_patterns_logic$12730 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12736
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12743 $auto$opt_dff.cc:217:make_patterns_logic$12741 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12747
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12754 $auto$opt_dff.cc:217:make_patterns_logic$12752 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12758
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12765 $auto$opt_dff.cc:217:make_patterns_logic$12763 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12769
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12776 $auto$opt_dff.cc:217:make_patterns_logic$12774 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12780
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12787 $auto$opt_dff.cc:217:make_patterns_logic$12785 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12791
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12798 $auto$opt_dff.cc:217:make_patterns_logic$12796 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12802
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12809 $auto$opt_dff.cc:217:make_patterns_logic$12807 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12813
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12825
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12820 $auto$opt_dff.cc:217:make_patterns_logic$12818 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12824
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12831 $auto$opt_dff.cc:217:make_patterns_logic$12829 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12835
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12842 $auto$opt_dff.cc:217:make_patterns_logic$12840 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12846
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12853 $auto$opt_dff.cc:217:make_patterns_logic$12851 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12857
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12864 $auto$opt_dff.cc:217:make_patterns_logic$12862 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12868
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12875 $auto$opt_dff.cc:217:make_patterns_logic$12873 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12879
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12886 $auto$opt_dff.cc:217:make_patterns_logic$12884 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12890
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12897 $auto$opt_dff.cc:217:make_patterns_logic$12895 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12901
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12908 $auto$opt_dff.cc:217:make_patterns_logic$12906 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12912
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12919 $auto$opt_dff.cc:217:make_patterns_logic$12917 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12923
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12930 $auto$opt_dff.cc:217:make_patterns_logic$12928 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12934
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12946
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12941 $auto$opt_dff.cc:217:make_patterns_logic$12939 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12945
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12952 $auto$opt_dff.cc:217:make_patterns_logic$12950 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12956
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12968
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12963 $auto$opt_dff.cc:217:make_patterns_logic$12961 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12967
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12974 $auto$opt_dff.cc:217:make_patterns_logic$12972 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12978
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12985 $auto$opt_dff.cc:217:make_patterns_logic$12983 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12989
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12996 $auto$opt_dff.cc:217:make_patterns_logic$12994 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13000
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13007 $auto$opt_dff.cc:217:make_patterns_logic$13005 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13011
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13018 $auto$opt_dff.cc:217:make_patterns_logic$13016 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13022
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13029 $auto$opt_dff.cc:217:make_patterns_logic$13027 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13033
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13045
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12702 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13040 $auto$opt_dff.cc:217:make_patterns_logic$13038 $auto$opt_dff.cc:217:make_patterns_logic$12695 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13044
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13047 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13049
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13052 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13054
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13057 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13059
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13062 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13064
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13067 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13069
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13072 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13074
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13077 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13079
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13082 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13084
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13087 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13089
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13092 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13094
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13097 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13099
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13102 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13104
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13107 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13109
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13112 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13114
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13117 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13119
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13122 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13124
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13127 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13129
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13132 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13134
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13137 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13139
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13142 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13144
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13147 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13149
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13152 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13154
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13157 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13159
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13162 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13164
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13167 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13169
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13172 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13174
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13177 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13179
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13182 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13184
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13187 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13189
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13192 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13194
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13197 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13199
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$262_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13202 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13204
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13221 $auto$rtlil.cc:2127:Not$13219 $auto$opt_dff.cc:217:make_patterns_logic$13216 $auto$opt_dff.cc:217:make_patterns_logic$13214 $auto$opt_dff.cc:217:make_patterns_logic$13212 $auto$opt_dff.cc:217:make_patterns_logic$13210 $auto$opt_dff.cc:217:make_patterns_logic$13208 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13222
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$13239 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13241
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13264 $auto$rtlil.cc:2127:Not$13262 $auto$rtlil.cc:2127:Not$13260 $auto$rtlil.cc:2127:Not$13221 $auto$rtlil.cc:2127:Not$13219 $auto$opt_dff.cc:217:make_patterns_logic$13253 $auto$opt_dff.cc:217:make_patterns_logic$13251 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13265
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$13272 $auto$opt_dff.cc:217:make_patterns_logic$13270 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13274
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13221 $auto$rtlil.cc:2127:Not$13219 $auto$opt_dff.cc:217:make_patterns_logic$13278 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13284
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$371_Y $auto$rtlil.cc:2127:Not$13221 $auto$rtlil.cc:2127:Not$13219 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13292
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13227
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$390_Y $auto$rtlil.cc:2127:Not$13227 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13228
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13235
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13236
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13237
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13268
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12705
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12703
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12716
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12714
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12727
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12725
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12738
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12736
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12749
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12747
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12760
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12758
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12771
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12769
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12782
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12780
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12793
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12791
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12804
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12802
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12815
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12813
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12826
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12824
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12837
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12835
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12848
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12846
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12859
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12857
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12870
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12868
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12881
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12879
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12892
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12890
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12903
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12901
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12914
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12912
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12925
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12923
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12936
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12934
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12947
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12945
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12958
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12956
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12969
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12967
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12980
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12978
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12991
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12989
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13002
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13000
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13013
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13011
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13024
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13022
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13035
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13033
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13046
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13044
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13051
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13049
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13056
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13054
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13061
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13059
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13066
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13064
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13071
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13069
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13076
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13074
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13081
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13079
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13086
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13084
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13091
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13089
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13096
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13094
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13101
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13099
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13106
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13104
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13111
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13109
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13116
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13114
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13121
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13119
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13126
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13124
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13131
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13129
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13136
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13134
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13141
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13139
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13146
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13144
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13151
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13149
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13156
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13154
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13161
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13159
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13166
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13164
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13171
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13169
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13176
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13174
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13181
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13179
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13186
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13184
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13191
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13189
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13196
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13194
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13201
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13199
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13206
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13204
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13224
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13222
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13231
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$392_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$391_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13228
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13234
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13232
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13243
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13241
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13249
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13241
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13267
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13265
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13276
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13274
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13286
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13284
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13294
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13292
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13302
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13292
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13306
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13304
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12008
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12012
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12020
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12022
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12024
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12000
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12032
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12042
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12048
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12050
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12052
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12010
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12068
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12069
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12006
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12074
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12082
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12084
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12018
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12002
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12092
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12016
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12096
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12004
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12104
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12014
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12108
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12060
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12112
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12080
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12034
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12036
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12120
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12038
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12028
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12126
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12058
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12132
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12134
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12100
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12040
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12066
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12044
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12144
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12064
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12046
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12054
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12152
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12154
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12128
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12086
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12078
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12056
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12098
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12168
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12170
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12160
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12072
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12176
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12030
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12180
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12076
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12182
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12188
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12190
  end
  cell $anyseq $auto$setundef.cc:501:execute$12354
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12355
  end
  cell $anyseq $auto$setundef.cc:501:execute$12356
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12357
  end
  cell $anyseq $auto$setundef.cc:501:execute$12358
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12359
  end
  cell $anyseq $auto$setundef.cc:501:execute$12360
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12361
  end
  cell $anyseq $auto$setundef.cc:501:execute$12362
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12363
  end
  cell $anyseq $auto$setundef.cc:501:execute$12364
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12365
  end
  cell $anyseq $auto$setundef.cc:501:execute$12366
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12367
  end
  cell $anyseq $auto$setundef.cc:501:execute$12368
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12369
  end
  cell $anyseq $auto$setundef.cc:501:execute$12370
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12371
  end
  cell $anyseq $auto$setundef.cc:501:execute$12372
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12373
  end
  cell $anyseq $auto$setundef.cc:501:execute$12374
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12375
  end
  cell $anyseq $auto$setundef.cc:501:execute$12376
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12377
  end
  cell $anyseq $auto$setundef.cc:501:execute$12378
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12379
  end
  cell $anyseq $auto$setundef.cc:501:execute$12380
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12381
  end
  cell $anyseq $auto$setundef.cc:501:execute$12382
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12383
  end
  cell $anyseq $auto$setundef.cc:501:execute$12384
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12385
  end
  cell $anyseq $auto$setundef.cc:501:execute$12386
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12387
  end
  cell $anyseq $auto$setundef.cc:501:execute$12388
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12389
  end
  cell $anyseq $auto$setundef.cc:501:execute$12390
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12391
  end
  cell $anyseq $auto$setundef.cc:501:execute$12392
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12393
  end
  cell $anyseq $auto$setundef.cc:501:execute$12394
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12395
  end
  cell $anyseq $auto$setundef.cc:501:execute$12396
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12397
  end
  cell $anyseq $auto$setundef.cc:501:execute$12398
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12399
  end
  cell $anyseq $auto$setundef.cc:501:execute$12400
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12401
  end
  cell $anyseq $auto$setundef.cc:501:execute$12402
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12403
  end
  cell $anyseq $auto$setundef.cc:501:execute$12404
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12405
  end
  cell $anyseq $auto$setundef.cc:501:execute$12406
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12407
  end
  cell $anyseq $auto$setundef.cc:501:execute$12408
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12409
  end
  cell $anyseq $auto$setundef.cc:501:execute$12410
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12411
  end
  cell $anyseq $auto$setundef.cc:501:execute$12412
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12413
  end
  cell $anyseq $auto$setundef.cc:501:execute$12414
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12415
  end
  cell $anyseq $auto$setundef.cc:501:execute$12416
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12417
  end
  cell $anyseq $auto$setundef.cc:501:execute$12418
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12419
  end
  cell $anyseq $auto$setundef.cc:501:execute$12420
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12421
  end
  cell $anyseq $auto$setundef.cc:501:execute$12422
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12423
  end
  cell $anyseq $auto$setundef.cc:501:execute$12424
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12425
  end
  cell $anyseq $auto$setundef.cc:501:execute$12426
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12427
  end
  cell $anyseq $auto$setundef.cc:501:execute$12428
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12429
  end
  cell $anyseq $auto$setundef.cc:501:execute$12430
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12431
  end
  cell $anyseq $auto$setundef.cc:501:execute$12432
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12433
  end
  cell $anyseq $auto$setundef.cc:501:execute$12434
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12435
  end
  cell $anyseq $auto$setundef.cc:501:execute$12436
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12437
  end
  cell $anyseq $auto$setundef.cc:501:execute$12438
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12439
  end
  cell $anyseq $auto$setundef.cc:501:execute$12440
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12441
  end
  cell $anyseq $auto$setundef.cc:501:execute$12442
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12443
  end
  cell $anyseq $auto$setundef.cc:501:execute$12444
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12445
  end
  cell $anyseq $auto$setundef.cc:501:execute$12446
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12447
  end
  cell $anyseq $auto$setundef.cc:501:execute$12448
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12449
  end
  cell $anyseq $auto$setundef.cc:501:execute$12450
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12451
  end
  cell $anyseq $auto$setundef.cc:501:execute$12452
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12453
  end
  cell $anyseq $auto$setundef.cc:501:execute$12454
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12455
  end
  cell $anyseq $auto$setundef.cc:501:execute$12456
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12457
  end
  cell $anyseq $auto$setundef.cc:501:execute$12458
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12459
  end
  cell $anyseq $auto$setundef.cc:501:execute$12460
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12461
  end
  cell $anyseq $auto$setundef.cc:501:execute$12462
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12463
  end
  cell $anyseq $auto$setundef.cc:501:execute$12464
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12465
  end
  cell $anyseq $auto$setundef.cc:501:execute$12466
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12467
  end
  cell $anyseq $auto$setundef.cc:501:execute$12468
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12469
  end
  cell $anyseq $auto$setundef.cc:501:execute$12470
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12471
  end
  cell $anyseq $auto$setundef.cc:501:execute$12472
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12473
  end
  cell $anyseq $auto$setundef.cc:501:execute$12474
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12475
  end
  cell $anyseq $auto$setundef.cc:501:execute$12476
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12477
  end
  cell $anyseq $auto$setundef.cc:501:execute$12478
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12479
  end
  cell $anyseq $auto$setundef.cc:501:execute$12480
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12481
  end
  cell $anyseq $auto$setundef.cc:501:execute$12482
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12483
  end
  cell $anyseq $auto$setundef.cc:501:execute$12484
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12485
  end
  cell $anyseq $auto$setundef.cc:501:execute$12486
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12487
  end
  cell $anyseq $auto$setundef.cc:501:execute$12488
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12489
  end
  cell $anyseq $auto$setundef.cc:501:execute$12490
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12491
  end
  cell $anyseq $auto$setundef.cc:501:execute$12492
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12493
  end
  cell $anyseq $auto$setundef.cc:501:execute$12494
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12495
  end
  cell $anyseq $auto$setundef.cc:501:execute$12496
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12497
  end
  cell $anyseq $auto$setundef.cc:501:execute$12498
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12499
  end
  cell $anyseq $auto$setundef.cc:501:execute$12500
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12501
  end
  cell $anyseq $auto$setundef.cc:501:execute$12502
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12503
  end
  cell $anyseq $auto$setundef.cc:501:execute$12504
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12505
  end
  cell $anyseq $auto$setundef.cc:501:execute$12506
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12507
  end
  cell $anyseq $auto$setundef.cc:501:execute$12508
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12509
  end
  cell $anyseq $auto$setundef.cc:501:execute$12510
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12511
  end
  cell $anyseq $auto$setundef.cc:501:execute$12512
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12513
  end
  cell $anyseq $auto$setundef.cc:501:execute$12514
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12515
  end
  cell $anyseq $auto$setundef.cc:501:execute$12516
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12517
  end
  cell $anyseq $auto$setundef.cc:501:execute$12518
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12519
  end
  cell $anyseq $auto$setundef.cc:501:execute$12520
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12521
  end
  cell $anyseq $auto$setundef.cc:501:execute$12522
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12523
  end
  cell $anyseq $auto$setundef.cc:501:execute$12524
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12525
  end
  cell $anyseq $auto$setundef.cc:501:execute$12526
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12527
  end
  cell $anyseq $auto$setundef.cc:501:execute$12528
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12529
  end
  cell $anyseq $auto$setundef.cc:501:execute$12530
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12531
  end
  cell $anyseq $auto$setundef.cc:501:execute$12532
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12533
  end
  cell $anyseq $auto$setundef.cc:501:execute$12534
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12535
  end
  cell $anyseq $auto$setundef.cc:501:execute$12536
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12537
  end
  cell $anyseq $auto$setundef.cc:501:execute$12538
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12539
  end
  cell $anyseq $auto$setundef.cc:501:execute$12540
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12541
  end
  cell $anyseq $auto$setundef.cc:501:execute$12542
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12543
  end
  cell $anyseq $auto$setundef.cc:501:execute$12544
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12545
  end
  cell $anyseq $auto$setundef.cc:501:execute$12546
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12547
  end
  cell $anyseq $auto$setundef.cc:501:execute$12548
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12549
  end
  cell $anyseq $auto$setundef.cc:501:execute$12550
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12551
  end
  cell $anyseq $auto$setundef.cc:501:execute$12552
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12553
  end
  cell $anyseq $auto$setundef.cc:501:execute$12554
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12555
  end
  cell $anyseq $auto$setundef.cc:501:execute$12556
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12557
  end
  cell $anyseq $auto$setundef.cc:501:execute$12558
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12559
  end
  cell $anyseq $auto$setundef.cc:501:execute$12560
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12561
  end
  cell $anyseq $auto$setundef.cc:501:execute$12562
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12563
  end
  cell $anyseq $auto$setundef.cc:501:execute$12564
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12565
  end
  cell $anyseq $auto$setundef.cc:501:execute$12566
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12567
  end
  cell $anyseq $auto$setundef.cc:501:execute$12568
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12569
  end
  cell $anyseq $auto$setundef.cc:501:execute$12570
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12571
  end
  cell $anyseq $auto$setundef.cc:501:execute$12572
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12573
  end
  cell $anyseq $auto$setundef.cc:501:execute$12574
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12575
  end
  cell $anyseq $auto$setundef.cc:501:execute$12576
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12577
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$350_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$352_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$354_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$356_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$359_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$371_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$374_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$375_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$376_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$379_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$380_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$389_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$262_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$299_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$326_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$342_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$344_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$346_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$347_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$377_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$378_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$383_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$384_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$388_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$388_Y
    connect \B $eq$cva6_processor_shim.v:311$389_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$390_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$377_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$357
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$357_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$360_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$383_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$391_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \Y $or$cva6_processor_shim.v:103$353_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10909
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$10909_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10912
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12355
    connect \B $procmux$10909_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10927
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10951
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$10951_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10954
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12357
    connect \B $procmux$10951_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$2727
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$392_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$391_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2736
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$390_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$390_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2748
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2757
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$382_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2767
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$385_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$384_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2779
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$384_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2791
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$384_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2803
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2812
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$382_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2821
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2829
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$380_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2835
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$380_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2841
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$380_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$2849
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2875
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$379_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2899
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$379_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2924
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$378_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2948
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$378_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2971
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$376_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2992
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$376_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3013
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$376_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3034
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$376_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3055
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$375_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3073
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$375_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3109
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$375_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3127
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$374_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3142
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$374_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3157
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$374_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3187
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$374_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3232
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3261
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3276
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$373_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3290
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3302
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3314
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3338
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3386
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$371_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3406
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3424
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3469
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3479
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12359
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3511_CMP $auto$opt_reduce.cc:134:opt_mux$12030 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$3480_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3481_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$3481_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$3482_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3483_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$3483_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3484_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$3484_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$3485_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$3486_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$3487_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3488_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$3488_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3489_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$3489_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3490_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$3490_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3491_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$3491_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$3492_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3493_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$3493_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3494_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$3494_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$3495_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$3496_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3497_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$3497_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3498_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$3498_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3499_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$3499_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$3500_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$3501_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3502_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$3502_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$3503_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3504_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$3504_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3505_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$3505_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$3506_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3507_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$3507_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3508_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$3508_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3509_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$3509_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3510_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$3510_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3511_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$3511_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3527
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12361
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$369_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12006 $procmux$3480_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3575
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12363
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12016 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3623
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12365
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$12038 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3671
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12367
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12046 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3719
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12369
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12072 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3767
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12371
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12004 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3815
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12373
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12034 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3863
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12375
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12066 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3911
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12377
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$12086 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3959
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12379
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12060 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4007
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12381
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12100 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12383
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12128 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4103
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12385
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$12160 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4151
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12387
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12182 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4199
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12389
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12000 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4247
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12391
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12010 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4295
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12393
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12018 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4343
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12395
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12036 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4391
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12397
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12044 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4439
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12399
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12056 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4487
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12401
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12076 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4535
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12403
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12002 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4583
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12405
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12014 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4631
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12407
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12028 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4679
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12409
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12040 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4727
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12411
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12054 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4775
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12413
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12078 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4823
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12415
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12098 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4871
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12417
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12080 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4919
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12419
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3509_CMP $auto$opt_reduce.cc:134:opt_mux$12058 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4967
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12421
    connect \B { $ternary$cva6_processor_shim.v:96$369_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3510_CMP $auto$opt_reduce.cc:134:opt_mux$12064 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$5016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$5017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$5018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$5019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$5020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$5021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$5022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$5023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$5024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5025_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$5025_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$5026_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5027_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$5027_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5028_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$5028_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$5029_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5030_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$5030_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$5031_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$5032_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$5033_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$5034_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$5035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$5036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$5037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5038_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$5038_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$5039_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5040_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$5040_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$5041_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$5042_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$5043_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5044_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$5044_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5045_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$5045_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5046_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$5046_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5047_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$5047_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5048
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12423
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $procmux$5048_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5051
    parameter \WIDTH 32
    connect \A $procmux$5048_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12425
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $procmux$5051_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5054
    parameter \WIDTH 32
    connect \A $procmux$5051_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12427
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $procmux$5054_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5056
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12429
    connect \B $procmux$5054_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5056_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5059
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12431
    connect \B $procmux$5056_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5063
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5078
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5093
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5108
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5123
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5138
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5153
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5168
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5183
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5198
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5213
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5228
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5243
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5258
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5273
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5288
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5303
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5318
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5333
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5348
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5363
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5378
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5393
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5408
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5423
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5438
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5453
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5468
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5483
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5498
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5513
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5528
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5543
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$326_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5753
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12433
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3511_CMP $auto$opt_reduce.cc:134:opt_mux$12030 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5798
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12435
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12006 $procmux$3480_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5843
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12437
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12016 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5888
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12439
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$12038 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5933
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12441
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12046 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5978
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12443
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12072 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6023
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12445
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12004 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6068
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12447
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12034 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6113
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12449
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$12066 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6158
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12451
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$12086 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6203
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12453
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$12060 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6248
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12455
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12100 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6293
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12457
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12128 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6338
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12459
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$12160 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6383
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12461
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12182 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6428
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12463
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12000 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6473
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12465
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12010 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6518
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12467
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12018 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6563
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12469
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12036 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6608
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12471
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12044 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6653
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12473
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12056 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6698
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12475
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12076 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6743
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12477
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12002 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6788
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12479
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12014 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6833
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12481
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12028 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6878
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12483
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12040 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6923
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12485
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12054 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6968
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12487
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12078 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7013
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12489
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12098 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7058
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12491
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12080 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7103
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12493
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3509_CMP $auto$opt_reduce.cc:134:opt_mux$12058 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7148
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12495
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3510_CMP $auto$opt_reduce.cc:134:opt_mux$12064 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7193
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12497
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$7225_CMP $procmux$7224_CMP $procmux$7223_CMP $procmux$7222_CMP $procmux$7221_CMP $procmux$7220_CMP $procmux$7219_CMP $procmux$7218_CMP $procmux$7217_CMP $procmux$7216_CMP $procmux$7215_CMP $procmux$7214_CMP $procmux$7213_CMP $procmux$7212_CMP $procmux$7211_CMP $procmux$7210_CMP $procmux$7209_CMP $procmux$7208_CMP $procmux$7207_CMP $procmux$7206_CMP $procmux$7205_CMP $procmux$7204_CMP $procmux$7203_CMP $procmux$7202_CMP $procmux$7201_CMP $procmux$7200_CMP $procmux$7199_CMP $procmux$7198_CMP $procmux$7197_CMP $procmux$7196_CMP $procmux$7195_CMP $procmux$7194_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$152_DATA[31:0]$325
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7194_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7194_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7195_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7196_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7196_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7197_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7198_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7198_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7199_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7199_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7200_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7201_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7202_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7202_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7203_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7203_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7204_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7204_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7205_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7205_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7206_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7207_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7207_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7208_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7208_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7209_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7210_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7211_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7212_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7212_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7213_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7214_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7215_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7215_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7216_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7216_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7217_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7217_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7218_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7218_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7219_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7219_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7220_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7220_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7221_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7221_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7222_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7222_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7223_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$7223_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7224_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$7224_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$7225_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$324_Y [6:2]
    connect \Y $procmux$7225_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7238
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12499
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$5047_CMP $procmux$5046_CMP $procmux$5045_CMP $procmux$5044_CMP $procmux$5043_CMP $procmux$5042_CMP $procmux$5041_CMP $procmux$5040_CMP $procmux$5039_CMP $procmux$5038_CMP $procmux$5037_CMP $procmux$5036_CMP $procmux$5035_CMP $procmux$5034_CMP $procmux$5033_CMP $procmux$5032_CMP $procmux$5031_CMP $procmux$5030_CMP $procmux$5029_CMP $procmux$5028_CMP $procmux$5027_CMP $procmux$5026_CMP $procmux$5025_CMP $procmux$5024_CMP $procmux$5023_CMP $procmux$5022_CMP $procmux$5021_CMP $procmux$5020_CMP $procmux$5019_CMP $procmux$5018_CMP $procmux$5017_CMP $procmux$5016_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7271
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12501
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $procmux$7271_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7274
    parameter \WIDTH 32
    connect \A $procmux$7271_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12503
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $procmux$7274_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7276
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12505
    connect \B $procmux$7274_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7276_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7279
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12507
    connect \B $procmux$7276_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$150_DATA[31:0]$323
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7283
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7295
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7307
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7319
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7331
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7343
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7355
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7367
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7379
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7391
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7403
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7415
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7427
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7439
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7451
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7463
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7475
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7487
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7499
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7511
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7523
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7535
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7547
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7559
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7571
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7583
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7595
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7607
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7619
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7631
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7643
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7655
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7667
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7679
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7691
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7751
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$324_Y
    connect \S $eq$cva6_processor_shim.v:70$299_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7991
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12509
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8023_CMP $auto$opt_reduce.cc:134:opt_mux$12180 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7992_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7993_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7993_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7994_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7999_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$8000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$8001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$8002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$8003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$8004_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8005_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$8005_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$8006_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$8007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$8008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$8009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$8010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$8011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$8012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$8013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$8014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$8015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$8016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$8017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$8018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$8019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$8020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$8021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$8022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$8023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$297_Y [6:2]
    connect \Y $procmux$8023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8033
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12511
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12020 $procmux$7992_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8075
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12513
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7993_CMP $auto$opt_reduce.cc:134:opt_mux$12052 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8117
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12515
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7994_CMP $auto$opt_reduce.cc:134:opt_mux$12082 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8159
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12517
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7995_CMP $auto$opt_reduce.cc:134:opt_mux$12104 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8201
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12519
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7996_CMP $auto$opt_reduce.cc:134:opt_mux$12126 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8243
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12521
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7997_CMP $auto$opt_reduce.cc:134:opt_mux$12154 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8285
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12523
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7998_CMP $auto$opt_reduce.cc:134:opt_mux$12170 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8327
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12525
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7999_CMP $auto$opt_reduce.cc:134:opt_mux$12190 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8369
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12527
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8000_CMP $auto$opt_reduce.cc:134:opt_mux$12022 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8411
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12529
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8001_CMP $auto$opt_reduce.cc:134:opt_mux$12048 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8453
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12531
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8002_CMP $auto$opt_reduce.cc:134:opt_mux$12074 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8495
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12533
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8003_CMP $auto$opt_reduce.cc:134:opt_mux$12092 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8537
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12535
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8004_CMP $auto$opt_reduce.cc:134:opt_mux$12112 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8579
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12537
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$12132 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8621
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12539
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8006_CMP $auto$opt_reduce.cc:134:opt_mux$12152 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8663
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12541
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8007_CMP $auto$opt_reduce.cc:134:opt_mux$12168 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8705
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12543
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8008_CMP $auto$opt_reduce.cc:134:opt_mux$12176 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8747
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12545
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8009_CMP $auto$opt_reduce.cc:134:opt_mux$12188 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8789
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12547
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8010_CMP $auto$opt_reduce.cc:134:opt_mux$12008 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8831
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12549
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8011_CMP $auto$opt_reduce.cc:134:opt_mux$12012 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8873
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12551
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8012_CMP $auto$opt_reduce.cc:134:opt_mux$12024 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8915
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12553
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8013_CMP $auto$opt_reduce.cc:134:opt_mux$12032 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8957
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12555
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8014_CMP $auto$opt_reduce.cc:134:opt_mux$12042 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8999
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12557
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8015_CMP $auto$opt_reduce.cc:134:opt_mux$12050 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9041
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12559
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8016_CMP $auto$opt_reduce.cc:134:opt_mux$12068 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9083
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12561
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8017_CMP $auto$opt_reduce.cc:134:opt_mux$12084 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9125
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12563
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8018_CMP $auto$opt_reduce.cc:134:opt_mux$12096 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9167
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12565
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8019_CMP $auto$opt_reduce.cc:134:opt_mux$12108 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9209
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12567
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8020_CMP $auto$opt_reduce.cc:134:opt_mux$12120 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9251
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12569
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8021_CMP $auto$opt_reduce.cc:134:opt_mux$12134 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9293
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12571
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8022_CMP $auto$opt_reduce.cc:134:opt_mux$12144 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9410
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12573
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$149_DATA[31:0]$298
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $procmux$9410_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9412
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12575
    connect \B $procmux$9410_Y
    connect \S \instr_valid_i
    connect \Y $procmux$9412_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9415
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12577
    connect \B $procmux$9412_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$147_DATA[31:0]$296
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9419
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9428
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9437
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9770
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$297_Y
    connect \S $eq$cva6_processor_shim.v:66$262_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$348_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$12216 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$345_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$382_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$385_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$392_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$366
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$365_Y
    connect \B $and$cva6_processor_shim.v:102$351_Y
    connect \S $eq$cva6_processor_shim.v:102$350_Y
    connect \Y $ternary$cva6_processor_shim.v:102$366_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$365
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$364_Y
    connect \B $or$cva6_processor_shim.v:103$353_Y
    connect \S $eq$cva6_processor_shim.v:103$352_Y
    connect \Y $ternary$cva6_processor_shim.v:103$365_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$364
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$12218 [0] }
    connect \B $xor$cva6_processor_shim.v:104$355_Y
    connect \S $eq$cva6_processor_shim.v:104$354_Y
    connect \Y $ternary$cva6_processor_shim.v:104$364_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$357_Y
    connect \Y $auto$wreduce.cc:454:run$12217 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$363
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$362_Y [0]
    connect \B $auto$wreduce.cc:454:run$12217 [0]
    connect \S $eq$cva6_processor_shim.v:105$356_Y
    connect \Y $auto$wreduce.cc:454:run$12218 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$361
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$360_Y
    connect \Y $auto$wreduce.cc:454:run$12219 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$362
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12219 [0]
    connect \S $eq$cva6_processor_shim.v:106$359_Y
    connect \Y $ternary$cva6_processor_shim.v:106$362_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$369
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$368_Y
    connect \B $add$cva6_processor_shim.v:96$343_Y
    connect \S $eq$cva6_processor_shim.v:96$342_Y
    connect \Y $ternary$cva6_processor_shim.v:96$369_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$368
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$367_Y
    connect \B $shr$cva6_processor_shim.v:97$345_Y
    connect \S $eq$cva6_processor_shim.v:97$344_Y
    connect \Y $ternary$cva6_processor_shim.v:97$368_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$367
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$366_Y
    connect \B $ternary$cva6_processor_shim.v:99$349_Y
    connect \S $eq$cva6_processor_shim.v:98$346_Y
    connect \Y $ternary$cva6_processor_shim.v:98$367_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$349
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$12216 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$348_Y
    connect \S $eq$cva6_processor_shim.v:99$347_Y
    connect \Y $ternary$cva6_processor_shim.v:99$349_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$153_DATA[31:0]$340
    connect \Y $xor$cva6_processor_shim.v:104$355_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:136.19-147.6"
  cell \cva6_lsu_shim \lsu_shim_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$12217 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12218 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12219 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$362_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
attribute \dynports 1
attribute \hdlname "\\load_store_unit"
attribute \src "load_store_unit.v:1.1-558.10"
module \load_store_unit
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$480
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$481
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$482
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$483
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$484
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$485
  wire width 32 $auto$async2sync.cc:140:execute$12274
  wire $auto$opt_reduce.cc:134:opt_mux$12192
  wire $auto$opt_reduce.cc:134:opt_mux$12194
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12579
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12581
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12583
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12585
  attribute \src "load_store_unit.v:497.8-497.27"
  wire $eq$load_store_unit.v:497$486_Y
  wire $procmux$2169_CMP
  wire $procmux$2170_CMP
  wire $procmux$2171_CMP
  wire $procmux$2172_CMP
  wire $procmux$2174_CMP
  wire $procmux$2191_CMP
  wire $procmux$2209_CMP
  wire width 5 $procmux$2212_CMP
  wire $procmux$2212_CTRL
  wire width 5 $procmux$2213_CMP
  wire $procmux$2213_CTRL
  wire width 16 $procmux$2214_CMP
  wire $procmux$2214_CTRL
  wire $procmux$2383_CMP
  wire $procmux$2384_CMP
  attribute \src "load_store_unit.v:106.22-106.31"
  wire width 135 output 39 \amo_req_o
  attribute \src "load_store_unit.v:107.20-107.30"
  wire width 65 input 40 \amo_resp_i
  attribute \src "load_store_unit.v:57.13-57.31"
  wire input 5 \amo_valid_commit_i
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 \ariane_pkg_be_gen_32$func$load_store_unit.v:514$423.$result
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$422.$result
  attribute \src "load_store_unit.v:88.32-88.38"
  wire input 29 \asid_i
  attribute \src "load_store_unit.v:89.32-89.52"
  wire input 30 \asid_to_be_flushed_i
  attribute \src "load_store_unit.v:117.13-117.17"
  wire width 4 \be_i
  attribute \src "load_store_unit.v:53.13-53.18"
  wire input 1 \clk_i
  attribute \src "load_store_unit.v:73.13-73.21"
  wire input 17 \commit_i
  attribute \src "load_store_unit.v:74.14-74.28"
  wire output 18 \commit_ready_o
  attribute \src "load_store_unit.v:75.19-75.35"
  wire width 3 input 19 \commit_tran_id_i
  attribute \src "load_store_unit.v:98.21-98.39"
  wire width 105 input 35 \dcache_req_ports_i
  attribute \src "load_store_unit.v:103.665-103.683"
  wire width 231 output 36 \dcache_req_ports_o
  attribute \src "load_store_unit.v:104.13-104.35"
  wire input 37 \dcache_wbuffer_empty_i
  attribute \src "load_store_unit.v:105.13-105.36"
  wire input 38 \dcache_wbuffer_not_ni_i
  attribute \src "load_store_unit.v:134.7-134.15"
  wire \dtlb_hit
  attribute \src "load_store_unit.v:93.14-93.25"
  wire output 34 \dtlb_miss_o
  wire width 20 \dtlb_ppn
  attribute \src "load_store_unit.v:77.13-77.35"
  wire input 21 \en_ld_st_translation_i
  attribute \src "load_store_unit.v:76.13-76.33"
  wire input 20 \enable_translation_i
  attribute \src "load_store_unit.v:55.13-55.20"
  wire input 3 \flush_i
  attribute \src "load_store_unit.v:91.13-91.24"
  wire input 32 \flush_tlb_i
  attribute \src "load_store_unit.v:62.21-62.30"
  wire width 111 input 6 \fu_data_i
  attribute \src "load_store_unit.v:79.20-79.33"
  wire width 33 input 22 \icache_areq_i
  attribute \src "load_store_unit.v:81.21-81.34"
  wire width 100 output 23 \icache_areq_o
  attribute \src "load_store_unit.v:92.14-92.25"
  wire output 33 \itlb_miss_o
  attribute \src "load_store_unit.v:145.14-145.19"
  wire width 65 \ld_ex
  attribute \src "load_store_unit.v:138.14-138.23"
  wire width 32 \ld_result
  attribute \src "load_store_unit.v:83.19-83.35"
  wire width 2 input 25 \ld_st_priv_lvl_i
  attribute \src "load_store_unit.v:137.13-137.24"
  wire width 3 \ld_trans_id
  attribute \src "load_store_unit.v:125.7-125.25"
  attribute \unused_bits "0"
  wire \ld_translation_req
  attribute \src "load_store_unit.v:127.14-127.22"
  wire width 32 \ld_vaddr
  attribute \src "load_store_unit.v:136.7-136.15"
  wire \ld_valid
  attribute \src "load_store_unit.v:124.6-124.16"
  wire \ld_valid_i
  attribute \src "load_store_unit.v:68.21-68.37"
  wire width 65 output 12 \load_exception_o
  attribute \src "load_store_unit.v:66.21-66.34"
  wire width 32 output 10 \load_result_o
  attribute \src "load_store_unit.v:293.20-293.32"
  wire width 2 output 44 \load_state_o
  attribute \src "load_store_unit.v:65.20-65.35"
  wire width 3 output 9 \load_trans_id_o
  attribute \src "load_store_unit.v:67.14-67.26"
  wire output 11 \load_valid_o
  attribute \src "load_store_unit.v:111.14-111.22"
  wire width 85 \lsu_ctrl
  attribute \src "load_store_unit.v:63.14-63.25"
  wire output 7 \lsu_ready_o
  attribute \src "load_store_unit.v:547.14-547.23"
  wire width 85 \lsu_req_i
  attribute \src "load_store_unit.v:64.13-64.24"
  wire input 8 \lsu_valid_i
  attribute \src "load_store_unit.v:133.14-133.27"
  wire width 65 \mmu_exception
  wire width 32 \mmu_paddr
  attribute \src "load_store_unit.v:131.13-131.22"
  wire width 32 \mmu_vaddr
  attribute \src "load_store_unit.v:85.13-85.18"
  wire input 27 \mxr_i
  attribute \src "load_store_unit.v:56.14-56.29"
  wire output 4 \no_st_pending_o
  attribute \src "load_store_unit.v:116.7-116.15"
  wire \overflow
  attribute \src "load_store_unit.v:142.14-142.25"
  wire width 12 \page_offset
  attribute \src "load_store_unit.v:143.7-143.26"
  wire \page_offset_matches
  attribute \src "load_store_unit.v:109.21-109.30"
  wire width 512 input 42 \pmpaddr_i
  attribute \src "load_store_unit.v:108.21-108.29"
  wire width 128 input 41 \pmpcfg_i
  attribute \src "load_store_unit.v:113.7-113.13"
  wire \pop_ld
  attribute \src "load_store_unit.v:112.7-112.13"
  wire \pop_st
  attribute \src "load_store_unit.v:82.19-82.29"
  wire width 2 input 24 \priv_lvl_i
  attribute \src "load_store_unit.v:54.13-54.19"
  wire input 2 \rst_ni
  attribute \src "load_store_unit.v:87.20-87.30"
  wire width 22 input 28 \satp_ppn_i
  attribute \src "load_store_unit.v:146.14-146.19"
  wire width 65 \st_ex
  attribute \src "load_store_unit.v:141.14-141.23"
  wire width 32 \st_result
  attribute \src "load_store_unit.v:140.13-140.24"
  wire width 3 \st_trans_id
  attribute \src "load_store_unit.v:126.7-126.25"
  attribute \unused_bits "0"
  wire \st_translation_req
  attribute \src "load_store_unit.v:128.14-128.22"
  wire width 32 \st_vaddr
  attribute \src "load_store_unit.v:139.7-139.15"
  wire \st_valid
  attribute \src "load_store_unit.v:123.6-123.16"
  wire \st_valid_i
  attribute \src "load_store_unit.v:232.7-232.25"
  wire \store_buffer_empty
  attribute \src "load_store_unit.v:72.21-72.38"
  wire width 65 output 16 \store_exception_o
  attribute \src "load_store_unit.v:70.21-70.35"
  wire width 32 output 14 \store_result_o
  attribute \src "load_store_unit.v:294.20-294.33"
  wire width 8 output 43 \store_state_o
  attribute \src "load_store_unit.v:69.20-69.36"
  wire width 3 output 13 \store_trans_id_o
  attribute \src "load_store_unit.v:71.14-71.27"
  wire output 15 \store_valid_o
  attribute \src "load_store_unit.v:84.13-84.18"
  wire input 26 \sum_i
  attribute \src "load_store_unit.v:114.14-114.21"
  wire width 32 \vaddr_i
  attribute \src "load_store_unit.v:90.20-90.41"
  wire width 32 input 31 \vaddr_to_be_flushed_i
  attribute \src "load_store_unit.v:115.14-115.24"
  wire width 32 \vaddr_xlen
  attribute \src "load_store_unit.v:118.32-118.87"
  cell $add $add$load_store_unit.v:118$428
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \fu_data_i [34:3]
    connect \B \fu_data_i [98:67]
    connect \Y \vaddr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$12275
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12274
    connect \S \rst_ni
    connect \Y \mmu_paddr
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2172_CMP $procmux$2171_CMP $procmux$2170_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12192
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2172_CMP $procmux$2171_CMP $procmux$2170_CMP $procmux$2169_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12194
  end
  cell $anyseq $auto$setundef.cc:501:execute$12578
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12579
  end
  cell $anyseq $auto$setundef.cc:501:execute$12580
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12581
  end
  cell $anyseq $auto$setundef.cc:501:execute$12582
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12583
  end
  cell $anyseq $auto$setundef.cc:501:execute$12584
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12585
  end
  cell $anyseq $auto$setundef.cc:501:execute$12602
    parameter \WIDTH 1
    connect \Y \icache_areq_o [98]
  end
  attribute \src "load_store_unit.v:497.8-497.27"
  cell $logic_not $eq$load_store_unit.v:497$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$481
    connect \Y $eq$load_store_unit.v:497$486_Y
  end
  attribute \src "load_store_unit.v:221.4-229.8"
  cell $sdff $procdff$11767
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \mmu_vaddr
    connect \Q $auto$async2sync.cc:140:execute$12274
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:497.8-497.27|load_store_unit.v:497.4-500.7"
  cell $mux $procmux$2165
    parameter \WIDTH 4
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$480
    connect \B 4'0000
    connect \S $eq$load_store_unit.v:497$486_Y
    connect \Y \ariane_pkg_be_gen_32$func$load_store_unit.v:514$423.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $mux $procmux$2168
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12579
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12194
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$485
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2169_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$2169_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2170_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$2170_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2171_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 1'1
    connect \Y $procmux$2171_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $logic_not $procmux$2172_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \Y $procmux$2172_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $logic_not $procmux$2174_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$422.$result
    connect \Y $procmux$2174_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $pmux $procmux$2176
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12581
    connect \B 16'0001001001001000
    connect \S { $procmux$2172_CMP $procmux$2171_CMP $procmux$2170_CMP $procmux$2169_CMP }
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$484
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $mux $procmux$2186
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12192
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$483
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$422.$result
    connect \B 1'1
    connect \Y $procmux$2191_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $pmux $procmux$2195
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12583
    connect \B 12'001101101100
    connect \S { $procmux$2172_CMP $procmux$2171_CMP $procmux$2170_CMP }
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$482
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2202
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$483 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$485 }
    connect \S { $procmux$2191_CMP $procmux$2174_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427._sv2v_jump[1:0]$481
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2206
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 4'1111 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$482 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$484 }
    connect \S { $procmux$2209_CMP $procmux$2191_CMP $procmux$2174_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$427.$result[3:0]$480
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$422.$result
    connect \B 2'10
    connect \Y $procmux$2209_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $pmux $procmux$2211
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2214_CTRL $procmux$2213_CTRL $procmux$2212_CTRL }
    connect \Y \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$422.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2212_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2212_CMP
    connect \Y $procmux$2212_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2212_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101011
    connect \Y $procmux$2212_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2212_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101101
    connect \Y $procmux$2212_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2212_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101100
    connect \Y $procmux$2212_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2212_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010100
    connect \Y $procmux$2212_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2212_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1011000
    connect \Y $procmux$2212_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2213_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2213_CMP
    connect \Y $procmux$2213_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101000
    connect \Y $procmux$2213_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2213_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101001
    connect \Y $procmux$2213_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2213_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101010
    connect \Y $procmux$2213_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2213_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010011
    connect \Y $procmux$2213_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2213_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010111
    connect \Y $procmux$2213_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2214_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2214_CMP
    connect \Y $procmux$2214_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100101
    connect \Y $procmux$2214_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100110
    connect \Y $procmux$2214_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110101
    connect \Y $procmux$2214_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110110
    connect \Y $procmux$2214_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110111
    connect \Y $procmux$2214_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111000
    connect \Y $procmux$2214_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111001
    connect \Y $procmux$2214_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111010
    connect \Y $procmux$2214_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100111
    connect \Y $procmux$2214_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010010
    connect \Y $procmux$2214_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010110
    connect \Y $procmux$2214_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101110
    connect \Y $procmux$2214_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110000
    connect \Y $procmux$2214_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110010
    connect \Y $procmux$2214_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110011
    connect \Y $procmux$2214_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2214_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110100
    connect \Y $procmux$2214_CMP [9]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $pmux $procmux$2382
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \ld_vaddr \st_vaddr }
    connect \S { $procmux$2384_CMP $procmux$2383_CMP }
    connect \Y \mmu_vaddr
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2383_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 2'10
    connect \Y $procmux$2383_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2384_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 1'1
    connect \Y $procmux$2384_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2391
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2384_CMP
    connect \Y \ld_valid_i
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2394
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2383_CMP
    connect \Y \st_valid_i
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:264.37-291.3"
  cell $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit \i_load_unit
    connect \clk_i \clk_i
    connect \commit_tran_id_i \commit_tran_id_i
    connect \dcache_wbuffer_not_ni_i \dcache_wbuffer_not_ni_i
    connect \dtlb_hit_i 1'1
    connect \dtlb_ppn_i { $auto$rtlil.cc:2817:Anyseq$12585 \mmu_vaddr [31:12] }
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \ld_ex
    connect \flush_i \flush_i
    connect \load_state_o \load_state_o
    connect \lsu_ctrl_i \lsu_ctrl
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_matches_i \page_offset_matches
    connect \page_offset_o \page_offset
    connect \pop_ld_o \pop_ld
    connect \req_port_i \dcache_req_ports_i [69:35]
    connect \req_port_o \dcache_req_ports_o [153:77]
    connect \result_o \ld_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_i \store_buffer_empty
    connect \trans_id_o \ld_trans_id
    connect \translation_req_o \ld_translation_req
    connect \vaddr_o \ld_vaddr
    connect \valid_i \ld_valid_i
    connect \valid_o \ld_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:302.2-307.3"
  cell \shift_reg \i_pipe_reg_load
    connect \clk_i \clk_i
    connect \d_i { \ld_valid \ld_trans_id \ld_result \ld_ex }
    connect \d_o { \load_valid_o \load_trans_id_o \load_result_o \load_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:314.2-319.3"
  cell \shift_reg \i_pipe_reg_store
    connect \clk_i \clk_i
    connect \d_i { \st_valid \st_trans_id \st_result \st_ex }
    connect \d_o { \store_valid_o \store_trans_id_o \store_result_o \store_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:233.13-263.3"
  cell \store_unit \i_store_unit
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \st_ex
    connect \flush_i \flush_i
    connect \lsu_ctrl_i \lsu_ctrl
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_i \page_offset
    connect \page_offset_matches_o \page_offset_matches
    connect \pop_st_o \pop_st
    connect \req_port_i \dcache_req_ports_i [104:70]
    connect \req_port_o \dcache_req_ports_o [230:154]
    connect \result_o \st_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_o \store_buffer_empty
    connect \store_state_o \store_state_o
    connect \trans_id_o \st_trans_id
    connect \translation_req_o \st_translation_req
    connect \vaddr_o \st_vaddr
    connect \valid_i \st_valid_i
    connect \valid_o \st_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:549.13-557.3"
  cell \lsu_bypass \lsu_bypass_i
    connect \clk_i \clk_i
    connect \flush_i \flush_i
    connect \lsu_ctrl_o \lsu_ctrl
    connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$423.$result \fu_data_i [110:99] \fu_data_i [2:0] }
    connect \lsu_req_valid_i \lsu_valid_i
    connect \pop_ld_i \pop_ld
    connect \pop_st_i \pop_st
    connect \ready_o \lsu_ready_o
    connect \rst_ni \rst_ni
  end
  connect \be_i \ariane_pkg_be_gen_32$func$load_store_unit.v:514$423.$result
  connect { \dcache_req_ports_o [76:11] \dcache_req_ports_o [9:0] } 76'0000000000000000000000000000000000000000000000000000000000000000000011111100
  connect \dtlb_hit 1'1
  connect \dtlb_miss_o 1'0
  connect \dtlb_ppn \mmu_vaddr [31:12]
  connect { \icache_areq_o [99] \icache_areq_o [97:0] } { \icache_areq_i [32] \icache_areq_i 65'00000000000000000000000000000000000000000000000000000000000000000 }
  connect \itlb_miss_o 1'0
  connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$423.$result \fu_data_i [110:99] \fu_data_i [2:0] }
  connect \mmu_exception 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \overflow 1'0
  connect \vaddr_xlen \vaddr_i
end
attribute \hdlname "\\lsu_bypass"
attribute \src "lsu_bypass.v:1.1-92.10"
module \lsu_bypass
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $1\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $1\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\write_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $2\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $2\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $2\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $3\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $3\status_cnt[1:0]
  wire width 9 $add$lsu_bypass.v:0$506_Y
  wire width 9 $add$lsu_bypass.v:0$546_Y
  wire $add$lsu_bypass.v:48$515_Y
  attribute \src "lsu_bypass.v:49.17-49.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:49$516_Y
  wire width 9 $add$lsu_bypass.v:52$520_Y
  wire $add$lsu_bypass.v:53$528_Y
  attribute \src "lsu_bypass.v:58.19-58.35"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:58$541_Y
  wire width 85 $and$lsu_bypass.v:0$508_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$513_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$526_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$539_Y
  wire width 170 $auto$async2sync.cc:140:execute$12276
  wire $auto$async2sync.cc:140:execute$12278
  wire $auto$async2sync.cc:140:execute$12280
  wire width 2 $auto$async2sync.cc:140:execute$12282
  wire $auto$opt_dff.cc:276:combine_resets$13309
  wire $auto$opt_dff.cc:276:combine_resets$13324
  wire $auto$rtlil.cc:2127:Not$13308
  attribute \src "lsu_bypass.v:47.10-47.30"
  wire width 32 $auto$wreduce.cc:454:run$12228
  attribute \src "lsu_bypass.v:52.11-52.30"
  wire width 32 $auto$wreduce.cc:454:run$12229
  attribute \src "lsu_bypass.v:61.7-61.27"
  wire $logic_and$lsu_bypass.v:61$543_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$512_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$525_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$514_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$527_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$540_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 85 $shiftx$lsu_bypass.v:0$547_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$507_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$511_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$521_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$524_Y
  attribute \src "lsu_bypass.v:54.17-54.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:54$529_Y
  attribute \src "lsu_bypass.v:59.17-59.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:59$542_Y
  attribute \src "lsu_bypass.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "lsu_bypass.v:34.7-34.12"
  wire \empty
  attribute \src "lsu_bypass.v:14.13-14.20"
  wire input 3 \flush_i
  attribute \src "lsu_bypass.v:24.20-24.30"
  wire width 85 output 8 \lsu_ctrl_o
  attribute \src "lsu_bypass.v:20.20-20.29"
  wire width 85 input 4 \lsu_req_i
  attribute \src "lsu_bypass.v:21.13-21.28"
  wire input 5 \lsu_req_valid_i
  attribute \src "lsu_bypass.v:27.14-27.19"
  wire width 170 \mem_q
  attribute \src "lsu_bypass.v:22.13-22.21"
  wire input 6 \pop_ld_i
  attribute \src "lsu_bypass.v:23.13-23.21"
  wire input 7 \pop_st_i
  attribute \src "lsu_bypass.v:29.6-29.20"
  wire \read_pointer_q
  attribute \src "lsu_bypass.v:25.14-25.21"
  wire output 9 \ready_o
  attribute \src "lsu_bypass.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "lsu_bypass.v:33.12-33.24"
  wire width 2 \status_cnt_q
  attribute \src "lsu_bypass.v:31.6-31.21"
  wire \write_pointer_q
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12228 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$506_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12229 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$546_Y
  end
  attribute \src "lsu_bypass.v:48.20-48.37"
  cell $add $add$lsu_bypass.v:48$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:48$515_Y
  end
  attribute \src "lsu_bypass.v:49.17-49.31"
  cell $add $add$lsu_bypass.v:49$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:49$516_Y [1:0]
  end
  attribute \src "lsu_bypass.v:52.10-52.36"
  cell $add $add$lsu_bypass.v:52$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12229 [7:0]
    connect \B 7'1010100
    connect \Y $add$lsu_bypass.v:52$520_Y
  end
  attribute \src "lsu_bypass.v:53.19-53.35"
  cell $add $add$lsu_bypass.v:53$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:53$528_Y
  end
  attribute \src "lsu_bypass.v:58.19-58.35"
  cell $add $add$lsu_bypass.v:58$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:58$541_Y [0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 85
    parameter \Y_WIDTH 85
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B \lsu_req_i
    connect \Y $and$lsu_bypass.v:0$508_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A \mem_q
    connect \B $not$lsu_bypass.v:0$512_Y
    connect \Y $and$lsu_bypass.v:0$513_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$525_Y
    connect \Y $and$lsu_bypass.v:0$526_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$525_Y
    connect \Y $and$lsu_bypass.v:0$539_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12277
    parameter \WIDTH 170
    connect \A 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12276
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12279
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12278
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12281
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12280
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12283
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12282
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13308
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13308 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13309
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$lsu_bypass.v:61$543_Y \flush_i $auto$rtlil.cc:2127:Not$13308 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13324
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13311
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $3\status_cnt[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12282
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13309
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13316
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\write_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12280
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13309
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13321
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\read_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12278
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13309
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13326
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 170
    connect \CLK \clk_i
    connect \D $3\mem_n[169:0]
    connect \Q $auto$async2sync.cc:140:execute$12276
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13324
  end
  attribute \src "lsu_bypass.v:35.17-35.34"
  cell $logic_not $eq$lsu_bypass.v:35$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \ready_o
  end
  attribute \src "lsu_bypass.v:61.7-61.27"
  cell $logic_and $logic_and$lsu_bypass.v:61$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_st_i
    connect \B \pop_ld_i
    connect \Y $logic_and$lsu_bypass.v:61$543_Y
  end
  attribute \src "lsu_bypass.v:47.10-47.30"
  cell $mul $mul$lsu_bypass.v:47$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \write_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12228 [7:0]
  end
  attribute \src "lsu_bypass.v:52.11-52.30"
  cell $mul $mul$lsu_bypass.v:52$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \read_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12229 [7:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$507_Y
    connect \Y $not$lsu_bypass.v:0$512_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$521_Y
    connect \Y $not$lsu_bypass.v:0$525_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$513_Y
    connect \B $shl$lsu_bypass.v:0$511_Y
    connect \Y $or$lsu_bypass.v:0$514_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$526_Y
    connect \B $shl$lsu_bypass.v:0$524_Y
    connect \Y $or$lsu_bypass.v:0$527_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$539_Y
    connect \B $shl$lsu_bypass.v:0$524_Y
    connect \Y $or$lsu_bypass.v:0$540_Y
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:74.7-74.12|lsu_bypass.v:74.3-77.48"
  cell $mux $procmux$2099
    parameter \WIDTH 85
    connect \A $shiftx$lsu_bypass.v:0$547_Y
    connect \B \lsu_req_i
    connect \S \ready_o
    connect \Y \lsu_ctrl_o
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2117
    parameter \WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:59$542_Y [1:0]
    connect \S \pop_st_i
    connect \Y $3\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2120
    parameter \WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B $add$lsu_bypass.v:58$541_Y [0]
    connect \S \pop_st_i
    connect \Y $2\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2123
    parameter \WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$540_Y
    connect \S \pop_st_i
    connect \Y $3\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2132
    parameter \WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:54$529_Y [1:0]
    connect \S \pop_ld_i
    connect \Y $2\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2135
    parameter \WIDTH 1
    connect \A \read_pointer_q
    connect \B $add$lsu_bypass.v:53$528_Y
    connect \S \pop_ld_i
    connect \Y $1\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2138
    parameter \WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$527_Y
    connect \S \pop_ld_i
    connect \Y $2\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2147
    parameter \WIDTH 2
    connect \A \status_cnt_q
    connect \B $add$lsu_bypass.v:49$516_Y [1:0]
    connect \S \lsu_req_valid_i
    connect \Y $1\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2150
    parameter \WIDTH 1
    connect \A \write_pointer_q
    connect \B $add$lsu_bypass.v:48$515_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\write_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2153
    parameter \WIDTH 170
    connect \A \mem_q
    connect \B $or$lsu_bypass.v:0$514_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\mem_n[169:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shiftx $shiftx$lsu_bypass.v:0$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 1
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 85
    connect \A \mem_q
    connect \B { 1'0 $add$lsu_bypass.v:0$546_Y }
    connect \Y $shiftx$lsu_bypass.v:0$547_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$lsu_bypass.v:0$506_Y
    connect \Y $shl$lsu_bypass.v:0$507_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$508_Y
    connect \B $add$lsu_bypass.v:0$506_Y
    connect \Y $shl$lsu_bypass.v:0$511_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'1
    connect \B $add$lsu_bypass.v:52$520_Y
    connect \Y $shl$lsu_bypass.v:0$521_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'0
    connect \B $add$lsu_bypass.v:52$520_Y
    connect \Y $shl$lsu_bypass.v:0$524_Y
  end
  attribute \src "lsu_bypass.v:54.17-54.31"
  cell $sub $sub$lsu_bypass.v:54$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:54$529_Y [1:0]
  end
  attribute \src "lsu_bypass.v:59.17-59.31"
  cell $sub $sub$lsu_bypass.v:59$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:59$542_Y [1:0]
  end
  connect $auto$wreduce.cc:454:run$12228 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$12229 [31:8] 24'000000000000000000000000
  connect \empty \ready_o
end
attribute \hdlname "\\shift_reg"
attribute \src "shift_reg.v:1.1-39.10"
module \shift_reg
  parameter \Depth 1
  wire width 101 $auto$async2sync.cc:140:execute$12284
  attribute \src "shift_reg.v:8.13-8.18"
  wire input 1 \clk_i
  attribute \src "shift_reg.v:10.21-10.24"
  wire width 101 input 3 \d_i
  attribute \src "shift_reg.v:11.21-11.24"
  wire width 101 output 4 \d_o
  attribute \src "shift_reg.v:9.13-9.19"
  wire input 2 \rst_ni
  cell $mux $auto$async2sync.cc:149:execute$12285
    parameter \WIDTH 101
    connect \A 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12284
    connect \S \rst_ni
    connect \Y \d_o
  end
  attribute \src "shift_reg.v:19.4-23.17"
  cell $sdff $procdff$11761
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 101
    connect \CLK \clk_i
    connect \D \d_i
    connect \Q $auto$async2sync.cc:140:execute$12284
    connect \SRST \rst_ni
  end
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$724_Y
  wire width 11 $add$store_buffer.v:0$738_Y
  wire width 11 $add$store_buffer.v:0$752_Y
  wire width 11 $add$store_buffer.v:0$766_Y
  wire width 11 $add$store_buffer.v:0$807_Y
  wire width 11 $add$store_buffer.v:0$813_Y
  wire width 11 $add$store_buffer.v:0$819_Y
  wire width 11 $add$store_buffer.v:0$825_Y
  wire width 11 $add$store_buffer.v:0$831_Y
  wire width 11 $add$store_buffer.v:0$864_Y
  wire width 11 $add$store_buffer.v:0$868_Y
  wire width 3 $add$store_buffer.v:100$788_Y
  wire width 10 $add$store_buffer.v:103$792_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$800_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$806_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$812_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$818_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$824_Y
  wire width 10 $add$store_buffer.v:140$830_Y
  wire width 10 $add$store_buffer.v:151$843_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$858_Y
  wire width 10 $add$store_buffer.v:160$863_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$878_Y
  wire width 3 $add$store_buffer.v:162$879_Y
  wire width 10 $add$store_buffer.v:94$723_Y
  wire width 10 $add$store_buffer.v:95$737_Y
  wire width 10 $add$store_buffer.v:96$751_Y
  wire width 10 $add$store_buffer.v:97$765_Y
  wire width 10 $add$store_buffer.v:98$779_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$787_Y
  wire width 34 $and$store_buffer.v:0$727_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$734_Y
  wire width 32 $and$store_buffer.v:0$741_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$748_Y
  wire width 4 $and$store_buffer.v:0$755_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$762_Y
  wire width 2 $and$store_buffer.v:0$769_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$776_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$785_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$798_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$856_Y
  wire width 73 $and$store_buffer.v:0$870_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$876_Y
  wire width 292 $auto$async2sync.cc:140:execute$12286
  wire width 3 $auto$async2sync.cc:140:execute$12288
  wire width 2 $auto$async2sync.cc:140:execute$12290
  wire width 2 $auto$async2sync.cc:140:execute$12292
  wire width 292 $auto$async2sync.cc:140:execute$12294
  wire width 3 $auto$async2sync.cc:140:execute$12296
  wire width 2 $auto$async2sync.cc:140:execute$12298
  wire width 2 $auto$async2sync.cc:140:execute$12300
  wire $auto$opt_dff.cc:276:combine_resets$13329
  wire $auto$rtlil.cc:2127:Not$11665
  wire $auto$rtlil.cc:2127:Not$13328
  wire $auto$rtlil.cc:2817:Anyseq$12605
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12607
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$12260
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$12261
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$12262
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$882_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$885_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$888_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$891_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$898_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$901_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$904_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$907_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$912_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$913_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$691_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$883_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$886_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$889_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$892_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$899_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$902_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$905_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$908_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$914_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$884_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$887_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$890_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$897_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$900_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$903_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$906_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$710_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$791_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$805_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$895_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$911_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$733_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$747_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$761_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$775_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$784_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$797_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$855_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$875_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$735_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$749_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$763_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$777_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$786_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$799_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$857_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$877_Y
  wire $procmux$1086_Y
  wire $procmux$1212_CMP
  wire width 2 $procmux$936_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $shiftx$store_buffer.v:0$869_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$726_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$732_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$740_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$746_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$754_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$760_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$768_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$774_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$780_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$793_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$796_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$851_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$854_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$865_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$874_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$725_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$739_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$753_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$767_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$808_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$814_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$820_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$826_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$832_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$801_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$723_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$724_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$737_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$738_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$751_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$752_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$765_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$766_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$806_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$807_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$812_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$813_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$818_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$819_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$825
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$824_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$825_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$830_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$831_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$863_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$864_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$792_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$868_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$788_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$800_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$806_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$812_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$818_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$824_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$830_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$843
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$805_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$843_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$858_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12260 [8:0]
    connect \Y $add$store_buffer.v:160$863_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$791_Y [8:0]
    connect \Y $add$store_buffer.v:103$792_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$878_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$879_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12261 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$723_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12261 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$737_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12261 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$751_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12261 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$765_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12261 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$779_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$787_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$727_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$733_Y
    connect \Y $and$store_buffer.v:0$734_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$741_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$735_Y
    connect \B $not$store_buffer.v:0$747_Y
    connect \Y $and$store_buffer.v:0$748_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$755_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$749_Y
    connect \B $not$store_buffer.v:0$761_Y
    connect \Y $and$store_buffer.v:0$762_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$769_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$763_Y
    connect \B $not$store_buffer.v:0$775_Y
    connect \Y $and$store_buffer.v:0$776_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$777_Y
    connect \B $not$store_buffer.v:0$784_Y
    connect \Y $and$store_buffer.v:0$785_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$797_Y
    connect \Y $and$store_buffer.v:0$798_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$855_Y
    connect \Y $and$store_buffer.v:0$856_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $shiftx$store_buffer.v:0$869_Y
    connect \Y $and$store_buffer.v:0$870_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$875_Y
    connect \Y $and$store_buffer.v:0$876_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$691_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$12287
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12286
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12289
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12288
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12291
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12290
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12293
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12292
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12295
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12294
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12297
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12296
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12299
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12298
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12301
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12300
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13328
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13328 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13329
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13331
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$12296
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13329
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13336
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$12294 [219] $auto$async2sync.cc:140:execute$12294 [146] $auto$async2sync.cc:140:execute$12294 [73] $auto$async2sync.cc:140:execute$12294 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13329
  end
  cell $anyseq $auto$setundef.cc:501:execute$12604
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12605
  end
  cell $anyseq $auto$setundef.cc:501:execute$12606
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12607
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$882_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$885_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$888_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$891_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$11665
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$898_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$901_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$904_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$907_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$912_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$913_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$691_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$882_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$883_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$885_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$886_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$888_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$889_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$891_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$892_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$898_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$899_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$901_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$902_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$904_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$905_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$907_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$908_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$913_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$914_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$710_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$884_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$887_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$890_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$897_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$900_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$903_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$906_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$710_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$791_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$805_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12260 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12261 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$895_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$911_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$726_Y
    connect \Y $not$store_buffer.v:0$733_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$740_Y
    connect \Y $not$store_buffer.v:0$747_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$754_Y
    connect \Y $not$store_buffer.v:0$761_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$768_Y
    connect \Y $not$store_buffer.v:0$775_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$780_Y
    connect \Y $not$store_buffer.v:0$784_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$793_Y
    connect \Y $not$store_buffer.v:0$797_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$851_Y
    connect \Y $not$store_buffer.v:0$855_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$865_Y
    connect \Y $not$store_buffer.v:0$875_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$734_Y
    connect \B $shl$store_buffer.v:0$732_Y
    connect \Y $or$store_buffer.v:0$735_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$748_Y
    connect \B $shl$store_buffer.v:0$746_Y
    connect \Y $or$store_buffer.v:0$749_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$762_Y
    connect \B $shl$store_buffer.v:0$760_Y
    connect \Y $or$store_buffer.v:0$763_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$776_Y
    connect \B $shl$store_buffer.v:0$774_Y
    connect \Y $or$store_buffer.v:0$777_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$785_Y
    connect \B $shl$store_buffer.v:0$780_Y
    connect \Y $or$store_buffer.v:0$786_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$798_Y
    connect \B $shl$store_buffer.v:0$796_Y
    connect \Y $or$store_buffer.v:0$799_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$856_Y
    connect \B $shl$store_buffer.v:0$854_Y
    connect \Y $or$store_buffer.v:0$857_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$876_Y
    connect \B $shl$store_buffer.v:0$874_Y
    connect \Y $or$store_buffer.v:0$877_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11742
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$12286
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11743
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$12288
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11744
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12290
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11745
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12292
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11746
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$12294 [291:220] $auto$async2sync.cc:140:execute$12294 [218:147] $auto$async2sync.cc:140:execute$12294 [145:74] $auto$async2sync.cc:140:execute$12294 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11748
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12298
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11749
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12300
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1008
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$903_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1014
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$903_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1021
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$902_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1030
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$902_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1044
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$900_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1050
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$900_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1057
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$899_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1066
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$899_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$897_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1086
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$897_Y
    connect \Y $procmux$1086_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1088
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12605
    connect \B $procmux$1086_Y
    connect \S $auto$rtlil.cc:2127:Not$11665
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1091
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$11665
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$1103
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$895_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1110
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$892_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1116
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$892_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1124
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$890_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1127
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$890_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1131
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$889_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1137
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$889_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$887_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1148
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$887_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1152
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$886_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1158
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$886_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1166
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$884_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1169
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$884_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1173
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$883_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1179
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$883_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1193
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$879_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1196
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$878_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1199
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$877_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1209
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$12262 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1215
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$858_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1221
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$857_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1244
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$1212_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1247
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$1212_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1250
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$1212_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1253
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1212_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$1259
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1277
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$801_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1280
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$800_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1283
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$799_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1292
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$788_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1295
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$787_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1298
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$786_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$922
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$914_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$930
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$912_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$936
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$911_Y
    connect \Y $procmux$936_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$938
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12607
    connect \B $procmux$936_Y
    connect \S $auto$rtlil.cc:2127:Not$11665
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$949
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$908_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$958
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$908_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$972
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$906_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$978
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$906_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$985
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$905_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$994
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$905_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$843_Y }
    connect \Y $procmux$1212_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$868_Y }
    connect \Y $shiftx$store_buffer.v:0$869_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$726_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$727_Y
    connect \B { $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$732_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$740_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$741_Y
    connect \B { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$746_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$754_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$755_Y
    connect \B { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$760_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$768_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$769_Y
    connect \B { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$774_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$779_Y
    connect \Y $shl$store_buffer.v:0$780_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$792_Y }
    connect \Y $shl$store_buffer.v:0$793_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$792_Y }
    connect \Y $shl$store_buffer.v:0$796_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$843_Y
    connect \Y $shl$store_buffer.v:0$851_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$843_Y
    connect \Y $shl$store_buffer.v:0$854_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$864_Y
    connect \Y $shl$store_buffer.v:0$865_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$870_Y
    connect \B $add$store_buffer.v:0$864_Y
    connect \Y $shl$store_buffer.v:0$874_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$724_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$738_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$752_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$766_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$807_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$813_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$819_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$825_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$831_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$801_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$12262 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$806_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$812_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$818_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$824_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$12260 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12261 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12262 [3] $auto$wreduce.cc:454:run$12262 [4]
  connect $mul$store_buffer.v:103$791_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$805_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$725_Y [30:11] { $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] $sub$store_buffer.v:0$725_Y [31] }
  connect $sub$store_buffer.v:0$739_Y [30:11] { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] }
  connect $sub$store_buffer.v:0$753_Y [30:11] { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] }
  connect $sub$store_buffer.v:0$767_Y [30:11] { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] }
  connect $sub$store_buffer.v:0$808_Y [30:11] { $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] $sub$store_buffer.v:0$808_Y [31] }
  connect $sub$store_buffer.v:0$814_Y [30:11] { $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] $sub$store_buffer.v:0$814_Y [31] }
  connect $sub$store_buffer.v:0$820_Y [30:11] { $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] $sub$store_buffer.v:0$820_Y [31] }
  connect $sub$store_buffer.v:0$826_Y [30:11] { $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] $sub$store_buffer.v:0$826_Y [31] }
  connect $sub$store_buffer.v:0$832_Y [30:11] { $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] $sub$store_buffer.v:0$832_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$629.$result[31:0]$644
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$12302
  wire width 32 $auto$async2sync.cc:140:execute$12304
  wire width 4 $auto$async2sync.cc:140:execute$12306
  wire width 2 $auto$async2sync.cc:140:execute$12308
  wire width 4 $auto$async2sync.cc:140:execute$12310
  wire width 3 $auto$async2sync.cc:140:execute$12312
  wire $auto$opt_dff.cc:276:combine_resets$13339
  wire $auto$opt_reduce.cc:134:opt_mux$12196
  wire $auto$opt_reduce.cc:134:opt_mux$12200
  wire $auto$rtlil.cc:2127:Not$13338
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12611
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12613
  wire $auto$rtlil.cc:2817:Anyseq$12615
  wire $auto$rtlil.cc:2817:Anyseq$12617
  wire $auto$rtlil.cc:2817:Anyseq$12619
  wire $auto$rtlil.cc:2817:Anyseq$12621
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$655_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$666_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$665_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$637_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$640_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$642_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$667_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$636_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$641_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$657_Y
  wire width 2 $procmux$1335_CMP
  wire $procmux$1335_CTRL
  wire width 2 $procmux$1336_CMP
  wire $procmux$1336_CTRL
  wire width 2 $procmux$1337_CMP
  wire $procmux$1337_CTRL
  wire width 2 $procmux$1338_CMP
  wire $procmux$1338_CTRL
  wire width 2 $procmux$1339_CMP
  wire $procmux$1339_CTRL
  wire width 2 $procmux$1340_CMP
  wire $procmux$1340_CTRL
  wire width 2 $procmux$1341_CMP
  wire $procmux$1341_CTRL
  wire width 2 $procmux$1342_CMP
  wire $procmux$1342_CTRL
  wire width 2 $procmux$1343_CMP
  wire $procmux$1343_CTRL
  wire width 2 $procmux$1344_CMP
  wire $procmux$1344_CTRL
  wire width 2 $procmux$1345_CMP
  wire $procmux$1345_CTRL
  wire width 5 $procmux$1348_CMP
  wire $procmux$1348_CTRL
  wire width 5 $procmux$1349_CMP
  wire $procmux$1349_CTRL
  wire width 16 $procmux$1350_CMP
  wire $procmux$1350_CTRL
  wire $procmux$1365_CMP
  wire $procmux$1366_CMP
  wire $procmux$1367_CMP
  wire $procmux$1368_CMP
  wire $procmux$1388_CMP
  wire $procmux$1394_CMP
  wire $procmux$1404_CMP
  wire $procmux$1473_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$655_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$657_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$12303
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12302
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12305
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12304
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12307
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12306
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12309
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12308
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12311
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12310
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12313
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12312
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13338
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$642_Y \flush_i $auto$rtlil.cc:2127:Not$13338 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13339
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$13341
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12302
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13339
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1394_CMP $procmux$1388_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12196
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1473_CMP $procmux$1394_CMP $procmux$1388_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12200
  end
  cell $anyseq $auto$setundef.cc:501:execute$12610
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12611
  end
  cell $anyseq $auto$setundef.cc:501:execute$12612
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12613
  end
  cell $anyseq $auto$setundef.cc:501:execute$12614
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12615
  end
  cell $anyseq $auto$setundef.cc:501:execute$12616
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12617
  end
  cell $anyseq $auto$setundef.cc:501:execute$12618
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12619
  end
  cell $anyseq $auto$setundef.cc:501:execute$12620
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12621
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$655_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$666_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$665_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$636_Y
    connect \Y $logic_and$store_unit.v:128$637_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$640_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$641_Y
    connect \Y $logic_and$store_unit.v:155$642_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$665_Y
    connect \B $ge$store_unit.v:81$666_Y
    connect \Y $logic_and$store_unit.v:81$667_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$636_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$641_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$657_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11751
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$12304
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11752
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$12306
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11753
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$12308
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11754
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$12310
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11755
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12312
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$1331
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$667_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$1334
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$1345_CTRL $procmux$1344_CTRL $procmux$1343_CTRL $procmux$1342_CTRL $procmux$1341_CTRL $procmux$1340_CTRL $procmux$1339_CTRL $procmux$1338_CTRL $procmux$1337_CTRL $procmux$1336_CTRL $procmux$1335_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1335_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1335_CMP
    connect \Y $procmux$1335_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$1335_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$1335_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1336_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1336_CMP
    connect \Y $procmux$1336_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$1336_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$1336_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1337_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1337_CMP
    connect \Y $procmux$1337_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$1337_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$1337_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1338_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1338_CMP
    connect \Y $procmux$1338_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$1338_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$1338_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1339_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1339_CMP
    connect \Y $procmux$1339_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1339_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$1339_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1339_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$1339_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1340_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1340_CMP
    connect \Y $procmux$1340_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1340_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$1340_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1340_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$1340_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1341_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1341_CMP
    connect \Y $procmux$1341_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$1341_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1341_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$1341_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1342_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1342_CMP
    connect \Y $procmux$1342_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$1342_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1342_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$1342_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1343_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1343_CMP
    connect \Y $procmux$1343_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1343_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$1343_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1343_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$1343_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1344_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1344_CMP
    connect \Y $procmux$1344_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1344_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$1344_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1344_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$1344_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1345_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1345_CMP
    connect \Y $procmux$1345_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1345_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$1345_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1345_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$1345_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$1347
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$1350_CTRL $procmux$1349_CTRL $procmux$1348_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1348_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1348_CMP
    connect \Y $procmux$1348_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1348_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$1348_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1348_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$1348_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1348_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$1348_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1348_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$1348_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1348_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$1348_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1349_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1349_CMP
    connect \Y $procmux$1349_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1349_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$1349_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1349_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$1349_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1349_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$1349_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1349_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$1349_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1349_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$1349_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1350_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$1350_CMP [4:0] $procmux$1345_CMP [0] $procmux$1344_CMP [0] $procmux$1343_CMP [0] $procmux$1342_CMP [0] $procmux$1341_CMP [0] $procmux$1340_CMP [0] $procmux$1339_CMP [0] $procmux$1338_CMP [0] $procmux$1337_CMP [0] $procmux$1336_CMP [0] $procmux$1335_CMP [0] }
    connect \Y $procmux$1350_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1350_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$1350_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1350_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$1350_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1350_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$1350_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1350_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$1350_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1350_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$1350_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$1360
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12611
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$1368_CMP $procmux$1367_CMP $procmux$1366_CMP $procmux$1365_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$629.$result[31:0]$644
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$1365_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1366_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$1366_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1367_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$1367_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$1368_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$1368_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1373
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$642_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1379
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$642_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1382
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$642_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$1385
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1388_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1388_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$1391
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$640_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1394_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1394_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1399
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1404_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1404_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1409
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1429
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1438
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$637_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$637_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1452
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$637_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1459
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1473_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1473_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1511
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1519
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1527
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1531
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12613
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1473_CMP $procmux$1404_CMP $procmux$1394_CMP $procmux$1388_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1536
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12615
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1473_CMP $procmux$1404_CMP $auto$opt_reduce.cc:134:opt_mux$12196 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1541
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12617
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1473_CMP $procmux$1404_CMP $auto$opt_reduce.cc:134:opt_mux$12196 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1546
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12619
    connect \B 2'10
    connect \S { $procmux$1404_CMP $auto$opt_reduce.cc:134:opt_mux$12200 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1556
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12621
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1404_CMP $auto$opt_reduce.cc:134:opt_mux$12200 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$653
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$629.$result[31:0]$644
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$1350_CMP [15:5] { $procmux$1335_CMP [0] $procmux$1336_CMP [0] $procmux$1337_CMP [0] $procmux$1338_CMP [0] $procmux$1339_CMP [0] $procmux$1340_CMP [0] $procmux$1341_CMP [0] $procmux$1342_CMP [0] $procmux$1343_CMP [0] $procmux$1344_CMP [0] $procmux$1345_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
