Timing Analyzer report for MIPSProcessor
Thu Aug  2 22:31:19 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkIn'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'clkIn'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Recovery: 'clk'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clk'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clkIn'
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'clkIn'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Recovery: 'clk'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'clk'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'clkIn'
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Setup: 'clk'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'clkIn'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Recovery: 'clk'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'clk'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MIPSProcessor                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; MIPSProcessor.out.sdc ; OK     ; Thu Aug  2 22:31:13 2018 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Generated ; 120.000 ; 8.33 MHz  ; 0.000 ; 60.000 ;            ; 6         ; 1           ;       ;        ;           ;            ; false    ; clkIn  ; clkIn  ; { clk|q }               ;
; clkIn               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkIn }               ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 10.3 MHz   ; 10.3 MHz        ; clk                 ;                                                               ;
; 52.48 MHz  ; 52.48 MHz       ; altera_reserved_tck ;                                                               ;
; 449.84 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 17.777 ; 0.000         ;
; clk                 ; 22.901 ; 0.000         ;
; altera_reserved_tck ; 40.472 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.217 ; 0.000         ;
; clkIn               ; 0.381 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary        ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 93.854  ; 0.000         ;
; clk                 ; 114.182 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.215 ; 0.000         ;
; clk                 ; 4.985 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clkIn               ; 9.759  ; 0.000              ;
; altera_reserved_tck ; 49.563 ; 0.000              ;
; clk                 ; 59.653 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkIn'                                                                         ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 17.777 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.139      ;
; 17.811 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.105      ;
; 17.836 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.080      ;
; 17.892 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.024      ;
; 17.909 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.007      ;
; 17.909 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.007      ;
; 17.911 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 2.005      ;
; 17.928 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.988      ;
; 17.928 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.988      ;
; 17.940 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.976      ;
; 17.969 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.947      ;
; 17.972 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.944      ;
; 18.020 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.896      ;
; 18.024 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.892      ;
; 18.030 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.886      ;
; 18.041 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.875      ;
; 18.041 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.875      ;
; 18.043 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.873      ;
; 18.060 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.856      ;
; 18.060 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.856      ;
; 18.109 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.807      ;
; 18.111 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.805      ;
; 18.114 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.802      ;
; 18.130 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.786      ;
; 18.147 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.769      ;
; 18.149 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.767      ;
; 18.159 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.757      ;
; 18.162 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.754      ;
; 18.162 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.754      ;
; 18.173 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.743      ;
; 18.178 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.738      ;
; 18.192 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.724      ;
; 18.229 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.687      ;
; 18.251 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.665      ;
; 18.261 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.655      ;
; 18.262 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.654      ;
; 18.287 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.629      ;
; 18.294 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.622      ;
; 18.294 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.622      ;
; 18.295 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.621      ;
; 18.307 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.609      ;
; 18.309 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.607      ;
; 18.404 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.512      ;
; 18.405 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.511      ;
; 18.407 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.509      ;
; 18.419 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.497      ;
; 18.485 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.431      ;
; 18.487 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.429      ;
; 18.603 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.313      ;
; 18.605 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.311      ;
; 18.646 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.270      ;
; 18.774 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.142      ;
; 18.775 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.141      ;
; 18.781 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.135      ;
; 18.795 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 1.121      ;
; 19.106 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.082     ; 0.810      ;
; 19.151 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.314     ; 0.533      ;
; 19.182 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.314     ; 0.502      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.901 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.123     ; 96.964     ;
; 22.989 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.865     ;
; 22.989 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.865     ;
; 23.057 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.123     ; 96.808     ;
; 23.064 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.803     ;
; 23.064 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.803     ;
; 23.078 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.123     ; 96.787     ;
; 23.099 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.770     ;
; 23.103 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.766     ;
; 23.145 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.709     ;
; 23.145 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.709     ;
; 23.147 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.734     ;
; 23.150 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.731     ;
; 23.166 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.688     ;
; 23.166 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.688     ;
; 23.220 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.647     ;
; 23.220 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.647     ;
; 23.241 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.626     ;
; 23.241 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.626     ;
; 23.255 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.614     ;
; 23.259 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.610     ;
; 23.276 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.593     ;
; 23.280 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.589     ;
; 23.303 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.578     ;
; 23.306 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.575     ;
; 23.323 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.541     ;
; 23.324 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.557     ;
; 23.327 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.554     ;
; 23.331 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.533     ;
; 23.334 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.533     ;
; 23.340 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.537     ;
; 23.353 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.113     ; 96.522     ;
; 23.358 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.520     ;
; 23.361 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.517     ;
; 23.365 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.123     ; 96.500     ;
; 23.395 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.475     ;
; 23.397 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.473     ;
; 23.453 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.401     ;
; 23.453 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.134     ; 96.401     ;
; 23.454 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.408     ;
; 23.455 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.407     ;
; 23.479 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.385     ;
; 23.481 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.396     ;
; 23.482 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.395     ;
; 23.487 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.377     ;
; 23.490 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.377     ;
; 23.496 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.381     ;
; 23.500 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.364     ;
; 23.508 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.124     ; 96.356     ;
; 23.509 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.113     ; 96.366     ;
; 23.511 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.356     ;
; 23.514 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.364     ;
; 23.517 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.360     ;
; 23.517 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.361     ;
; 23.528 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.339     ;
; 23.528 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.121     ; 96.339     ;
; 23.530 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.113     ; 96.345     ;
; 23.535 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.343     ;
; 23.536 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.335     ;
; 23.537 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.334     ;
; 23.538 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.110     ; 96.340     ;
; 23.551 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.319     ;
; 23.553 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.317     ;
; 23.563 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.306     ;
; 23.567 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.302     ;
; 23.572 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.298     ;
; 23.574 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.296     ;
; 23.595 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~301 ; clk          ; clk         ; 120.000      ; -0.115     ; 96.278     ;
; 23.610 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.252     ;
; 23.611 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.270     ;
; 23.611 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.251     ;
; 23.614 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.107     ; 96.267     ;
; 23.622 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~269 ; clk          ; clk         ; 120.000      ; -0.115     ; 96.251     ;
; 23.631 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.231     ;
; 23.632 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.126     ; 96.230     ;
; 23.637 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.234     ;
; 23.637 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.240     ;
; 23.638 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.239     ;
; 23.646 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~717 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.223     ;
; 23.649 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~845 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.220     ;
; 23.649 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~967 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.221     ;
; 23.649 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~583 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.221     ;
; 23.655 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~173 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.216     ;
; 23.657 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~237 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.214     ;
; 23.658 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~231 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.211     ;
; 23.658 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.219     ;
; 23.659 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~199 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.210     ;
; 23.659 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.111     ; 96.218     ;
; 23.665 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~236 ; clk          ; clk         ; 120.000      ; -0.115     ; 96.208     ;
; 23.669 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~172 ; clk          ; clk         ; 120.000      ; -0.115     ; 96.204     ;
; 23.685 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~598 ; clk          ; clk         ; 120.000      ; -0.112     ; 96.191     ;
; 23.687 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~982 ; clk          ; clk         ; 120.000      ; -0.112     ; 96.189     ;
; 23.692 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.179     ;
; 23.693 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.178     ;
; 23.696 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~716 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.173     ;
; 23.696 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~844 ; clk          ; clk         ; 120.000      ; -0.119     ; 96.173     ;
; 23.713 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.158     ;
; 23.714 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.117     ; 96.157     ;
; 23.724 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~972 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.146     ;
; 23.724 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~970 ; clk          ; clk         ; 120.000      ; -0.118     ; 96.146     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 9.632      ;
; 40.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 9.475      ;
; 40.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 9.465      ;
; 40.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 9.245      ;
; 41.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 8.127      ;
; 42.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 7.750      ;
; 42.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 7.394      ;
; 42.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 7.278      ;
; 43.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 6.834      ;
; 43.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.784      ;
; 43.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 6.680      ;
; 43.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 6.643      ;
; 43.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.615      ;
; 43.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 6.609      ;
; 43.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.599      ;
; 44.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 5.753      ;
; 45.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 4.863      ;
; 45.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 4.460      ;
; 45.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 4.368      ;
; 46.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.259      ;
; 46.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.201      ;
; 46.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.173      ;
; 47.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.007      ;
; 47.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.893      ;
; 47.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.674      ;
; 47.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.650      ;
; 47.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.473      ;
; 47.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.310      ;
; 48.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.934      ;
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 1.924      ;
; 91.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.480      ;
; 91.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.479      ;
; 91.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.479      ;
; 91.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.303      ;
; 91.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.302      ;
; 91.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.302      ;
; 91.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.293      ;
; 91.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.292      ;
; 91.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 8.291      ;
; 91.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.075      ;
; 91.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.074      ;
; 91.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.074      ;
; 92.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.812      ;
; 92.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.808      ;
; 92.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.806      ;
; 92.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.805      ;
; 92.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.791      ;
; 92.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.784      ;
; 92.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.784      ;
; 92.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.780      ;
; 92.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.778      ;
; 92.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.776      ;
; 92.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.773      ;
; 92.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.770      ;
; 92.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.657      ;
; 92.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.655      ;
; 92.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.653      ;
; 92.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.648      ;
; 92.236 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.645      ;
; 92.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.643      ;
; 92.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.642      ;
; 92.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.632      ;
; 92.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.648      ;
; 92.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.625      ;
; 92.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.674      ;
; 92.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.620      ;
; 92.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.634      ;
; 92.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.665      ;
; 92.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.665      ;
; 92.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.630      ;
; 92.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.646      ;
; 92.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.654      ;
; 92.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.642      ;
; 92.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.640      ;
; 92.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.639      ;
; 92.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.642      ;
; 92.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.625      ;
; 92.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.631      ;
; 92.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.618      ;
; 92.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.618      ;
; 92.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.614      ;
; 92.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.612      ;
; 92.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.610      ;
; 92.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.607      ;
; 92.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.604      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.535      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.491      ;
; 92.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.489      ;
; 92.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.487      ;
; 92.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.482      ;
; 92.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.479      ;
; 92.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.477      ;
; 92.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.476      ;
; 92.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.466      ;
; 92.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.482      ;
; 92.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.459      ;
; 92.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.508      ;
; 92.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 7.454      ;
; 92.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.468      ;
; 92.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.499      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.217 ; Processor:processor|pc_resetAddress[1]                                                                                                       ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.470      ; 0.873      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 0.950      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 0.959      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 0.962      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 0.976      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 0.996      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.991      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.000      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 0.993      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 1.005      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.438      ; 0.993      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.452      ; 1.008      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.013      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.997      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.006      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 1.011      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a140~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.438      ; 0.999      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.001      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.003      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.004      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a180~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.425      ; 0.991      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a160~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.009      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a152~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.009      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a144~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.452      ; 1.021      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.009      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.445      ; 1.015      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.015      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 1.012      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.016      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.016      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a36~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.016      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a88~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 1.015      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.019      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.450      ; 1.029      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.458      ; 1.038      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.022      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.024      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.024      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.445      ; 1.030      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.031      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.446      ; 1.032      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a164~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.026      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.025      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a84~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.452      ; 1.038      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.028      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.032      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a140~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.438      ; 1.028      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.032      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.458      ; 1.049      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a48~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 1.030      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a160~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.033      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.445      ; 1.038      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a172~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.035      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a76~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.042      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.466      ; 1.062      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a60~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.047      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a92~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.431      ; 1.029      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a108~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.440      ; 1.038      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a48~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 1.037      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a28~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.439      ; 1.037      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a136~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.438      ; 1.040      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.430      ; 1.033      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.442      ; 1.048      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a108~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.436      ; 1.042      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a168~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.441      ; 1.048      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a44~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 1.047      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.051      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.445      ; 1.057      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.438      ; 1.052      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.054      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a92~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.436      ; 1.052      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.438      ; 1.056      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.058      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a36~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.068      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|ctrl[1]                                                                                         ; Processor:processor|PS2KeyboardMemory:ps2kbm|ctrl[1]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[0]                                                                                                       ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[1]                                                                                                       ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|alt[1]                                                                                          ; Processor:processor|PS2KeyboardMemory:ps2kbm|alt[1]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|ALU:alu|hi[31]                                                                                                           ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|ALU:alu|lo[31]                                                                                                           ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; RS232:rs|RX_currentBit[2]                                                                                                                    ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; RS232:rs|RX_currentBit[1]                                                                                                                    ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[2]                                                                                                       ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[10]                                                                                                      ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[9]                                                                                                       ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[4]                                                                                                       ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[5]                                                                                                       ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[11]                                                                                                      ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[20]                                                                                                      ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[23]                                                                                                      ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[25]                                                                                                      ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[7]                                                                                                       ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[22]                                                                                                      ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[18]                                                                                                      ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[8]                                                                                                       ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[15]                                                                                                      ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Processor:processor|pc_resetAddress[24]                                                                                                      ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SerialCommandProcessor:serialCP|force_rst                                                                                                    ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkIn'                                                                         ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.150     ; 0.437      ;
; 0.388 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.150     ; 0.444      ;
; 0.426 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 0.694      ;
; 0.642 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 0.910      ;
; 0.647 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 0.915      ;
; 0.647 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 0.915      ;
; 0.658 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 0.926      ;
; 0.805 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.073      ;
; 0.917 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.185      ;
; 0.919 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.187      ;
; 0.959 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.227      ;
; 0.974 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.242      ;
; 0.975 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.243      ;
; 0.979 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.247      ;
; 0.979 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.247      ;
; 0.980 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.248      ;
; 0.995 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.263      ;
; 1.040 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.308      ;
; 1.042 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.310      ;
; 1.053 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.321      ;
; 1.059 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.327      ;
; 1.077 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.345      ;
; 1.080 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.348      ;
; 1.085 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.353      ;
; 1.085 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.353      ;
; 1.096 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.364      ;
; 1.100 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.368      ;
; 1.105 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.373      ;
; 1.122 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.390      ;
; 1.133 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.401      ;
; 1.156 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.424      ;
; 1.182 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.450      ;
; 1.201 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.469      ;
; 1.206 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.474      ;
; 1.206 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.474      ;
; 1.211 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.479      ;
; 1.211 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.479      ;
; 1.226 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.494      ;
; 1.229 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.497      ;
; 1.231 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.499      ;
; 1.243 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.511      ;
; 1.248 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.516      ;
; 1.316 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.584      ;
; 1.332 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.600      ;
; 1.332 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.600      ;
; 1.332 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.600      ;
; 1.337 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.605      ;
; 1.359 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.627      ;
; 1.369 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.637      ;
; 1.406 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.674      ;
; 1.408 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.676      ;
; 1.491 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.759      ;
; 1.491 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.759      ;
; 1.512 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.780      ;
; 1.531 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.082      ; 1.799      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_67|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_551|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_551|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_486|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_486|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_480|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_480|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_408|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_408|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.101      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.099      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.080      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.093      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.060      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.072      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.051      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_466|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_463|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_462|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_462|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.091      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_282|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_279|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.090      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_566|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.077      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_566|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.077      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_566|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.076      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_565|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.076      ;
; 93.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_565|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.076      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]        ; clk          ; clk         ; 120.000      ; 0.164      ; 5.970      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]        ; clk          ; clk         ; 120.000      ; 0.164      ; 5.970      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]        ; clk          ; clk         ; 120.000      ; 0.166      ; 5.972      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                     ; clk          ; clk         ; 120.000      ; 0.165      ; 5.971      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                    ; clk          ; clk         ; 120.000      ; 0.160      ; 5.966      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                     ; clk          ; clk         ; 120.000      ; 0.160      ; 5.966      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[5]                     ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[2]                     ; clk          ; clk         ; 120.000      ; 0.151      ; 5.957      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[29]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[11]                    ; clk          ; clk         ; 120.000      ; 0.160      ; 5.966      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                     ; clk          ; clk         ; 120.000      ; 0.163      ; 5.969      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[11] ; clk          ; clk         ; 120.000      ; 0.152      ; 5.958      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                 ; clk          ; clk         ; 120.000      ; 0.151      ; 5.957      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]              ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]              ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[3]                     ; clk          ; clk         ; 120.000      ; 0.151      ; 5.957      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[10]                    ; clk          ; clk         ; 120.000      ; 0.160      ; 5.966      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[20]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[8]  ; clk          ; clk         ; 120.000      ; 0.165      ; 5.971      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[7]  ; clk          ; clk         ; 120.000      ; 0.167      ; 5.973      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                     ; clk          ; clk         ; 120.000      ; 0.158      ; 5.964      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]              ; clk          ; clk         ; 120.000      ; 0.144      ; 5.950      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[30]                       ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[30]                       ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[4]                  ; clk          ; clk         ; 120.000      ; 0.153      ; 5.959      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                       ; clk          ; clk         ; 120.000      ; 0.161      ; 5.967      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[27]                       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[27]                    ; clk          ; clk         ; 120.000      ; 0.164      ; 5.970      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[25]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[30]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[30]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[31]                 ; clk          ; clk         ; 120.000      ; 0.151      ; 5.957      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[21]              ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[24]              ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[26]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[10] ; clk          ; clk         ; 120.000      ; 0.153      ; 5.959      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[0]                  ; clk          ; clk         ; 120.000      ; 0.148      ; 5.954      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[28]                       ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[28]                       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[28]                    ; clk          ; clk         ; 120.000      ; 0.154      ; 5.960      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[24]                       ; clk          ; clk         ; 120.000      ; 0.150      ; 5.956      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[24]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[16]                       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[16]                    ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[19]                    ; clk          ; clk         ; 120.000      ; 0.147      ; 5.953      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[3]                        ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[2]                        ; clk          ; clk         ; 120.000      ; 0.150      ; 5.956      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[2]                        ; clk          ; clk         ; 120.000      ; 0.150      ; 5.956      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[5]                        ; clk          ; clk         ; 120.000      ; 0.155      ; 5.961      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[8]                        ; clk          ; clk         ; 120.000      ; 0.161      ; 5.967      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[4]                        ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[17]                       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                  ; clk          ; clk         ; 120.000      ; 0.158      ; 5.964      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[1]                        ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[0]                        ; clk          ; clk         ; 120.000      ; 0.165      ; 5.971      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[6]                        ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[5]  ; clk          ; clk         ; 120.000      ; 0.162      ; 5.968      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[10]                       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.952      ;
; 114.182 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[15]                       ; clk          ; clk         ; 120.000      ; 0.161      ; 5.967      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]        ; clk          ; clk         ; 120.000      ; 0.139      ; 5.944      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]       ; clk          ; clk         ; 120.000      ; 0.144      ; 5.949      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]       ; clk          ; clk         ; 120.000      ; 0.143      ; 5.948      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]        ; clk          ; clk         ; 120.000      ; 0.144      ; 5.949      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[9]        ; clk          ; clk         ; 120.000      ; 0.145      ; 5.950      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[6]        ; clk          ; clk         ; 120.000      ; 0.144      ; 5.949      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[6]        ; clk          ; clk         ; 120.000      ; 0.128      ; 5.933      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[1]        ; clk          ; clk         ; 120.000      ; 0.139      ; 5.944      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]       ; clk          ; clk         ; 120.000      ; 0.145      ; 5.950      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]       ; clk          ; clk         ; 120.000      ; 0.143      ; 5.948      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[12]       ; clk          ; clk         ; 120.000      ; 0.145      ; 5.950      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[12]       ; clk          ; clk         ; 120.000      ; 0.146      ; 5.951      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[4]        ; clk          ; clk         ; 120.000      ; 0.128      ; 5.933      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]        ; clk          ; clk         ; 120.000      ; 0.136      ; 5.941      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[5]        ; clk          ; clk         ; 120.000      ; 0.128      ; 5.933      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[18]       ; clk          ; clk         ; 120.000      ; 0.138      ; 5.943      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[8]        ; clk          ; clk         ; 120.000      ; 0.143      ; 5.948      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[8]        ; clk          ; clk         ; 120.000      ; 0.144      ; 5.949      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]       ; clk          ; clk         ; 120.000      ; 0.145      ; 5.950      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[14]       ; clk          ; clk         ; 120.000      ; 0.143      ; 5.948      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[17]       ; clk          ; clk         ; 120.000      ; 0.138      ; 5.943      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[21]       ; clk          ; clk         ; 120.000      ; 0.147      ; 5.952      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[21]       ; clk          ; clk         ; 120.000      ; 0.148      ; 5.953      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[22]       ; clk          ; clk         ; 120.000      ; 0.143      ; 5.948      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[22]       ; clk          ; clk         ; 120.000      ; 0.148      ; 5.953      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[20]       ; clk          ; clk         ; 120.000      ; 0.148      ; 5.953      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[20]       ; clk          ; clk         ; 120.000      ; 0.147      ; 5.952      ;
; 114.183 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]       ; clk          ; clk         ; 120.000      ; 0.139      ; 5.944      ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.480      ;
; 1.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.676      ;
; 1.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.963      ;
; 1.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.963      ;
; 1.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.163      ;
; 1.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.174      ;
; 1.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.174      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 1.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.255      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.445      ;
; 5.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.766      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 5.787      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.739      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.139      ; 5.782      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 5.749      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 5.761      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 5.790      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 5.791      ;
; 5.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 5.791      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                             ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[27]                               ; clk          ; clk         ; 0.000        ; 0.464      ; 5.635      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[17]                               ; clk          ; clk         ; 0.000        ; 0.471      ; 5.642      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[17]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[17]                            ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[18]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[19]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[20]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                               ; clk          ; clk         ; 0.000        ; 0.471      ; 5.642      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[23]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                               ; clk          ; clk         ; 0.000        ; 0.471      ; 5.642      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[25]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[22]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[28]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[30]                                  ; clk          ; clk         ; 0.000        ; 0.472      ; 5.643      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                               ; clk          ; clk         ; 0.000        ; 0.464      ; 5.635      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[26]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[27]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[29]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[30]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[31]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[21]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[24]                           ; clk          ; clk         ; 0.000        ; 0.470      ; 5.641      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[6] ; clk          ; clk         ; 0.000        ; 0.473      ; 5.644      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[31]                                  ; clk          ; clk         ; 0.000        ; 0.471      ; 5.642      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[17]                                  ; clk          ; clk         ; 0.000        ; 0.472      ; 5.643      ;
; 4.985 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                                ; clk          ; clk         ; 0.000        ; 0.471      ; 5.642      ;
; 4.986 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[28]                               ; clk          ; clk         ; 0.000        ; 0.469      ; 5.641      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LAST                     ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[16]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[17]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[18]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[19]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[20]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[21]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[22]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[23]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[24]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[25]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[26]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[27]           ; clk          ; clk         ; 0.000        ; 0.395      ; 5.568      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[1]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[2]             ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[3]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[4]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[5]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[6]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[7]             ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[8]             ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[9]             ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[10]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[11]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[12]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[13]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[14]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[15]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[25]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[26]            ; clk          ; clk         ; 0.000        ; 0.417      ; 5.590      ;
; 4.987 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]             ; clk          ; clk         ; 0.000        ; 0.418      ; 5.591      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[0]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[1]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[2]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[3]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[4]            ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[5]            ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[6]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[8]            ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[9]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[10]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[11]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[12]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[13]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[14]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[15]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[28]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[29]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[30]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[31]           ; clk          ; clk         ; 0.000        ; 0.402      ; 5.577      ;
; 4.989 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[7]            ; clk          ; clk         ; 0.000        ; 0.403      ; 5.578      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.456      ; 5.636      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[1]                      ; clk          ; clk         ; 0.000        ; 0.456      ; 5.636      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]                      ; clk          ; clk         ; 0.000        ; 0.453      ; 5.633      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]                      ; clk          ; clk         ; 0.000        ; 0.484      ; 5.664      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[21]                     ; clk          ; clk         ; 0.000        ; 0.465      ; 5.645      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.465      ; 5.645      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.465      ; 5.645      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[29]                     ; clk          ; clk         ; 0.000        ; 0.453      ; 5.633      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]                      ; clk          ; clk         ; 0.000        ; 0.456      ; 5.636      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[28]                     ; clk          ; clk         ; 0.000        ; 0.453      ; 5.633      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[30]                     ; clk          ; clk         ; 0.000        ; 0.453      ; 5.633      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[2]                            ; clk          ; clk         ; 0.000        ; 0.456      ; 5.636      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[0]                            ; clk          ; clk         ; 0.000        ; 0.448      ; 5.628      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[1]                            ; clk          ; clk         ; 0.000        ; 0.456      ; 5.636      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                                   ; clk          ; clk         ; 0.000        ; 0.477      ; 5.657      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_readMode_d0[2]                             ; clk          ; clk         ; 0.000        ; 0.448      ; 5.628      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_readMode_d0[0]                             ; clk          ; clk         ; 0.000        ; 0.448      ; 5.628      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[9]                                   ; clk          ; clk         ; 0.000        ; 0.471      ; 5.651      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]                    ; clk          ; clk         ; 0.000        ; 0.457      ; 5.637      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d1[1]                    ; clk          ; clk         ; 0.000        ; 0.439      ; 5.619      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[2]                             ; clk          ; clk         ; 0.000        ; 0.439      ; 5.619      ;
; 4.994 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_funct_d0[2]                                ; clk          ; clk         ; 0.000        ; 0.449      ; 5.629      ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 232.994 ns




+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 11.4 MHz   ; 11.4 MHz        ; clk                 ;                                                               ;
; 57.08 MHz  ; 57.08 MHz       ; altera_reserved_tck ;                                                               ;
; 503.52 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 18.014 ; 0.000         ;
; clk                 ; 32.251 ; 0.000         ;
; altera_reserved_tck ; 41.241 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.162 ; 0.000         ;
; clkIn               ; 0.333 ; 0.000         ;
; altera_reserved_tck ; 0.355 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 94.387  ; 0.000         ;
; clk                 ; 114.744 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.121 ; 0.000         ;
; clk                 ; 4.418 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.779  ; 0.000             ;
; altera_reserved_tck ; 49.487 ; 0.000             ;
; clk                 ; 59.631 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.014 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.912      ;
; 18.028 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.898      ;
; 18.071 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.855      ;
; 18.119 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.807      ;
; 18.125 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.801      ;
; 18.130 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.796      ;
; 18.131 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.795      ;
; 18.148 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.778      ;
; 18.159 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.767      ;
; 18.160 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.766      ;
; 18.161 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.765      ;
; 18.173 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.753      ;
; 18.210 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.716      ;
; 18.228 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.698      ;
; 18.235 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.691      ;
; 18.246 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.680      ;
; 18.247 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.679      ;
; 18.264 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.662      ;
; 18.275 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.651      ;
; 18.276 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.650      ;
; 18.292 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.634      ;
; 18.293 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.633      ;
; 18.295 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.631      ;
; 18.312 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.614      ;
; 18.314 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.612      ;
; 18.324 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.602      ;
; 18.344 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.582      ;
; 18.344 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.582      ;
; 18.350 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.576      ;
; 18.362 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.564      ;
; 18.379 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.547      ;
; 18.392 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.534      ;
; 18.410 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.516      ;
; 18.424 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.502      ;
; 18.440 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.486      ;
; 18.440 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.486      ;
; 18.444 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.482      ;
; 18.460 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.466      ;
; 18.460 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.466      ;
; 18.461 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.465      ;
; 18.474 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.452      ;
; 18.475 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.451      ;
; 18.554 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.372      ;
; 18.555 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.371      ;
; 18.556 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.370      ;
; 18.581 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.345      ;
; 18.626 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.300      ;
; 18.627 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.299      ;
; 18.737 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.189      ;
; 18.738 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.188      ;
; 18.786 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.140      ;
; 18.901 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.025      ;
; 18.901 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.025      ;
; 18.901 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.025      ;
; 18.914 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 1.012      ;
; 19.191 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.073     ; 0.735      ;
; 19.243 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.286     ; 0.470      ;
; 19.271 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.286     ; 0.442      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.251 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.113     ; 87.625     ;
; 32.393 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.113     ; 87.483     ;
; 32.395 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.470     ;
; 32.395 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.470     ;
; 32.411 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.113     ; 87.465     ;
; 32.431 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.451     ;
; 32.435 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.447     ;
; 32.467 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.412     ;
; 32.467 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.412     ;
; 32.478 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.416     ;
; 32.480 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.414     ;
; 32.533 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.344     ;
; 32.537 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.328     ;
; 32.537 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.328     ;
; 32.555 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.310     ;
; 32.555 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.310     ;
; 32.573 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.309     ;
; 32.577 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.305     ;
; 32.591 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.291     ;
; 32.595 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.287     ;
; 32.609 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.270     ;
; 32.609 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.270     ;
; 32.620 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.274     ;
; 32.622 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.272     ;
; 32.627 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.252     ;
; 32.627 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.110     ; 87.252     ;
; 32.636 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.241     ;
; 32.638 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.256     ;
; 32.640 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.254     ;
; 32.652 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.109     ; 87.228     ;
; 32.665 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.113     ; 87.211     ;
; 32.666 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.098     ; 87.225     ;
; 32.675 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.202     ;
; 32.682 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.210     ;
; 32.685 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.207     ;
; 32.693 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.184     ;
; 32.706 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.178     ;
; 32.707 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.177     ;
; 32.746 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.101     ; 87.142     ;
; 32.778 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.099     ;
; 32.782 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.115     ; 87.092     ;
; 32.783 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.115     ; 87.091     ;
; 32.794 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.109     ; 87.086     ;
; 32.796 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.112     ; 87.081     ;
; 32.808 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.098     ; 87.083     ;
; 32.809 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.056     ;
; 32.809 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.124     ; 87.056     ;
; 32.812 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.109     ; 87.068     ;
; 32.824 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.068     ;
; 32.826 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.098     ; 87.065     ;
; 32.827 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.065     ;
; 32.832 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~967 ; clk          ; clk         ; 120.000      ; -0.106     ; 87.051     ;
; 32.832 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~583 ; clk          ; clk         ; 120.000      ; -0.106     ; 87.051     ;
; 32.839 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~231 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.043     ;
; 32.839 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~199 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.043     ;
; 32.842 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.050     ;
; 32.845 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.037     ;
; 32.845 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.097     ; 87.047     ;
; 32.848 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.036     ;
; 32.849 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.107     ; 87.033     ;
; 32.849 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.035     ;
; 32.866 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.018     ;
; 32.867 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.105     ; 87.017     ;
; 32.877 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.098     ; 87.014     ;
; 32.878 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.098     ; 87.013     ;
; 32.881 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.110     ; 86.998     ;
; 32.881 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.110     ; 86.998     ;
; 32.888 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.101     ; 87.000     ;
; 32.892 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.002     ;
; 32.894 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.095     ; 87.000     ;
; 32.906 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.101     ; 86.982     ;
; 32.918 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.105     ; 86.966     ;
; 32.920 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.105     ; 86.964     ;
; 32.924 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.115     ; 86.950     ;
; 32.925 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.115     ; 86.949     ;
; 32.936 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.947     ;
; 32.942 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.115     ; 86.932     ;
; 32.943 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.115     ; 86.931     ;
; 32.947 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.112     ; 86.930     ;
; 32.970 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~236 ; clk          ; clk         ; 120.000      ; -0.103     ; 86.916     ;
; 32.973 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~301 ; clk          ; clk         ; 120.000      ; -0.102     ; 86.914     ;
; 32.974 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~172 ; clk          ; clk         ; 120.000      ; -0.103     ; 86.912     ;
; 32.974 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~967 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.909     ;
; 32.974 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~583 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.909     ;
; 32.981 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~231 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.901     ;
; 32.981 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~199 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.901     ;
; 32.983 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~716 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.899     ;
; 32.983 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~844 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.899     ;
; 32.992 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~967 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.891     ;
; 32.992 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~583 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.891     ;
; 32.998 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~269 ; clk          ; clk         ; 120.000      ; -0.102     ; 86.889     ;
; 32.999 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~807 ; clk          ; clk         ; 120.000      ; -0.110     ; 86.880     ;
; 32.999 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~231 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.883     ;
; 32.999 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~199 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.883     ;
; 33.000 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~679 ; clk          ; clk         ; 120.000      ; -0.110     ; 86.879     ;
; 33.006 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~970 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.877     ;
; 33.008 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~586 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.875     ;
; 33.010 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~972 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.873     ;
; 33.011 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~588 ; clk          ; clk         ; 120.000      ; -0.106     ; 86.872     ;
; 33.015 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~717 ; clk          ; clk         ; 120.000      ; -0.107     ; 86.867     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.931      ;
; 41.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 8.843      ;
; 41.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 8.823      ;
; 41.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 8.643      ;
; 42.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.500      ;
; 42.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.203      ;
; 43.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 6.927      ;
; 43.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.824      ;
; 43.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 6.351      ;
; 43.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.298      ;
; 43.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.271      ;
; 43.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.233      ;
; 43.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.192      ;
; 43.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.176      ;
; 44.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.133      ;
; 44.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.386      ;
; 45.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.492      ;
; 45.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.180      ;
; 46.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.055      ;
; 47.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.009      ;
; 47.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.930      ;
; 47.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.923      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.754      ;
; 47.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.599      ;
; 47.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.461      ;
; 47.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.406      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.216      ;
; 48.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.072      ;
; 48.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.753      ;
; 48.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.730      ;
; 92.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.804      ;
; 92.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.803      ;
; 92.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.802      ;
; 92.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.716      ;
; 92.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.715      ;
; 92.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.714      ;
; 92.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.696      ;
; 92.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.695      ;
; 92.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.694      ;
; 92.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.516      ;
; 92.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.515      ;
; 92.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.514      ;
; 92.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.108      ;
; 92.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.108      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.105      ;
; 92.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.102      ;
; 92.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.095      ;
; 92.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.088      ;
; 92.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.088      ;
; 92.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.079      ;
; 92.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.077      ;
; 92.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.075      ;
; 92.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.072      ;
; 92.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.069      ;
; 92.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.981      ;
; 92.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.980      ;
; 92.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.978      ;
; 92.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.972      ;
; 92.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.969      ;
; 92.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.966      ;
; 92.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.965      ;
; 92.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.961      ;
; 92.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.960      ;
; 92.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.948      ;
; 92.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.968      ;
; 92.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.986      ;
; 92.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.953      ;
; 92.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.983      ;
; 92.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.950      ;
; 92.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.976      ;
; 92.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.970      ;
; 92.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.964      ;
; 92.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.954      ;
; 92.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.938      ;
; 92.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.936      ;
; 92.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.935      ;
; 93.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.930      ;
; 93.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.929      ;
; 93.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.906      ;
; 93.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.901      ;
; 93.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.900      ;
; 93.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.899      ;
; 93.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.898      ;
; 93.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.895      ;
; 93.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.893      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.866      ;
; 93.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.807      ;
; 93.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.806      ;
; 93.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.806      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.805      ;
; 93.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.805      ;
; 93.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.803      ;
; 93.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.801      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.800      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.779      ;
; 93.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.799      ;
; 93.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.799      ;
; 93.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.778      ;
; 93.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.798      ;
; 93.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.797      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; Processor:processor|pc_resetAddress[1]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.464      ; 0.797      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.385      ; 0.896      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.385      ; 0.904      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.385      ; 0.907      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.411      ; 0.935      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 0.918      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.404      ; 0.940      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.405      ; 0.943      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.398      ; 0.937      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.404      ; 0.943      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a144~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.406      ; 0.947      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.405      ; 0.947      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.934      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.399      ; 0.942      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.398      ; 0.941      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.397      ; 0.941      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.394      ; 0.939      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.391      ; 0.936      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.390      ; 0.936      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.392      ; 0.938      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.391      ; 0.939      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a36~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.391      ; 0.941      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a140~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.390      ; 0.941      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.391      ; 0.942      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.944      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.394      ; 0.946      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.945      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.945      ;
; 0.354 ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.947      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|ctrl[1]                                                                                                                                                                     ; Processor:processor|PS2KeyboardMemory:ps2kbm|ctrl[1]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; RS232:rs|TX_state~5                                                                                                                                                                                                      ; RS232:rs|TX_state~5                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                           ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                                                                                                              ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                                                                                                              ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.950      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|alt[1]                                                                                                                                                                      ; Processor:processor|PS2KeyboardMemory:ps2kbm|alt[1]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]                                                                                                                                                               ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                   ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a160~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.950      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a152~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.950      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.410      ; 0.967      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|PS2KeyboardMemory:ps2kbm|shift[1]                                                                                                                                                                    ; Processor:processor|PS2KeyboardMemory:ps2kbm|shift[1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[4]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[4]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[1]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[5]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[5]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[0]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[0]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a180~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.376      ; 0.934      ;
; 0.357 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[7]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[7]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[6]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[6]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[3]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[3]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Processor:processor|PS2Keyboard:ps2kb|scanCode[2]                                                                                                                                                                        ; Processor:processor|PS2Keyboard:ps2kb|scanCode[2]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Processor:processor|PS2Keyboard:ps2kb|state~9                                                                                                                                                                            ; Processor:processor|PS2Keyboard:ps2kb|state~9                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.140     ; 0.384      ;
; 0.348 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.140     ; 0.399      ;
; 0.386 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.630      ;
; 0.588 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.832      ;
; 0.592 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.836      ;
; 0.603 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.847      ;
; 0.749 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 0.993      ;
; 0.836 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.080      ;
; 0.838 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.082      ;
; 0.873 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.117      ;
; 0.880 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.124      ;
; 0.880 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.124      ;
; 0.880 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.124      ;
; 0.890 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.135      ;
; 0.893 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.137      ;
; 0.914 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.158      ;
; 0.944 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.188      ;
; 0.948 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.192      ;
; 0.949 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.193      ;
; 0.950 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.194      ;
; 0.973 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.217      ;
; 0.974 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.218      ;
; 0.983 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.227      ;
; 0.985 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.229      ;
; 0.989 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.233      ;
; 0.990 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.234      ;
; 0.990 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.234      ;
; 1.001 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.245      ;
; 1.036 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.280      ;
; 1.038 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.282      ;
; 1.058 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.302      ;
; 1.061 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.305      ;
; 1.082 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.326      ;
; 1.084 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.328      ;
; 1.093 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.337      ;
; 1.095 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.339      ;
; 1.100 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.344      ;
; 1.101 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.345      ;
; 1.112 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.356      ;
; 1.124 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.368      ;
; 1.126 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.370      ;
; 1.146 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.390      ;
; 1.192 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.436      ;
; 1.194 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.438      ;
; 1.197 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.441      ;
; 1.203 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.447      ;
; 1.207 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.451      ;
; 1.222 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.466      ;
; 1.228 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.472      ;
; 1.268 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.512      ;
; 1.269 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.513      ;
; 1.345 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.589      ;
; 1.359 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.603      ;
; 1.365 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.609      ;
; 1.406 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.073      ; 1.650      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.628      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.632      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_221|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_221|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.580      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.581      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.540      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.552      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.560      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.574      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.531      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_501|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_498|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.566      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_472|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_469|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_468|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_468|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_468|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.569      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_462|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_460|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
; 94.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_457|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.571      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                 ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]        ; clk          ; clk         ; 120.000      ; 0.192      ; 5.437      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                     ; clk          ; clk         ; 120.000      ; 0.192      ; 5.437      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[8]  ; clk          ; clk         ; 120.000      ; 0.192      ; 5.437      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[7]  ; clk          ; clk         ; 120.000      ; 0.193      ; 5.438      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                       ; clk          ; clk         ; 120.000      ; 0.188      ; 5.433      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[22]                    ; clk          ; clk         ; 120.000      ; 0.188      ; 5.433      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[8]                        ; clk          ; clk         ; 120.000      ; 0.188      ; 5.433      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[0]                        ; clk          ; clk         ; 120.000      ; 0.192      ; 5.437      ;
; 114.744 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[15]                       ; clk          ; clk         ; 120.000      ; 0.188      ; 5.433      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]        ; clk          ; clk         ; 120.000      ; 0.165      ; 5.409      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]        ; clk          ; clk         ; 120.000      ; 0.191      ; 5.435      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]       ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]        ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[6]        ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[1]        ; clk          ; clk         ; 120.000      ; 0.165      ; 5.409      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]        ; clk          ; clk         ; 120.000      ; 0.191      ; 5.435      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]       ; clk          ; clk         ; 120.000      ; 0.170      ; 5.414      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[18]       ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[8]        ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[14]       ; clk          ; clk         ; 120.000      ; 0.170      ; 5.414      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[17]       ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[21]       ; clk          ; clk         ; 120.000      ; 0.175      ; 5.419      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[20]       ; clk          ; clk         ; 120.000      ; 0.175      ; 5.419      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[19]       ; clk          ; clk         ; 120.000      ; 0.175      ; 5.419      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[24]       ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[26]       ; clk          ; clk         ; 120.000      ; 0.170      ; 5.414      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[26]       ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[25]       ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]        ; clk          ; clk         ; 120.000      ; 0.165      ; 5.409      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[23]       ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]        ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                    ; clk          ; clk         ; 120.000      ; 0.188      ; 5.432      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                     ; clk          ; clk         ; 120.000      ; 0.187      ; 5.431      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[9]                     ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[5]                     ; clk          ; clk         ; 120.000      ; 0.184      ; 5.428      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[2]                     ; clk          ; clk         ; 120.000      ; 0.177      ; 5.421      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[29]                    ; clk          ; clk         ; 120.000      ; 0.184      ; 5.428      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]      ; clk          ; clk         ; 120.000      ; 0.166      ; 5.410      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[11]                    ; clk          ; clk         ; 120.000      ; 0.188      ; 5.432      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[15] ; clk          ; clk         ; 120.000      ; 0.178      ; 5.422      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[20]                 ; clk          ; clk         ; 120.000      ; 0.173      ; 5.417      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_funct_d0[3]                  ; clk          ; clk         ; 120.000      ; 0.168      ; 5.412      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[24]                 ; clk          ; clk         ; 120.000      ; 0.168      ; 5.412      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                    ; clk          ; clk         ; 120.000      ; 0.174      ; 5.418      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                     ; clk          ; clk         ; 120.000      ; 0.191      ; 5.435      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[5]               ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                    ; clk          ; clk         ; 120.000      ; 0.173      ; 5.417      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                 ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                 ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[11] ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[14]              ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[15]              ; clk          ; clk         ; 120.000      ; 0.166      ; 5.410      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[15]              ; clk          ; clk         ; 120.000      ; 0.166      ; 5.410      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                 ; clk          ; clk         ; 120.000      ; 0.178      ; 5.422      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[14] ; clk          ; clk         ; 120.000      ; 0.179      ; 5.423      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]              ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                 ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]              ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]              ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                 ; clk          ; clk         ; 120.000      ; 0.175      ; 5.419      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[7]                     ; clk          ; clk         ; 120.000      ; 0.179      ; 5.423      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]      ; clk          ; clk         ; 120.000      ; 0.166      ; 5.410      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[23]              ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]              ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[3]                     ; clk          ; clk         ; 120.000      ; 0.177      ; 5.421      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[10]                    ; clk          ; clk         ; 120.000      ; 0.188      ; 5.432      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[12]                    ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[20]                    ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[21]                    ; clk          ; clk         ; 120.000      ; 0.178      ; 5.422      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]              ; clk          ; clk         ; 120.000      ; 0.166      ; 5.410      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                     ; clk          ; clk         ; 120.000      ; 0.185      ; 5.429      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]              ; clk          ; clk         ; 120.000      ; 0.171      ; 5.415      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[3]                  ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[4]                  ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[2]                  ; clk          ; clk         ; 120.000      ; 0.179      ; 5.423      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[5]                  ; clk          ; clk         ; 120.000      ; 0.183      ; 5.427      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[0]                  ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[1]                  ; clk          ; clk         ; 120.000      ; 0.180      ; 5.424      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[30]                       ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[30]                       ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[2]                  ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[4]                  ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[27]                    ; clk          ; clk         ; 120.000      ; 0.192      ; 5.436      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[25]                       ; clk          ; clk         ; 120.000      ; 0.178      ; 5.422      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[25]                    ; clk          ; clk         ; 120.000      ; 0.181      ; 5.425      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]              ; clk          ; clk         ; 120.000      ; 0.182      ; 5.426      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[29]                 ; clk          ; clk         ; 120.000      ; 0.167      ; 5.411      ;
; 114.745 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[30]                 ; clk          ; clk         ; 120.000      ; 0.172      ; 5.416      ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.362      ;
; 1.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.507      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.789      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.789      ;
; 1.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.955      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.968      ;
; 1.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.968      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.026      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 1.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 5.189      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.190      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 5.150      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.886 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.128      ; 5.185      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.143      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 5.164      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
; 4.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 5.192      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                              ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[27]                               ; clk          ; clk         ; 0.000        ; 0.457      ; 5.046      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[17]                               ; clk          ; clk         ; 0.000        ; 0.464      ; 5.053      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[17]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[17]                            ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[18]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[19]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[20]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                               ; clk          ; clk         ; 0.000        ; 0.464      ; 5.053      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[23]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                               ; clk          ; clk         ; 0.000        ; 0.464      ; 5.053      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[25]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[22]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[28]                               ; clk          ; clk         ; 0.000        ; 0.462      ; 5.051      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[28]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[30]                                  ; clk          ; clk         ; 0.000        ; 0.465      ; 5.054      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                               ; clk          ; clk         ; 0.000        ; 0.457      ; 5.046      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[26]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[27]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[29]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[30]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[31]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[21]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[24]                           ; clk          ; clk         ; 0.000        ; 0.463      ; 5.052      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[6] ; clk          ; clk         ; 0.000        ; 0.466      ; 5.055      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[31]                                  ; clk          ; clk         ; 0.000        ; 0.464      ; 5.053      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[17]                                  ; clk          ; clk         ; 0.000        ; 0.465      ; 5.054      ;
; 4.418 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 5.053      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LAST                     ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[1]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[3]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[4]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[5]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[6]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.419 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]             ; clk          ; clk         ; 0.000        ; 0.412      ; 5.002      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[2]             ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[7]             ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[8]             ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[9]             ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[10]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[11]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[12]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[13]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[14]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[15]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[25]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.420 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[26]            ; clk          ; clk         ; 0.000        ; 0.410      ; 5.001      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[4]            ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[5]            ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[8]            ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[10]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[11]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[12]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[13]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[14]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[15]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[16]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[17]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[18]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[19]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[20]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[21]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[22]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[23]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[24]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[25]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[26]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[27]           ; clk          ; clk         ; 0.000        ; 0.387      ; 4.979      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[28]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[29]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[30]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.421 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[31]           ; clk          ; clk         ; 0.000        ; 0.394      ; 4.986      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[0]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[1]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[2]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[3]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[6]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[9]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.422 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[7]            ; clk          ; clk         ; 0.000        ; 0.395      ; 4.988      ;
; 4.426 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                                   ; clk          ; clk         ; 0.000        ; 0.471      ; 5.068      ;
; 4.426 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[19]                                     ; clk          ; clk         ; 0.000        ; 0.458      ; 5.055      ;
; 4.426 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[19]                                     ; clk          ; clk         ; 0.000        ; 0.458      ; 5.055      ;
; 4.426 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[19]                                  ; clk          ; clk         ; 0.000        ; 0.457      ; 5.054      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.475      ; 5.073      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[9]                      ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]                      ; clk          ; clk         ; 0.000        ; 0.475      ; 5.073      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[12]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[12]                     ; clk          ; clk         ; 0.000        ; 0.456      ; 5.054      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[8]                      ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[21]                     ; clk          ; clk         ; 0.000        ; 0.459      ; 5.057      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[21]                     ; clk          ; clk         ; 0.000        ; 0.458      ; 5.056      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.458      ; 5.056      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.458      ; 5.056      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.459      ; 5.057      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]                     ; clk          ; clk         ; 0.000        ; 0.451      ; 5.049      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[11]                     ; clk          ; clk         ; 0.000        ; 0.455      ; 5.053      ;
; 4.427 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]                     ; clk          ; clk         ; 0.000        ; 0.456      ; 5.054      ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 233.605 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 18.910 ; 0.000         ;
; altera_reserved_tck ; 45.469 ; 0.000         ;
; clk                 ; 71.325 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.111 ; 0.000         ;
; clkIn               ; 0.160 ; 0.000         ;
; altera_reserved_tck ; 0.182 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 96.687  ; 0.000         ;
; clk                 ; 116.816 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.568 ; 0.000         ;
; clk                 ; 2.640 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.440  ; 0.000             ;
; altera_reserved_tck ; 49.456 ; 0.000             ;
; clk                 ; 59.706 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.910 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 1.034      ;
; 18.937 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 1.007      ;
; 18.940 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 1.004      ;
; 18.961 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.983      ;
; 18.965 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.979      ;
; 18.973 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.971      ;
; 18.974 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.970      ;
; 18.977 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.967      ;
; 18.978 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.966      ;
; 19.002 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.942      ;
; 19.010 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.934      ;
; 19.012 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.932      ;
; 19.029 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.915      ;
; 19.033 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.911      ;
; 19.037 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.907      ;
; 19.041 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.903      ;
; 19.042 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.902      ;
; 19.045 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.899      ;
; 19.046 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.898      ;
; 19.055 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.889      ;
; 19.088 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.856      ;
; 19.089 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.855      ;
; 19.090 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.854      ;
; 19.091 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.853      ;
; 19.099 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.845      ;
; 19.099 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.845      ;
; 19.103 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.841      ;
; 19.107 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.837      ;
; 19.109 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.835      ;
; 19.114 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.830      ;
; 19.123 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.821      ;
; 19.125 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.819      ;
; 19.134 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.810      ;
; 19.147 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.797      ;
; 19.159 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.785      ;
; 19.161 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.783      ;
; 19.184 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.760      ;
; 19.186 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.758      ;
; 19.186 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.758      ;
; 19.191 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.753      ;
; 19.193 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.751      ;
; 19.193 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.751      ;
; 19.222 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.722      ;
; 19.236 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.708      ;
; 19.236 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.708      ;
; 19.238 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.706      ;
; 19.281 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.663      ;
; 19.281 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.663      ;
; 19.326 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.618      ;
; 19.333 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.611      ;
; 19.333 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.611      ;
; 19.397 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.547      ;
; 19.398 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.546      ;
; 19.400 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.544      ;
; 19.406 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.538      ;
; 19.565 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.043     ; 0.379      ;
; 19.585 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.148     ; 0.254      ;
; 19.594 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.148     ; 0.245      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.808      ;
; 45.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.802      ;
; 45.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 4.801      ;
; 45.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 4.695      ;
; 46.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.092      ;
; 46.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.900      ;
; 46.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.735      ;
; 46.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.677      ;
; 46.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.505      ;
; 46.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.469      ;
; 46.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.432      ;
; 46.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 3.391      ;
; 46.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.370      ;
; 46.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.340      ;
; 46.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.326      ;
; 47.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 2.896      ;
; 47.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.367      ;
; 48.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.239      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.192      ;
; 48.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.612      ;
; 48.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.593      ;
; 48.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.550      ;
; 48.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.470      ;
; 48.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.442      ;
; 48.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.353      ;
; 48.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.333      ;
; 49.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.191      ;
; 49.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.116      ;
; 49.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.946      ;
; 49.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.907      ;
; 95.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.212      ;
; 95.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.211      ;
; 95.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.206      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.205      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.205      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.204      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.203      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.202      ;
; 95.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.099      ;
; 95.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.098      ;
; 95.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.096      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.041      ;
; 95.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.037      ;
; 95.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.034      ;
; 95.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.030      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.027      ;
; 95.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.025      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.023      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.023      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.023      ;
; 95.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.020      ;
; 95.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.017      ;
; 95.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.002      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.998      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.957      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.996      ;
; 95.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.995      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.955      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.953      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.991      ;
; 95.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.988      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.948      ;
; 95.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.986      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.946      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.945      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.984      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.984      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.984      ;
; 95.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.943      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.942      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.942      ;
; 95.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.981      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.978      ;
; 95.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.933      ;
; 95.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.952      ;
; 95.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.942      ;
; 95.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.942      ;
; 95.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.918      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.971      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.971      ;
; 95.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.916      ;
; 95.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.914      ;
; 95.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.965      ;
; 95.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.909      ;
; 96.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.961      ;
; 96.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.907      ;
; 96.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.945      ;
; 96.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.906      ;
; 96.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.904      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.903      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.903      ;
; 96.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.956      ;
; 96.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.941      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.939      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.938      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.934      ;
; 96.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.894      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.931      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 71.325 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.576     ;
; 71.407 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.494     ;
; 71.413 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.488     ;
; 71.427 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.463     ;
; 71.427 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.463     ;
; 71.467 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.438     ;
; 71.472 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.433     ;
; 71.488 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.414     ;
; 71.488 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.414     ;
; 71.505 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.416     ;
; 71.508 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.413     ;
; 71.509 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.381     ;
; 71.509 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.381     ;
; 71.515 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.375     ;
; 71.515 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.375     ;
; 71.549 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.356     ;
; 71.553 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.348     ;
; 71.554 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.351     ;
; 71.555 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.350     ;
; 71.560 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.345     ;
; 71.570 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.332     ;
; 71.570 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.332     ;
; 71.576 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.325     ;
; 71.576 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.326     ;
; 71.576 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.326     ;
; 71.587 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.334     ;
; 71.590 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.331     ;
; 71.593 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.311     ;
; 71.593 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.328     ;
; 71.596 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.325     ;
; 71.604 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.313     ;
; 71.606 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.312     ;
; 71.609 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.309     ;
; 71.620 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.288     ;
; 71.622 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.286     ;
; 71.628 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.064     ; 48.285     ;
; 71.649 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.252     ;
; 71.655 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.235     ;
; 71.655 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.087     ; 48.235     ;
; 71.658 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.243     ;
; 71.664 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.237     ;
; 71.675 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.229     ;
; 71.681 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~268 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.223     ;
; 71.686 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.231     ;
; 71.688 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.230     ;
; 71.691 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.227     ;
; 71.692 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~620 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.225     ;
; 71.694 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~748 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.224     ;
; 71.695 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~364 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.210     ;
; 71.697 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~876 ; clk          ; clk         ; 120.000      ; -0.059     ; 48.221     ;
; 71.700 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.071     ; 48.206     ;
; 71.700 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~300 ; clk          ; clk         ; 120.000      ; -0.072     ; 48.205     ;
; 71.702 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.215     ;
; 71.702 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.206     ;
; 71.703 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.214     ;
; 71.704 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.194     ;
; 71.704 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.194     ;
; 71.704 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.204     ;
; 71.708 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~428 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.200     ;
; 71.710 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~396 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.198     ;
; 71.710 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.064     ; 48.203     ;
; 71.713 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.191     ;
; 71.714 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.190     ;
; 71.716 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~397 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.186     ;
; 71.716 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~461 ; clk          ; clk         ; 120.000      ; -0.075     ; 48.186     ;
; 71.716 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|registerFile_readValue0_d0[13]          ; clk          ; clk         ; 120.000      ; -0.064     ; 48.197     ;
; 71.731 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.170     ;
; 71.733 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~556 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.188     ;
; 71.736 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~940 ; clk          ; clk         ; 120.000      ; -0.056     ; 48.185     ;
; 71.737 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~135 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.164     ;
; 71.743 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~301 ; clk          ; clk         ; 120.000      ; -0.066     ; 48.168     ;
; 71.757 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|RegisterFile:registerFile|registers~492 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.144     ;
; 71.764 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~269 ; clk          ; clk         ; 120.000      ; -0.065     ; 48.148     ;
; 71.778 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~236 ; clk          ; clk         ; 120.000      ; -0.065     ; 48.134     ;
; 71.779 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~716 ; clk          ; clk         ; 120.000      ; -0.071     ; 48.127     ;
; 71.779 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~844 ; clk          ; clk         ; 120.000      ; -0.071     ; 48.127     ;
; 71.779 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~970 ; clk          ; clk         ; 120.000      ; -0.070     ; 48.128     ;
; 71.782 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~586 ; clk          ; clk         ; 120.000      ; -0.070     ; 48.125     ;
; 71.783 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~172 ; clk          ; clk         ; 120.000      ; -0.065     ; 48.129     ;
; 71.784 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.133     ;
; 71.785 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.132     ;
; 71.786 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.112     ;
; 71.786 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.112     ;
; 71.787 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~717 ; clk          ; clk         ; 120.000      ; -0.071     ; 48.119     ;
; 71.790 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~749 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.127     ;
; 71.791 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~845 ; clk          ; clk         ; 120.000      ; -0.071     ; 48.115     ;
; 71.791 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~621 ; clk          ; clk         ; 120.000      ; -0.060     ; 48.126     ;
; 71.792 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~502 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.106     ;
; 71.792 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~438 ; clk          ; clk         ; 120.000      ; -0.079     ; 48.106     ;
; 71.795 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.109     ;
; 71.796 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~173 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.112     ;
; 71.796 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.108     ;
; 71.798 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~237 ; clk          ; clk         ; 120.000      ; -0.069     ; 48.110     ;
; 71.799 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~972 ; clk          ; clk         ; 120.000      ; -0.070     ; 48.108     ;
; 71.800 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|RegisterFile:registerFile|registers~588 ; clk          ; clk         ; 120.000      ; -0.070     ; 48.107     ;
; 71.801 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~973 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.103     ;
; 71.802 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|RegisterFile:registerFile|registers~429 ; clk          ; clk         ; 120.000      ; -0.082     ; 48.093     ;
; 71.802 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|RegisterFile:registerFile|registers~493 ; clk          ; clk         ; 120.000      ; -0.082     ; 48.093     ;
; 71.802 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|RegisterFile:registerFile|registers~589 ; clk          ; clk         ; 120.000      ; -0.073     ; 48.102     ;
; 71.804 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|RegisterFile:registerFile|registers~460 ; clk          ; clk         ; 120.000      ; -0.076     ; 48.097     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.436      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.441      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.446      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.242      ; 0.470      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.451      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.232      ; 0.464      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.468      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.236      ; 0.470      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.466      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.461      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.473      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a144~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.475      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a68~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.236      ; 0.475      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.222      ; 0.462      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.242      ; 0.482      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.255      ; 0.495      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a40~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.464      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.463      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a180~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.455      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.235      ; 0.476      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.470      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a84~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.476      ;
; 0.140 ; Processor:processor|pc_resetAddress[1]                                                                                                       ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.167      ; 0.391      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a140~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.466      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a124~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a56~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.242      ; 0.486      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a64~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.232      ; 0.478      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a160~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a152~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a36~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.471      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a164~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a88~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a148~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a96~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a76~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a120~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a108~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a140~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a116~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a60~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.235      ; 0.489      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a172~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a160~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.479      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a48~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a48~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a28~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.223      ; 0.481      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a136~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a168~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a92~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.217      ; 0.478      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a92~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a44~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a128~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a80~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a100~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a108~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a36~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.495      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a112~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.213      ; 0.481      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a24~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a132~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a104~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.214      ; 0.492      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a20~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ram_block1a108~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; Processor:processor|pc_resetAddress[10]                                                                                                      ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[9]                                                                                                       ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[4]                                                                                                       ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[5]                                                                                                       ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[11]                                                                                                      ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[20]                                                                                                      ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[25]                                                                                                      ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[21]                                                                                                      ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[16]                                                                                                      ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[8]                                                                                                       ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[15]                                                                                                      ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|force_rst                                                                                                    ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RS232:rs|TX_state~5                                                                                                                          ; RS232:rs|TX_state~5                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                    ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                               ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                    ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                    ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                    ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; RS232:rs|RX_currentBit[2]                                                                                                                    ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RS232:rs|RX_currentBit[1]                                                                                                                    ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.062     ; 0.202      ;
; 0.167 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.062     ; 0.209      ;
; 0.192 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.319      ;
; 0.293 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.421      ;
; 0.299 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.426      ;
; 0.360 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.487      ;
; 0.423 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.550      ;
; 0.425 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.552      ;
; 0.442 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.569      ;
; 0.448 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.576      ;
; 0.451 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.579      ;
; 0.453 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.580      ;
; 0.455 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.582      ;
; 0.456 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.583      ;
; 0.478 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.605      ;
; 0.480 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.607      ;
; 0.497 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.624      ;
; 0.498 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.625      ;
; 0.505 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.632      ;
; 0.508 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.635      ;
; 0.509 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.636      ;
; 0.511 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.639      ;
; 0.517 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.644      ;
; 0.518 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.645      ;
; 0.519 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.646      ;
; 0.522 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.649      ;
; 0.526 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.653      ;
; 0.547 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.674      ;
; 0.548 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.675      ;
; 0.562 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.689      ;
; 0.564 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.691      ;
; 0.571 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.698      ;
; 0.571 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.698      ;
; 0.572 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.699      ;
; 0.574 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.701      ;
; 0.574 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.701      ;
; 0.575 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.702      ;
; 0.585 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.712      ;
; 0.618 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.745      ;
; 0.634 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.761      ;
; 0.636 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.763      ;
; 0.637 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.764      ;
; 0.637 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.764      ;
; 0.638 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.765      ;
; 0.638 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.765      ;
; 0.640 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.767      ;
; 0.640 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.767      ;
; 0.689 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.816      ;
; 0.705 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.832      ;
; 0.711 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.838      ;
; 0.721 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.043      ; 0.848      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_474|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_563|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_548|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_471|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_554|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_551|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_551|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_516|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_516|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_508|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_450|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_450|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_408|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_408|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_396|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_396|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.299      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.291      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.277      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.298      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.248      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.258      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_174|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.292      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_438|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.289      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_436|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.289      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.289      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.289      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_433|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_430|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
; 96.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.290      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                 ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 116.816 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[7]               ; clk          ; clk         ; 120.000      ; -0.017     ; 3.144      ;
; 116.816 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[7]               ; clk          ; clk         ; 120.000      ; -0.011     ; 3.150      ;
; 116.816 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[8]               ; clk          ; clk         ; 120.000      ; -0.014     ; 3.147      ;
; 116.816 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[8]               ; clk          ; clk         ; 120.000      ; -0.014     ; 3.147      ;
; 116.816 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[9]               ; clk          ; clk         ; 120.000      ; -0.011     ; 3.150      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[2]                     ; clk          ; clk         ; 120.000      ; -0.008     ; 3.152      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[18]                    ; clk          ; clk         ; 120.000      ; -0.011     ; 3.149      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[15] ; clk          ; clk         ; 120.000      ; -0.002     ; 3.158      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[3]                     ; clk          ; clk         ; 120.000      ; -0.008     ; 3.152      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                     ; clk          ; clk         ; 120.000      ; -0.001     ; 3.159      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[27]                       ; clk          ; clk         ; 120.000      ; -0.011     ; 3.149      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[25]                       ; clk          ; clk         ; 120.000      ; -0.007     ; 3.153      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[28]                       ; clk          ; clk         ; 120.000      ; -0.011     ; 3.149      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[24]                       ; clk          ; clk         ; 120.000      ; -0.008     ; 3.152      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[22]                       ; clk          ; clk         ; 120.000      ; -0.007     ; 3.153      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[8]                  ; clk          ; clk         ; 120.000      ; -0.017     ; 3.143      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[3]                        ; clk          ; clk         ; 120.000      ; -0.012     ; 3.148      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[3]                        ; clk          ; clk         ; 120.000      ; -0.011     ; 3.149      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[2]                        ; clk          ; clk         ; 120.000      ; -0.008     ; 3.152      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[2]                        ; clk          ; clk         ; 120.000      ; -0.008     ; 3.152      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[9]                        ; clk          ; clk         ; 120.000      ; -0.007     ; 3.153      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[11]                       ; clk          ; clk         ; 120.000      ; -0.009     ; 3.151      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[11]                       ; clk          ; clk         ; 120.000      ; -0.009     ; 3.151      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[17]                       ; clk          ; clk         ; 120.000      ; -0.011     ; 3.149      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[17]                       ; clk          ; clk         ; 120.000      ; -0.012     ; 3.148      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                  ; clk          ; clk         ; 120.000      ; -0.001     ; 3.159      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[1]                        ; clk          ; clk         ; 120.000      ; -0.012     ; 3.148      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[7]                        ; clk          ; clk         ; 120.000      ; -0.009     ; 3.151      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[7]                        ; clk          ; clk         ; 120.000      ; -0.012     ; 3.148      ;
; 116.817 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[3]                  ; clk          ; clk         ; 120.000      ; -0.017     ; 3.143      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[9]        ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]       ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[12]       ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[12]       ; clk          ; clk         ; 120.000      ; -0.005     ; 3.154      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[4]        ; clk          ; clk         ; 120.000      ; -0.018     ; 3.141      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]       ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[16]       ; clk          ; clk         ; 120.000      ; -0.019     ; 3.140      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[11]       ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]       ; clk          ; clk         ; 120.000      ; -0.005     ; 3.154      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[29]       ; clk          ; clk         ; 120.000      ; -0.018     ; 3.141      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[27]       ; clk          ; clk         ; 120.000      ; -0.022     ; 3.137      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[25]       ; clk          ; clk         ; 120.000      ; -0.022     ; 3.137      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]        ; clk          ; clk         ; 120.000      ; -0.005     ; 3.154      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[28]       ; clk          ; clk         ; 120.000      ; -0.018     ; 3.141      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]       ; clk          ; clk         ; 120.000      ; -0.017     ; 3.142      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[30]       ; clk          ; clk         ; 120.000      ; -0.022     ; 3.137      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[30]       ; clk          ; clk         ; 120.000      ; -0.018     ; 3.141      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[15]       ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]        ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[2]              ; clk          ; clk         ; 120.000      ; -0.020     ; 3.139      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                     ; clk          ; clk         ; 120.000      ; 0.007      ; 3.166      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_writeMode_d0[1]              ; clk          ; clk         ; 120.000      ; -0.020     ; 3.139      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                     ; clk          ; clk         ; 120.000      ; 0.004      ; 3.163      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[9]                     ; clk          ; clk         ; 120.000      ; -0.002     ; 3.157      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]      ; clk          ; clk         ; 120.000      ; -0.020     ; 3.139      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_funct_d0[3]                  ; clk          ; clk         ; 120.000      ; -0.015     ; 3.144      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[24]                 ; clk          ; clk         ; 120.000      ; -0.013     ; 3.146      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                    ; clk          ; clk         ; 120.000      ; -0.007     ; 3.152      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                     ; clk          ; clk         ; 120.000      ; 0.006      ; 3.165      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[2]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[3]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[3]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[3]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[4]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[4]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[4]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[5]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[5]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[6]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[6]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[6]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[7]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[8]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[9]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[9]               ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[10]             ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[10]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[10]              ; clk          ; clk         ; 120.000      ; -0.011     ; 3.148      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[11]             ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[11]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[11]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                 ; clk          ; clk         ; 120.000      ; -0.014     ; 3.145      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                 ; clk          ; clk         ; 120.000      ; -0.014     ; 3.145      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[14]             ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[14]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[15]             ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[15]              ; clk          ; clk         ; 120.000      ; -0.010     ; 3.149      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[15]              ; clk          ; clk         ; 120.000      ; -0.010     ; 3.149      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[16]             ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[16]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[16]              ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                 ; clk          ; clk         ; 120.000      ; -0.008     ; 3.151      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                 ; clk          ; clk         ; 120.000      ; -0.006     ; 3.153      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[7]                     ; clk          ; clk         ; 120.000      ; -0.003     ; 3.156      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]      ; clk          ; clk         ; 120.000      ; -0.020     ; 3.139      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[20]                    ; clk          ; clk         ; 120.000      ; -0.002     ; 3.157      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]              ; clk          ; clk         ; 120.000      ; -0.010     ; 3.149      ;
; 116.818 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]              ; clk          ; clk         ; 120.000      ; -0.011     ; 3.148      ;
+---------+-------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.692      ;
; 0.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.781      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.928      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.928      ;
; 0.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.021      ;
; 0.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.032      ;
; 0.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.032      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 0.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.060      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 1.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.155      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_288|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_291|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.979      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.980      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_204|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_207|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_odp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_4f84:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.942      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
; 2.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.953      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                              ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[17]                               ; clk          ; clk         ; 0.000        ; 0.165      ; 2.889      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                               ; clk          ; clk         ; 0.000        ; 0.165      ; 2.889      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                               ; clk          ; clk         ; 0.000        ; 0.165      ; 2.889      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[28]                               ; clk          ; clk         ; 0.000        ; 0.164      ; 2.888      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory_rtl_0_bypass[6] ; clk          ; clk         ; 0.000        ; 0.166      ; 2.890      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[31]                                  ; clk          ; clk         ; 0.000        ; 0.165      ; 2.889      ;
; 2.640 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                                ; clk          ; clk         ; 0.000        ; 0.165      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[27]                               ; clk          ; clk         ; 0.000        ; 0.161      ; 2.886      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[17]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[17]                            ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[18]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[19]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[20]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[23]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[25]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[22]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[28]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[30]                                  ; clk          ; clk         ; 0.000        ; 0.165      ; 2.890      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                               ; clk          ; clk         ; 0.000        ; 0.161      ; 2.886      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[26]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[27]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[29]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[30]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[31]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[21]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[24]                           ; clk          ; clk         ; 0.000        ; 0.164      ; 2.889      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LAST                     ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[1]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[3]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[4]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[5]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[6]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]             ; clk          ; clk         ; 0.000        ; 0.120      ; 2.845      ;
; 2.641 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[17]                                  ; clk          ; clk         ; 0.000        ; 0.165      ; 2.890      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[0]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[1]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[2]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[3]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[4]            ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[5]            ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[6]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[8]            ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[9]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[10]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[11]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[12]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[13]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[14]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[15]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[16]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[17]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[18]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[19]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[20]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[21]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[22]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[23]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[24]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[25]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[26]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[27]           ; clk          ; clk         ; 0.000        ; 0.096      ; 2.822      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[28]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[29]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[30]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[31]           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.830      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[7]            ; clk          ; clk         ; 0.000        ; 0.106      ; 2.832      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[2]             ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[7]             ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[8]             ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[9]             ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[10]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[11]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[12]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[13]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[14]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[15]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[25]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.642 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[26]            ; clk          ; clk         ; 0.000        ; 0.118      ; 2.844      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]                      ; clk          ; clk         ; 0.000        ; 0.177      ; 2.906      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[21]                     ; clk          ; clk         ; 0.000        ; 0.167      ; 2.896      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[21]                     ; clk          ; clk         ; 0.000        ; 0.166      ; 2.895      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.166      ; 2.895      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.166      ; 2.895      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.167      ; 2.896      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[19]                     ; clk          ; clk         ; 0.000        ; 0.167      ; 2.896      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                                   ; clk          ; clk         ; 0.000        ; 0.177      ; 2.906      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[9]                                   ; clk          ; clk         ; 0.000        ; 0.167      ; 2.896      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                                   ; clk          ; clk         ; 0.000        ; 0.176      ; 2.905      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[5]                             ; clk          ; clk         ; 0.000        ; 0.171      ; 2.900      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[14]                            ; clk          ; clk         ; 0.000        ; 0.169      ; 2.898      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                               ; clk          ; clk         ; 0.000        ; 0.166      ; 2.895      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[14]               ; clk          ; clk         ; 0.000        ; 0.168      ; 2.897      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]                            ; clk          ; clk         ; 0.000        ; 0.171      ; 2.900      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]                            ; clk          ; clk         ; 0.000        ; 0.171      ; 2.900      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[23]                            ; clk          ; clk         ; 0.000        ; 0.171      ; 2.900      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[8]                ; clk          ; clk         ; 0.000        ; 0.177      ; 2.906      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[5]                                ; clk          ; clk         ; 0.000        ; 0.173      ; 2.902      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[2]                                ; clk          ; clk         ; 0.000        ; 0.172      ; 2.901      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                                     ; clk          ; clk         ; 0.000        ; 0.175      ; 2.904      ;
; 2.645 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[31]                               ; clk          ; clk         ; 0.000        ; 0.166      ; 2.895      ;
+-------+-------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 236.509 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 17.777 ; 0.111 ; 93.854   ; 0.568   ; 9.440               ;
;  altera_reserved_tck ; 40.472 ; 0.182 ; 93.854   ; 0.568   ; 49.456              ;
;  clk                 ; 22.901 ; 0.111 ; 114.182  ; 2.640   ; 59.631              ;
;  clkIn               ; 17.777 ; 0.160 ; N/A      ; N/A     ; 9.440               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkIn               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_RTS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 11891    ; 0          ; 57         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 11891    ; 0          ; 57         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1050     ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 463      ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1050     ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 463      ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 2091  ; 2091 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 312   ; 312  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------+
; Clock Status Summary                                                ;
+---------------------+---------------------+-----------+-------------+
; Target              ; Clock               ; Type      ; Status      ;
+---------------------+---------------------+-----------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base      ; Constrained ;
; clkIn               ; clkIn               ; Base      ; Constrained ;
; clk|q               ; clk                 ; Generated ; Constrained ;
+---------------------+---------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Aug  2 22:31:11 2018
Info: Command: quartus_sta MIPSProcessor -c MIPSProcessor
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPSProcessor.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.777               0.000 clkIn 
    Info (332119):    22.901               0.000 clk 
    Info (332119):    40.472               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.217               0.000 clk 
    Info (332119):     0.381               0.000 clkIn 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 93.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.854               0.000 altera_reserved_tck 
    Info (332119):   114.182               0.000 clk 
Info (332146): Worst-case removal slack is 1.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.215               0.000 altera_reserved_tck 
    Info (332119):     4.985               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.759               0.000 clkIn 
    Info (332119):    49.563               0.000 altera_reserved_tck 
    Info (332119):    59.653               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 232.994 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 18.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.014               0.000 clkIn 
    Info (332119):    32.251               0.000 clk 
    Info (332119):    41.241               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 clk 
    Info (332119):     0.333               0.000 clkIn 
    Info (332119):     0.355               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 94.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.387               0.000 altera_reserved_tck 
    Info (332119):   114.744               0.000 clk 
Info (332146): Worst-case removal slack is 1.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.121               0.000 altera_reserved_tck 
    Info (332119):     4.418               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.779               0.000 clkIn 
    Info (332119):    49.487               0.000 altera_reserved_tck 
    Info (332119):    59.631               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 233.605 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 18.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.910               0.000 clkIn 
    Info (332119):    45.469               0.000 altera_reserved_tck 
    Info (332119):    71.325               0.000 clk 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.111               0.000 clk 
    Info (332119):     0.160               0.000 clkIn 
    Info (332119):     0.182               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 96.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.687               0.000 altera_reserved_tck 
    Info (332119):   116.816               0.000 clk 
Info (332146): Worst-case removal slack is 0.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.568               0.000 altera_reserved_tck 
    Info (332119):     2.640               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.440               0.000 clkIn 
    Info (332119):    49.456               0.000 altera_reserved_tck 
    Info (332119):    59.706               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 236.509 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1067 megabytes
    Info: Processing ended: Thu Aug  2 22:31:19 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


