
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version G-2012.06-SP2 for RHEL64 -- Aug 31, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
set design VMSeq
VMSeq
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM 			 /home/mohamed/Desktop/mips "
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/mohamed/Desktop/mips 
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
1
read_file -format verilog  ../rtl/FullAdder.v
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Loading db file '/usr/synopsys/Design_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/Design_Compiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_ss0p95vn40c'
  Loading link library 'gtech'
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/FullAdder.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/FullAdder.v
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/FullAdder.db:FullAdder'
Loaded 1 design.
Current design is 'FullAdder'.
FullAdder
read_file -format verilog  ../rtl/CRAdder.v
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder.v
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder.db:CRAdder'
Loaded 1 design.
Current design is 'CRAdder'.
CRAdder
read_file -format verilog  ../rtl/CRAdder_64.v
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder_64.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder_64.v
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/CRAdder_64.db:CRAdder_64'
Loaded 1 design.
Current design is 'CRAdder_64'.
CRAdder_64
read_file -format verilog  ../rtl/regN.v
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/regN.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/regN.v

Inferred memory devices in process
	in routine regN line 12 in file
		'/home/ahesham/Desktop/phase2/verilog multiplier/rtl/regN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/regN.db:regN'
Loaded 1 design.
Current design is 'regN'.
regN
read_file -format verilog  ../rtl/VM.v
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/VM.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/VM.v
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/VM.db:VM'
Loaded 1 design.
Current design is 'VM'.
VM
read_file -format verilog  ../rtl/VMSeq.v
Loading verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/VMSeq.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ahesham/Desktop/phase2/verilog multiplier/rtl/VMSeq.v
Presto compilation completed successfully.
Current design is now '/home/ahesham/Desktop/phase2/verilog multiplier/rtl/VMSeq.db:VMSeq'
Loaded 1 design.
Current design is 'VMSeq'.
VMSeq
analyze -library work -format verilog ../rtl/FullAdder.v
Running PRESTO HDLC
Compiling source file ../rtl/FullAdder.v
Presto compilation completed successfully.
1
analyze -library work -format verilog ../rtl/CRAdder.v
Running PRESTO HDLC
Compiling source file ../rtl/CRAdder.v
Presto compilation completed successfully.
1
analyze -library work -format verilog ../rtl/CRAdder_64.v
Running PRESTO HDLC
Compiling source file ../rtl/CRAdder_64.v
Presto compilation completed successfully.
1
analyze -library work -format verilog ../rtl/regN.v
Running PRESTO HDLC
Compiling source file ../rtl/regN.v
Presto compilation completed successfully.
1
analyze -library work -format verilog ../rtl/VM.v
Running PRESTO HDLC
Compiling source file ../rtl/VM.v
Presto compilation completed successfully.
1
analyze -library work -format verilog ../rtl/VMSeq.v
Running PRESTO HDLC
Compiling source file ../rtl/VMSeq.v
Presto compilation completed successfully.
1
elaborate $design -lib work
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'VMSeq'.
Information: Building the design 'regN' instantiated from design 'VMSeq' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine regN_N32 line 12 in file
		'../rtl/regN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'regN' instantiated from design 'VMSeq' with
	the parameters "64". (HDL-193)

Inferred memory devices in process
	in routine regN_N64 line 12 in file
		'../rtl/regN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design 
Current design is 'VMSeq'.
{VMSeq}
check_design
 
****************************************
check_design summary:
Version:     G-2012.06-SP2
Date:        Sun Jan  1 19:37:13 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                             134
    Connected to power or ground (LINT-32)                        131
    Nets connected to multiple pins on same cell (LINT-33)          3

Nets                                                                6
    Unloaded nets (LINT-2)                                          6
--------------------------------------------------------------------------------

Warning: In design 'VMSeq', net 'multiplier/overflowC' driven by pin 'multiplier/CRAddResult/overflow' has no loads. (LINT-2)
Warning: In design 'VMSeq', net 'multiplier/coutC' driven by pin 'multiplier/CRAddResult/cout' has no loads. (LINT-2)
Warning: In design 'VMSeq', net 'multiplier/overflowB' driven by pin 'multiplier/CRAddB/overflow' has no loads. (LINT-2)
Warning: In design 'VMSeq', net 'multiplier/coutB' driven by pin 'multiplier/CRAddB/cout' has no loads. (LINT-2)
Warning: In design 'VMSeq', net 'multiplier/overflowA' driven by pin 'multiplier/CRAddA/overflow' has no loads. (LINT-2)
Warning: In design 'VMSeq', net 'multiplier/coutA' driven by pin 'multiplier/CRAddA/cout' has no loads. (LINT-2)
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[31]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[30]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[29]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[28]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[27]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[26]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[25]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[24]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[23]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[22]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[21]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[20]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[19]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[18]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[17]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[16]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[15]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[14]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[13]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[12]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[11]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[10]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[9]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[8]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[7]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[6]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[5]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[3]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[2]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[1]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 1. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[31]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[30]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[29]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[28]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[27]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[26]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[25]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[24]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[23]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[22]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[21]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[20]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[19]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[18]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[17]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[16]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[15]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[14]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[13]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[12]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[11]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[10]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[9]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[8]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[7]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[6]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[5]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[3]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[2]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[1]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 1. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[63]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[62]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[61]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[60]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[59]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[58]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[57]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[56]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[55]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[54]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[53]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[52]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[51]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[50]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[49]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[48]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[47]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[46]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[45]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[44]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[43]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[42]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[41]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[40]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[39]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[38]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[37]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[36]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[35]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[34]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[33]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[32]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[31]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[30]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[29]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[28]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[27]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[26]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[25]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[24]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[23]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[22]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[21]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[20]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[19]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[18]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[17]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[16]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[15]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[14]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[13]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[12]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[11]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[10]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[9]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[8]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[7]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[6]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[5]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[4]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[3]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[2]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[1]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[0]' is connected to logic 0. 
Warning: In design 'VM', a pin on submodule 'CRAddResult' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cin' is connected to logic 1. 
Warning: In design 'VM', the same net is connected to more than one pin on submodule 'CRAddA'. (LINT-33)
   Net '*Logic0*' is connected to pins 'b[31]', 'b[30]'', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]', 'b[15]', 'b[14]', 'b[13]', 'b[12]', 'b[11]', 'b[10]', 'b[9]', 'b[8]', 'b[7]', 'b[6]', 'b[5]', 'b[4]', 'b[3]', 'b[2]', 'b[1]', 'b[0]'.
Warning: In design 'VM', the same net is connected to more than one pin on submodule 'CRAddB'. (LINT-33)
   Net '*Logic0*' is connected to pins 'b[31]', 'b[30]'', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]', 'b[15]', 'b[14]', 'b[13]', 'b[12]', 'b[11]', 'b[10]', 'b[9]', 'b[8]', 'b[7]', 'b[6]', 'b[5]', 'b[4]', 'b[3]', 'b[2]', 'b[1]', 'b[0]'.
Warning: In design 'VM', the same net is connected to more than one pin on submodule 'CRAddResult'. (LINT-33)
   Net '*Logic0*' is connected to pins 'b[63]', 'b[62]'', 'b[61]', 'b[60]', 'b[59]', 'b[58]', 'b[57]', 'b[56]', 'b[55]', 'b[54]', 'b[53]', 'b[52]', 'b[51]', 'b[50]', 'b[49]', 'b[48]', 'b[47]', 'b[46]', 'b[45]', 'b[44]', 'b[43]', 'b[42]', 'b[41]', 'b[40]', 'b[39]', 'b[38]', 'b[37]', 'b[36]', 'b[35]', 'b[34]', 'b[33]', 'b[32]', 'b[31]', 'b[30]', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]', 'b[15]', 'b[14]', 'b[13]', 'b[12]', 'b[11]', 'b[10]', 'b[9]', 'b[8]', 'b[7]', 'b[6]', 'b[5]', 'b[4]', 'b[3]', 'b[2]', 'b[1]', 'b[0]'.
1
source ./cons/cons.tcl
1
link

  Linking design 'VMSeq'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/ahesham/Desktop/phase2/verilog multiplier/syn/VMSeq.db, etc
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

1
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 140 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'regN_N64'
  Processing 'FullAdder_0'
  Processing 'CRAdder_64'
  Processing 'CRAdder_0'
  Processing 'VM'
  Processing 'regN_N32_0'
  Processing 'VMSeq'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'VM_DW02_mult_0'
  Processing 'VM_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    7683.9      0.00       0.0       0.0                          
    0:00:07    7683.9      0.00       0.0       0.0                          
    0:00:07    7683.9      0.00       0.0       0.0                          
    0:00:07    7683.9      0.00       0.0       0.0                          
    0:00:07    7683.9      0.00       0.0       0.0                          
    0:00:07    7683.9      0.00       0.0       0.0                          
    0:00:07    7125.9      0.00       0.0       0.0                          
    0:00:07    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7124.8      0.00       0.0       0.0                          
    0:00:08    7056.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    7056.7      0.00       0.0       0.0                          
    0:00:08    7056.7      0.00       0.0       0.0                          
    0:00:08    7056.7      0.00       0.0       0.0                          
    0:00:09    7036.8      0.00       0.0       0.0                          
    0:00:09    7026.9      0.00       0.0       0.0                          
    0:00:09    7025.9      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.8      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
    0:00:09    7024.5      0.00       0.0       0.0                          
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'

  Optimization Complete
  ---------------------
1
report_area > ./report/synth_area.rpt
report_cell > ./report/synth_cells.rpt
report_qor  > ./report/synth_qor.rpt
report_resources > ./report/synth_resources.rpt
report_timing -max_paths 10 > ./report/synth_timing.rpt
report_power > ./report/total_power.rpt
write_sdc  output/${design}.sdc 
1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
Warning: In the design VM_DW01_add_0, net 'A[30]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[29]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[28]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[27]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[26]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[25]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[24]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[23]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[22]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[21]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[20]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[19]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[18]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[17]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[16]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[15]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
1
change_names -rule verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design VM_DW01_add_0, net 'A[30]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[29]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[28]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[27]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[26]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[25]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[24]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[23]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[22]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[21]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[20]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[19]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[18]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[17]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[16]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[15]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design VM_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
write -hierarchy -format verilog -output output/${design}.v 
Writing verilog file '/home/ahesham/Desktop/phase2/verilog multiplier/syn/output/VMSeq.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -f ddc -hierarchy -output output/${design}.ddc   
Writing ddc file 'output/VMSeq.ddc'.
1
exit

Memory usage for main task 174 Mbytes.
Memory usage for this session 174 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).

Thank you...
