<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Software Manager &mdash; Minimal NDK Application Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../../../../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../../../../../../../../_static/css/theme_overrides.css" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../../../../../" id="documentation_options" src="../../../../../../../../_static/documentation_options.js"></script>
        <script src="../../../../../../../../_static/jquery.js"></script>
        <script src="../../../../../../../../_static/underscore.js"></script>
        <script src="../../../../../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../../../../../_static/doctools.js"></script>
        <script src="../../../../../../../../_static/sphinx_highlight.js"></script>
    <script src="../../../../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../../../search.html" />
    <link rel="next" title="Debug Tools" href="../../../../../../../debug.html" />
    <link rel="prev" title="Transaction buffer" href="../pcie_trans_buffer/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../../../../index.html" class="icon icon-home">
            Minimal NDK Application Docs
          </a>
              <div class="version">
                Git branch: devel, <br> Git hash: 4a862f9a
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/intel/readme.html">NDK architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/intel/readme.html#build-system">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../readme.html#provided-dma-configurations">Provided DMA configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../readme.html#subcomponents">Subcomponents</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="../../../rx/readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4 current"><a class="reference internal" href="../../readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../../../../index.html">Minimal NDK Application Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../readme.html">DMA Calypte</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">TX DMA Calypte</a></li>
      <li class="breadcrumb-item active">Software Manager</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../../../../_sources/ofm_doc/comp/dma/dma_calypte/comp/tx/comp/software_manager/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="software-manager">
<span id="tx-dma-sw-manager"></span><h1>Software Manager<a class="headerlink" href="#software-manager" title="Permalink to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-tx_dma_sw_manager">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">TX_DMA_SW_MANAGER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-tx_dma_sw_manager" title="Permalink to this definition"></a></dt>
<dd><p>This component provides control interface for TX DMA Calypte controller. It contains MI
configuration registers which allows acces from the SW to control some behavior of the controller
or to read status information. Each channel has its own set of registers. The component serves as
a master when start/stop of a specific channel needs to be done. When start/stop of multiple
channels is requested, the channels are started/stopped one after anoter, not all at once.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_sw_manager-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>Traget device</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_sw_manager-channels"><td><p>CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Total number of DMA Channels within this DMA Endpoint</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_sw_manager-recv_pkt_cnt_width"><td><p>RECV_PKT_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Actual width of packet and byte counters</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_sw_manager-recv_bts_cnt_width"><td><p>RECV_BTS_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_sw_manager-disc_pkt_cnt_width"><td><p>DISC_PKT_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_sw_manager-disc_bts_cnt_width"><td><p>DISC_BTS_CNT_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_sw_manager-data_pointer_width"><td><p>DATA_POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>14</p></td>
<td><p>Width of the pointer to data and DMA header buffers
signify depth of the internal buffers in the CHANNEL_CORE</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_sw_manager-dma_hdr_pointer_width"><td><p>DMA_HDR_POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>9</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_sw_manager-pkt_size_max"><td><p>PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><ul class="simple">
<li><p>Maximum size of a packet (in bytes)</p></li>
<li><p>Defines width of Packet length signals.</p></li>
</ul>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_sw_manager-mi_width"><td><p>MI_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Width of MI bus</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MI interface for SW access</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_WIDTH/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Input packet discart/sent counter interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-pkt_sent_chan"><td><p>PKT_SENT_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-pkt_sent_inc"><td><p>PKT_SENT_INC</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-pkt_sent_bytes"><td><p>PKT_SENT_BYTES</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-pkt_discard_chan"><td><p>PKT_DISCARD_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-pkt_discard_inc"><td><p>PKT_DISCARD_INC</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-pkt_discard_bytes"><td><p>PKT_DISCARD_BYTES</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Channel status interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-start_req_chan"><td><p>START_REQ_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-start_req_vld"><td><p>START_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-start_req_ack"><td><p>START_REQ_ACK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-stop_req_chan"><td><p>STOP_REQ_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-stop_req_vld"><td><p>STOP_REQ_VLD</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-stop_req_ack"><td><p>STOP_REQ_ACK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-enabled_chan"><td><p>ENABLED_CHAN</p></td>
<td><p>std_logic_vector(CHANNELS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>general vector of all channels with their activity</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-hdp_wr_chan"><td><p>HDP_WR_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Hardware pointers writing interface</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-hdp_wr_data"><td><p>HDP_WR_DATA</p></td>
<td><p>std_logic_vector(DATA_POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-hdp_wr_en"><td><p>HDP_WR_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-hhp_wr_chan"><td><p>HHP_WR_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_sw_manager-hhp_wr_data"><td><p>HHP_WR_DATA</p></td>
<td><p>std_logic_vector(DMA_HDR_POINTER_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_sw_manager-hhp_wr_en"><td><p>HHP_WR_EN</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="general-components">
<h2>General components<a class="headerlink" href="#general-components" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../../../../../mi_tools/pipe/readme.html#mi-pipe"><span class="std std-ref">MI Pipe</span></a></p></li>
<li><p><a class="reference internal" href="../../../../../../base/mem/np_lutram/readme.html#np-lutram"><span class="std std-ref">NP LUT RAM</span></a></p></li>
<li><p><a class="reference internal" href="../../../../../../base/logic/cnt_multi_memx/readme.html#cnt-multi-memx"><span class="std std-ref">Multi MEMx Counter</span></a></p></li>
<li><p><a class="reference internal" href="../../../../../../base/dsp/dsp_comparator/readme.html#dsp-comparator"><span class="std std-ref">DSP Comparator</span></a></p></li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../pcie_trans_buffer/readme.html" class="btn btn-neutral float-left" title="Transaction buffer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../../../../../debug.html" class="btn btn-neutral float-right" title="Debug Tools" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>