
*** Running vivado
    with args -log PF_Processor.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PF_Processor.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PF_Processor.tcl -notrace
Command: synth_design -top PF_Processor -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -49 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 263.570 ; gain = 87.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PF_Processor' [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:22]
	Parameter READY bound to: 8'b00000100 
	Parameter EMPTY bound to: 8'b00001000 
	Parameter FULL bound to: 8'b00001001 
	Parameter PUSH bound to: 8'b00001010 
	Parameter POP bound to: 8'b00001011 
	Parameter PEEK bound to: 8'b00001100 
	Parameter AND bound to: 8'b00010000 
	Parameter OR bound to: 8'b00010001 
	Parameter NOT bound to: 8'b00010010 
	Parameter XOR bound to: 8'b00010011 
	Parameter ADD bound to: 8'b00100000 
	Parameter SUB bound to: 8'b00100001 
	Parameter INC bound to: 8'b00100010 
	Parameter MULT bound to: 8'b00100011 
	Parameter MOD bound to: 8'b00100100 
	Parameter TRUE bound to: 8'b00000001 
	Parameter FALSE bound to: 8'b00000010 
INFO: [Synth 8-638] synthesizing module 'seg7dec' [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:311]
INFO: [Synth 8-256] done synthesizing module 'seg7dec' (1#1) [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:109]
WARNING: [Synth 8-3848] Net clk_wire2 in module/entity PF_Processor does not have driver. [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-256] done synthesizing module 'PF_Processor' (2#1) [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/sources_1/new/main.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 324.590 ; gain = 148.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 324.590 ; gain = 148.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/constrs_1/new/main.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/constrs_1/new/main.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab12/Lab12.srcs/constrs_1/new/main.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 626.344 ; gain = 0.000
