m255
K3
13
cModel Technology
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Exams\Midterm\Pt 2\Pt D
vALU16bitAlways
!s100 IZ:OzGgPMZCEjR^^_EIY42
IhSl:h55J6KKVU^AEK7[b00
VIQZhiQWC`@5Nm@GWdU4Mk0
dC:\Documents and Settings\carlos.lazo\Desktop\ELDP\UNIV\Classes\ECE 574 - Verilog Modeling and Synthesis\Exams\Midterm\Pt 2\Pt E
w1268182541
8C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 2/Pt E/ALU16bitAlways.v
FC:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 2/Pt E/ALU16bitAlways.v
L0 10
OV;L;6.5b;42
r1
!s85 0
31
!s101 -O0
!s102 -nocovercells
o-work work -nocovercells -O0
n@a@l@u16bit@always
