[{"DBLP title": "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms.", "DBLP authors": ["Liang Feng", "Jieru Zhao", "Tingyuan Liang", "Sharad Sinha", "Wei Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis.", "DBLP authors": ["Hsuan Hsiao", "Jason Anderson"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms.", "DBLP authors": ["Junnan Shan", "Mario R. Casu", "Jordi Cortadella", "Luciano Lavagno", "Mihai T. Lazarescu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Flat Timing-Driven Placement Flow for Modern FPGAs.", "DBLP authors": ["Timothy Martin", "Dani Maarouf", "Ziad Abuowaimer", "Abeer Alhyari", "Gary Gr\u00e9wal", "Shawki Areibi"], "year": 2019, "MAG papers": [{"PaperTitle": "a flat timing driven placement flow for modern fpgas", "PaperId": 2945806107, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2897023845, 2897177488, 2539369520, 2771191544, 2099677557, 2000216624]}], "source": "MAG"}, {"DBLP title": "Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search.", "DBLP authors": ["Weiwen Jiang", "Xinyi Zhang", "Edwin Hsing-Mean Sha", "Lei Yang", "Qingfeng Zhuge", "Yiyu Shi", "Jingtong Hu"], "year": 2019, "MAG papers": [{"PaperTitle": "accuracy vs efficiency achieving both through fpga implementation aware neural architecture search", "PaperId": 2911884654, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2946065356, 2890397409, 2806423254, 2806476625, 2043910555, 2112093511, 2149874961]}], "source": "MAG"}, {"DBLP title": "CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators.", "DBLP authors": ["Muhammad Abdullah Hanif", "Faiq Khalid", "Muhammad Shafique"], "year": 2019, "MAG papers": [{"PaperTitle": "cann curable approximations for high performance deep neural network accelerators", "PaperId": 2944933750, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2563286233, 2760124811, 2129844705]}], "source": "MAG"}, {"DBLP title": "Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing.", "DBLP authors": ["Sugil Lee", "Hyeon Uk Sim", "Jooyeon Choi", "Jongeun Lee"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ARGA: Approximate Reuse for GPGPU Acceleration.", "DBLP authors": ["Daniel Peroni", "Mohsen Imani", "Hamid Nejatollahi", "Nikil D. Dutt", "Tajana Rosing"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines.", "DBLP authors": ["Hamid Tabani", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla", "Guillem Bernat"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees.", "DBLP authors": ["Debayan Roy", "Wanli Chang", "Sanjoy K. Mitter", "Samarjit Chakraborty"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Dynamic Switching Speed Reconfiguration for Engine Performance Optimization.", "DBLP authors": ["Chao Peng", "Yecheng Zhao", "Haibo Zeng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation.", "DBLP authors": ["He Zhou", "Sunil P. Khatri", "Jiang Hu", "Frank Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.", "DBLP authors": ["Trong Huynh Bao", "Anabela Veloso", "Sushil Sakhare", "Philippe Matagne", "Julien Ryckaert", "Manu Perumkunnil", "Davide Crotti", "Farrukh Yasin", "Alessio Spessot", "Arnaud Furnemont", "Gouri Sankar Kar", "Anda Mocuta"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "LL-PCM: Low-Latency Phase Change Memory Architecture.", "DBLP authors": ["Nam Sung Kim", "Choungki Song", "Woo Young Cho", "Jian Huang", "Myoungsoo Jung"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "What does Vibration do to Your SSD?", "DBLP authors": ["Janki Bhimani", "Tirthak Patel", "Ningfang Mi", "Devesh Tiwari"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing.", "DBLP authors": ["Leilai Shao", "Sicheng Li", "Ting Lei", "Tsung-Ching Huang", "Raymond G. Beausoleil", "Zhenan Bao", "Kwang-Ting Cheng"], "year": 2019, "MAG papers": [{"PaperTitle": "ultra thin skin electronics for high quality and continuous skin sensor silicon interfacing", "PaperId": 2946320323, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2611507969, 2488907696, 1974748586, 2305466748, 2948416234, 2095693262, 2240476537]}], "source": "MAG"}, {"DBLP title": "Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits.", "DBLP authors": ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "year": 2019, "MAG papers": [{"PaperTitle": "enabling high dimensional bayesian optimization for efficient failure detection of analog and mixed signal circuits", "PaperId": 2945579250, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2809398704, 2582522661, 2139093703]}], "source": "MAG"}, {"DBLP title": "High Performance Graph Convolutional Networks with Applications in Testability Analysis.", "DBLP authors": ["Yuzhe Ma", "Haoxing Ren", "Brucek Khailany", "Harbinder Sikka", "Lijuan Luo", "Karthikeyan Natarajan", "Bei Yu"], "year": 2019, "MAG papers": [{"PaperTitle": "high performance graph convolutional networks with applications in testability analysis", "PaperId": 2945759188, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2744220576, 2945325742, 1998997958, 2945953942, 2944826604, 2088671386, 1965368940]}], "source": "MAG"}, {"DBLP title": "MRLoc: Mitigating Row-hammering based on memory Locality.", "DBLP authors": ["Jung Min You", "Joon-Sung Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "System-level hardware failure prediction using deep learning.", "DBLP authors": ["Xiaoyi Sun", "Krishnendu Chakrabarty", "Ruirui Huang", "Yiquan Chen", "Bing Zhao", "Hai Cao", "Yinhe Han", "Xiaoyao Liang", "Li Jiang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enabling Practical Processing in and near Memory for Data-Intensive Computing.", "DBLP authors": ["Onur Mutlu", "Saugata Ghose", "Juan G\u00f3mez-Luna", "Rachata Ausavarungnirun"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems.", "DBLP authors": ["Nam Sung Kim", "Pankaj Mehra"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs.", "DBLP authors": ["Ning Lin", "Hang Lu", "Xin Wei", "Xiaowei Li"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures.", "DBLP authors": ["Seokwon Kang", "Yongseung Yu", "Jiho Kim", "Yongjun Park"], "year": 2019, "MAG papers": [{"PaperTitle": "gate a generalized dataflow level approximation tuning engine for data parallel architectures", "PaperId": 2945876280, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2130560690, 2945676059, 2946137276, 2097352011]}], "source": "MAG"}, {"DBLP title": "LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications.", "DBLP authors": ["Yu-Chuan Chang", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Yen-Yu Lin", "Tei-Wei Kuo"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficient State Retention through Paged Memory Management for Reactive Transient Computing.", "DBLP authors": ["Sivert T. Sliper", "Domenico Balsamo", "Nikos Nikoleris", "William Wang", "Alex S. Weddell", "Geoff V. Merrett"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning.", "DBLP authors": ["Gagandeep Singh", "Juan G\u00f3mez-Luna", "Giovanni Mariani", "Geraldo F. Oliveira", "Stefano Corda", "Sander Stuijk", "Onur Mutlu", "Henk Corporaal"], "year": 2019, "MAG papers": [{"PaperTitle": "napel near memory computing application performance prediction via ensemble learning", "PaperId": 2946037574, "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2896161005, 2943887980, 2120361757, 2946749888, 2898053354, 2072247655, 2160510735, 1980371435]}], "source": "MAG"}, {"DBLP title": "DREDGE: Dynamic Repartitioning during Dynamic Graph Execution.", "DBLP authors": ["Andrew McCrabb", "Eric Winsor", "Valeria Bertacco"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ROC: DRAM-based Processing with Reduced Operation Cycles.", "DBLP authors": ["Xin Xin", "Youtao Zhang", "Jun Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge.", "DBLP authors": ["Chih-Cheng Chang", "Ming-Hung Wu", "Jia-Wei Lin", "Chun-Hsien Li", "Vivek Parmar", "Heng-Yuan Lee", "Jeng-Hua Wei", "Shyh-Shyuan Sheu", "Manan Suri", "Tian-Sheuan Chang", "Tuo-Hung Hou"], "year": 2019, "MAG papers": [{"PaperTitle": "nv bnn an accurate deep convolutional neural network based on binary stt mram for adaptive ai edge", "PaperId": 2945639226, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null, null, null], "Authors": [2668763573, 2947888984, 2947652782, 2947761359, 2224223091, 2119957580, 2946872052, 2156926960, 2126936308, 2143435781, 2946967485]}], "source": "MAG"}, {"DBLP title": "No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance.", "DBLP authors": ["Fan Yang", "Youyou Lu", "Youmin Chen", "Haiyu Mao", "Jiwu Shu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "In-process Memory Isolation Using Hardware Watchpoint.", "DBLP authors": ["Jinsoo Jang", "Brent ByungHoon Kang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses.", "DBLP authors": ["Liang Liu", "Rujia Wang", "Youtao Zhang", "Jun Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "RansomBlocker: a Low-Overhead Ransomware-Proof SSD.", "DBLP authors": ["Jisung Park", "Youngdon Jung", "Jonghoon Won", "Minji Kang", "Sungjin Lee", "Jihong Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources.", "DBLP authors": ["Zimeng Zhou", "Chenchen Fu", "Chun Jason Xue", "Song Han"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems.", "DBLP authors": ["Marco Widmer", "Andrea Bonetti", "Andreas Burg"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading.", "DBLP authors": ["Yajuan Du", "Yao Zhou", "Meng Zhang", "Wei Liu", "Shengwu Xiong"], "year": 2019, "MAG papers": [{"PaperTitle": "adapting layer rbers variations of 3d flash memories via multi granularity progressive ldpc reading", "PaperId": 2945857688, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2757003774, 2945287207, 2943107196, 2943773415, 2945924105]}], "source": "MAG"}, {"DBLP title": "A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems.", "DBLP authors": ["Siva Satyendra Sahoo", "Bharadwaj Veeravalli", "Akash Kumar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "PRIMAL: Power Inference using Machine Learning.", "DBLP authors": ["Yuan Zhou", "Haoxing Ren", "Yanqing Zhang", "Ben Keller", "Brucek Khailany", "Zhiru Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits.", "DBLP authors": ["Ilaria Scarabottolo", "Giovanni Ansaloni", "George A. Constantinides", "Laura Pozzi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores.", "DBLP authors": ["Martin Rapp", "Sami Salamin", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "J\u00f6rg Henkel"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling.", "DBLP authors": ["Payman Behnam", "Mahdi Nazm Bojnordi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs.", "DBLP authors": ["Sayak Ray", "Nishant Ghosh", "Ramya Jayaram Masti", "Arun K. Kanuparthi", "Jason M. Fung"], "year": 2019, "MAG papers": [{"PaperTitle": "formal verification of security critical hardware firmware interactions in commercial socs", "PaperId": 2944996731, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2131086824, 2945605996, 2946452916, 2532248676, 2498533796]}], "source": "MAG"}, {"DBLP title": "In Hardware We Trust: Gains and Pains of Hardware-assisted Security.", "DBLP authors": ["Lejla Batina", "Patrick Jauernig", "Nele Mentens", "Ahmad-Reza Sadeghi", "Emmanuel Stapf"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Protecting RISC-V against Side-Channel Attacks.", "DBLP authors": ["Elke De Mulder", "Samatha Gummalla", "Michael Hutter"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ANN Based Admission Control for On-Chip Networks.", "DBLP authors": ["Boqian Wang", "Zhonghai Lu", "Shenggang Chen"], "year": 2019, "MAG papers": [{"PaperTitle": "ann based admission control for on chip networks", "PaperId": 2945721655, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2945837093, 2153808338, 2946763701]}], "source": "MAG"}, {"DBLP title": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "DBLP authors": ["Hao Zheng", "Ahmed Louri"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "DBLP authors": ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Sparse 3-D NoCs with Inductive Coupling.", "DBLP authors": ["Michihiro Koibuchi", "Lambert Leong", "Tomohiro Totoki", "Naoya Niwa", "Hiroki Matsutani", "Hideharu Amano", "Henri Casanova"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs.", "DBLP authors": ["Peng Wang", "Sobhan Niknam", "Sheng Ma", "Zhiying Wang", "Todor P. Stefanov"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Effect of Distributed Directories in Mesh Interconnects.", "DBLP authors": ["Marcos Horro", "Mahmut T. Kandemir", "Louis-No\u00ebl Pouchet", "Gabriel Rodr\u00edguez", "Juan Touri\u00f1o"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing.", "DBLP authors": ["Mohsen Imani", "Justin Morris", "John Messerly", "Helen Shu", "Yaobang Deng", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperTitle": "bric locality based encoding for energy efficient brain inspired hyperdimensional computing", "PaperId": 2946584982, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2240251401, 2945700524, 2946452184, 2946730381, 2946753174, 1977760478]}], "source": "MAG"}, {"DBLP title": "Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks.", "DBLP authors": ["Seongsik Park", "Sei Joon Kim", "Hyeokjun Choe", "Sungroh Yoon"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology.", "DBLP authors": ["Kangjun Bai", "Qiyuan An", "Yang Yi"], "year": 2019, "MAG papers": [{"PaperTitle": "deep dfr a memristive deep delayed feedback reservoir computing system with hybrid neural network topology", "PaperId": 2946347869, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2802781679, 2946782665, 2400939308]}], "source": "MAG"}, {"DBLP title": "A Fault-Tolerant Neural Network Architecture.", "DBLP authors": ["Tao Liu", "Wujie Wen", "Lei Jiang", "Yanzhi Wang", "Chengmo Yang", "Gang Quan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM.", "DBLP authors": ["Zhenhua Zhu", "Hanbo Sun", "Yujun Lin", "Guohao Dai", "Lixue Xia", "Song Han", "Yu Wang", "Huazhong Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping.", "DBLP authors": ["Zhezhi He", "Jie Lin", "Rickard Ewetz", "Jiann-Shiun Yuan", "Deliang Fan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Novel Covert Channel Attack Using Memory Encryption Engine Cache.", "DBLP authors": ["Youngkwang Han", "John Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES.", "DBLP authors": ["Zhenghong Jiang", "Hanchen Jin", "G. Edward Suh", "Zhiru Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation.", "DBLP authors": ["Khaled N. Khasawneh", "Esmaeil Mohammadian Koruyeh", "Chengyu Song", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks.", "DBLP authors": ["Jacob Fustos", "Farzad Farshchi", "Heechul Yun"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack.", "DBLP authors": ["Daimeng Wang", "Zhiyun Qian", "Nael B. Abu-Ghazaleh", "Srikanth V. Krishnamurthy"], "year": 2019, "MAG papers": [{"PaperTitle": "papp prefetcher aware prime and probe side channel attack", "PaperId": 2945453534, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2944921899, 2306560551, 718138408, 2133578551]}], "source": "MAG"}, {"DBLP title": "HardScope: Hardening Embedded Systems Against Data-Oriented Attacks.", "DBLP authors": ["Thomas Nyman", "Ghada Dessouky", "Shaza Zeitouni", "Aaro Lehikoinen", "Andrew Paverd", "N. Asokan", "Ahmad-Reza Sadeghi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis.", "DBLP authors": ["Shuhan Zhang", "Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng", "Xiangdong Hu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models.", "DBLP authors": ["Mohamed Baker Alawieh", "Sinead A. Williamson", "David Z. Pan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout.", "DBLP authors": ["Biying Xu", "Yibo Lin", "Xiyuan Tang", "Shaolan Li", "Linxiao Shen", "Nan Sun", "David Z. Pan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing.", "DBLP authors": ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits.", "DBLP authors": ["Charalampos Antoniadis", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation.", "DBLP authors": ["Sara Divanbeigi", "Evan Aditya", "Zhongpin Wang", "Markus Olbrich"], "year": 2019, "MAG papers": [{"PaperTitle": "enabling complex stimuli in accelerated mixed signal simulation", "PaperId": 2945519173, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2822775391, 2945110691, 2946509428, 2110683893]}], "source": "MAG"}, {"DBLP title": "Scalable Generic Logic Synthesis: One Approach to Rule Them All.", "DBLP authors": ["Heinz Riener", "Eleonora Testa", "Winston Haaswijk", "Alan Mishchenko", "Luca Amar\u00f9", "Giovanni De Micheli", "Mathias Soeken"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Comprehensive Search for ECO Rectification Using Symbolic Sampling.", "DBLP authors": ["Victor N. Kravets", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines.", "DBLP authors": ["Niels Gleinig", "Frances Ann Hubis", "Torsten Hoefler"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis.", "DBLP authors": ["Hao Chen", "Shao-Chun Hung", "Jie-Hong R. Jiang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.", "DBLP authors": ["Eleonora Testa", "Mathias Soeken", "Luca Amar\u00f9", "Giovanni De Micheli"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SMatch: Structural Matching for Fast Resynthesis in FPGAs.", "DBLP authors": ["Rafael Trapani Possignolo", "Jose Renau"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.", "DBLP authors": ["Tutu Ajayi", "Vidya A. Chhabria", "Mateus Foga\u00e7a", "Soheil Hashemi", "Abdelrahman Hosny", "Andrew B. Kahng", "Minsoo Kim", "Jeongsup Lee", "Uday Mallappa", "Marina Neseem", "Geraldo Pradipta", "Sherief Reda", "Mehdi Saligane", "Sachin S. Sapatnekar", "Carl Sechen", "Mohamed Shalan", "William Swartz", "Lutong Wang", "Zhehong Wang", "Mingyu Woo", "Bangqi Xu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ALIGN: Open-Source Analog Layout Automation from the Ground Up.", "DBLP authors": ["Kishor Kunal", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Sachin S. Sapatnekar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Essential Building Blocks for Creating an Open-source EDA Project.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Guannan Guo", "Martin D. F. Wong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment.", "DBLP authors": ["Huiyu Mo", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Hong Liu", "Wenjing Hu", "Yao Wang", "Shaojun Wei"], "year": 2019, "MAG papers": [{"PaperTitle": "a 1 17 tops w 150fps accelerator for multi face detection and alignment", "PaperId": 2945609992, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2629161043, 2152438523, 2165165175, 2946453975, 2945159575, 2946452273, 2726445199, 2131854424]}], "source": "MAG"}, {"DBLP title": "Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference.", "DBLP authors": ["Angad S. Rekhi", "Brian Zimmer", "Nikola Nedovic", "Ningxi Liu", "Rangharajan Venkatesan", "Miaorong Wang", "Brucek Khailany", "William J. Dally", "C. Thomas Gray"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs.", "DBLP authors": ["Juejian Wu", "Hongtao Zhong", "Kai Ni", "Yongpan Liu", "Huazhong Yang", "Xueqing Li"], "year": 2019, "MAG papers": [{"PaperTitle": "a 3t cell practical embedded nonvolatile memory supporting symmetric read and write access based on ferroelectric fets", "PaperId": 2946658825, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2918722401, 2945238932, 2316132747, 2151508605, 2105962059, 2263991478]}], "source": "MAG"}, {"DBLP title": "A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture.", "DBLP authors": ["William Andrew Simon", "Juan Galicia", "Alexandre Levisse", "Marina Zapater", "David Atienza"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation.", "DBLP authors": ["Sungju Ryu", "Hyungjun Kim", "Wooseok Yi", "Jae-Joon Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Acceleration of DNN Backward Propagation by Selective Computation of Gradients.", "DBLP authors": ["Gunhee Lee", "Hanmin Park", "Namhyung Kim", "Joonsang Yu", "Sujeong Jo", "Kiyoung Choi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks.", "DBLP authors": ["Matthew Sotoudeh", "Sara S. Baghsorkhi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference.", "DBLP authors": ["Dong Wang", "Ke Xu", "Qun Jia", "Soheil Ghiasi"], "year": 2019, "MAG papers": [{"PaperTitle": "abm spconv a novel approach to fpga based acceleration of convolutional neural network inference", "PaperId": 2946787800, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2657115453, 2946619493, 2920295952, 2161581055]}], "source": "MAG"}, {"DBLP title": "Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme.", "DBLP authors": ["Angshuman Karmakar", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks.", "DBLP authors": ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis.", "DBLP authors": ["Rajit Karmakar", "Suman Sekhar Jana", "Santanu Chattopadhyay"], "year": 2019, "MAG papers": [{"PaperTitle": "a cellular automata guided obfuscation strategy for finite state machine synthesis", "PaperId": 2945226337, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2096706638, 2945083217, 2148234485]}], "source": "MAG"}, {"DBLP title": "An Efficient Spare-Line Replacement Scheme to Enhance NVM Security.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Fangting Huang", "Wen Zhou", "Wei Tong", "Jingning Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Analyzing Parallel Real-Time Tasks Implemented with Thread Pools.", "DBLP authors": ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores.", "DBLP authors": ["Xu Jiang", "Nan Guan", "Weichen Liu", "Maolin Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks.", "DBLP authors": ["Jinghao Sun", "Nan Guan", "Xiaoqing Wang", "Chenhan Jin", "Yaoyao Chi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip.", "DBLP authors": ["Tom\u00e1s Picornell", "Jos\u00e9 Flich", "Carles Hern\u00e1ndez", "Jos\u00e9 Duato"], "year": 2019, "MAG papers": [{"PaperTitle": "dcfnoc a delayed conflict free time division multiplexing network on chip", "PaperId": 2944870195, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2757644415, 211615551, 2693308412, 2110723587]}], "source": "MAG"}, {"DBLP title": "Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference.", "DBLP authors": ["Artur Mrowca", "Martin Nocker", "Sebastian Steinhorst", "Stephan G\u00fcnnemann"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration.", "DBLP authors": ["Shuangnan Liu", "Francis C. M. Lau", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Sample-Guided Automated Synthesis for CCSL Specifications.", "DBLP authors": ["Ming Hu", "Tongquan Wei", "Min Zhang", "Fr\u00e9d\u00e9ric Mallet", "Mingsong Chen"], "year": 2019, "MAG papers": [{"PaperTitle": "sample guided automated synthesis for ccsl specifications", "PaperId": 2946220905, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2944904279, 2147861011, 2711383264, 2016693606, 2160312209]}], "source": "MAG"}, {"DBLP title": "DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring.", "DBLP authors": ["Neetu Jindal", "Sandeep Chandran", "Preeti Ranjan Panda", "Sanjiva Prasad", "Abhay Mitra", "Kunal Singhal", "Shubham Gupta", "Shikhar Tuli"], "year": 2019, "MAG papers": [{"PaperTitle": "dhoom reusing design for debug hardware for online monitoring", "PaperId": 2945870702, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2612485824, 2232427454, 2001149639, 2427550642, 2945770672, 2946205886, 2946626134, 2946532161]}], "source": "MAG"}, {"DBLP title": "Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory.", "DBLP authors": ["Dylan Stow", "Itir Akgun", "Wenqin Huangfu", "Yuan Xie", "Xueqi Li", "Gabriel H. Loh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs.", "DBLP authors": ["Heechun Park", "Kyungwook Chang", "Bon Woong Ku", "Jinwoo Kim", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Saibal Mukhopadhyay", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications.", "DBLP authors": ["Jiachen Mao", "Qing Yang", "Ang Li", "Hai Li", "Yiran Chen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives.", "DBLP authors": ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Chun-Feng Wu"], "year": 2019, "MAG papers": [{"PaperTitle": "enabling file oriented fast secure deletion on shingled magnetic recording drives", "PaperId": 2945648428, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2108694005, 2138114676, 2150145585, 2899449559]}], "source": "MAG"}, {"DBLP title": "Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing.", "DBLP authors": ["Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Sensor Drift Calibration via Spatial Correlation Model in Smart Building.", "DBLP authors": ["Tinghuan Chen", "Bingqing Lin", "Hao Geng", "Bei Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism.", "DBLP authors": ["Erick Carvajal Barboza", "Nishchal Shukla", "Yiran Chen", "Jiang Hu"], "year": 2019, "MAG papers": [{"PaperTitle": "machine learning based pre routing timing prediction with reduced pessimism", "PaperId": 2946795101, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2945610192, 2945460173, 2109277643, 2224698191]}], "source": "MAG"}, {"DBLP title": "LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks.", "DBLP authors": ["Wei Ye", "Mohamed Baker Alawieh", "Yibo Lin", "David Z. Pan"], "year": 2019, "MAG papers": [{"PaperTitle": "lithogan end to end lithography modeling with generative adversarial networks", "PaperId": 2945764596, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2496377383, 2946807704, 2231907250, 2033707519]}], "source": "MAG"}, {"DBLP title": "A General Cache Framework for Efficient Generation of Timing Critical Paths.", "DBLP authors": ["Kuan-Ming Lai", "Tsung-Wei Huang", "Tsung-Yi Ho"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Effective-Resistance Preserving Spectral Reduction of Graphs.", "DBLP authors": ["Zhiqiang Zhao", "Zhuo Feng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Revisiting the ARM Debug Facility for OS Kernel Security.", "DBLP authors": ["Jinsoo Jang", "Brent ByungHoon Kang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Low-Overhead Power Trace Obfuscation for Smart Meter Privacy.", "DBLP authors": ["Daniele Jahier Pagliari", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2019, "MAG papers": [{"PaperTitle": "low overhead power trace obfuscation for smart meter privacy", "PaperId": 2946175363, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2222221439, 1587633846, 323764394, 2917153804]}], "source": "MAG"}, {"DBLP title": "ARM2GC: Succinct Garbled Processor for Secure Computation.", "DBLP authors": ["Ebrahim M. Songhori", "M. Sadegh Riazi", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2019, "MAG papers": [{"PaperTitle": "filianore better multiplier architectures for lwe based post quantum key exchange", "PaperId": 2946105297, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2405507533, 1975305367, 2423204178]}], "source": "MAG"}, {"DBLP title": "Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Gaoxiang Xu", "Yiran Chen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture.", "DBLP authors": ["Farzaneh Zokaee", "Mingzhe Zhang", "Xiaochun Ye", "Dongrui Fan", "Lei Jiang"], "year": 2019, "MAG papers": [{"PaperTitle": "magma a monolithic 3d vertical heterogeneous reram based main memory architecture", "PaperId": 2944831735, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2772891778, 2717549780, 2107417546, 2107724744, 2422516846]}], "source": "MAG"}, {"DBLP title": "A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory.", "DBLP authors": ["Xianzhang Chen", "Qingfeng Zhuge", "Qiang Sun", "Edwin Hsing-Mean Sha", "Shouzhen Gu", "Chaoshu Yang", "Chun Jason Xue"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.", "DBLP authors": ["Yibo Lin", "Shounak Dhar", "Wuxi Li", "Haoxing Ren", "Brucek Khailany", "David Z. Pan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement.", "DBLP authors": ["Fan-Keng Sun", "Yao-Wen Chang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros.", "DBLP authors": ["Jai-Ming Lin", "Szu-Ting Li", "Yi-Ting Wang"], "year": 2019, "MAG papers": [{"PaperTitle": "routability driven mixed size placement prototyping approach considering design hierarchy and indirect connectivity between macros", "PaperId": 2945284777, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2303616681, 2946802177, 2946754225]}], "source": "MAG"}, {"DBLP title": "NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.", "DBLP authors": ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hong-Yan Su", "Ming-Jie Fong", "Oscar Chen", "Hidetoshi Onodera"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications.", "DBLP authors": ["Gai Liu", "Joseph Primmer", "Zhiru Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components.", "DBLP authors": ["Vojtech Mrazek", "Muhammad Abdullah Hanif", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Muhammad Shafique"], "year": 2019, "MAG papers": [{"PaperTitle": "autoax an automatic design space exploration and circuit building methodology utilizing libraries of approximate components", "PaperId": 2916991310, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2946687742, 2563286233, 81347326, 2052842927, 2129844705]}], "source": "MAG"}, {"DBLP title": "Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis.", "DBLP authors": ["Yu Zou", "Mingjie Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management.", "DBLP authors": ["Xuechao Wei", "Yun Liang", "Jason Cong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs.", "DBLP authors": ["Marcos T. Leipnitz", "Gabriel L. Nazar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning.", "DBLP authors": ["Steve Dai", "Zhiru Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator.", "DBLP authors": ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis.", "DBLP authors": ["Jae-San Kim", "Joon-Sung Yang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks.", "DBLP authors": ["Ashish Ranjan", "Shubham Jain", "Jacob R. Stevens", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "year": 2019, "MAG papers": [{"PaperTitle": "x mann a crossbar based architecture for memory augmented neural networks", "PaperId": 2946337031, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2228895361, 2516245906, 2621755710, 2461876207, 2543602321, 1992871312]}], "source": "MAG"}, {"DBLP title": "On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators.", "DBLP authors": ["Haitong Li", "Mudit Bhargava", "Paul N. Whatmough", "H.-S. Philip Wong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks.", "DBLP authors": ["Reza Hojabr", "Kamyar Givaki", "S. M. Reza Tayaranian", "Parsa Esfahanian", "Ahmad Khonsari", "Dara Rahmati", "M. Hassan Najafi"], "year": 2019, "MAG papers": [{"PaperTitle": "skippynn an embedded stochastic computing accelerator for convolutional neural networks", "PaperId": 2944948997, "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2296278159, 2946779882, 2945470663, 2946493680, 2945386963, 1554326613, 2945869373]}], "source": "MAG"}, {"DBLP title": "ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM.", "DBLP authors": ["Fan Chen", "Linghao Song", "Hai Helen Li", "Yiran Chen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "X-DeepSCA: Cross-Device Deep Learning Side Channel Attack.", "DBLP authors": ["Debayan Das", "Anupam Golder", "Josef Danial", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "year": 2019, "MAG papers": [{"PaperTitle": "x deepsca cross device deep learning side channel attack", "PaperId": 2945476062, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2106808044, 2946432300, 2946055670, 2149654171, 2698663285, 2152352685]}], "source": "MAG"}, {"DBLP title": "Attacking Split Manufacturing from a Deep Learning Perspective.", "DBLP authors": ["Haocheng Li", "Satwik Patnaik", "Abhrajit Sengupta", "Haoyu Yang", "Johann Knechtel", "Bei Yu", "Evangeline F. Y. Young", "Ozgur Sinanoglu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures.", "DBLP authors": ["Sayandeep Saha", "S. Nishok Kumar", "Sikhar Patranabis", "Debdeep Mukhopadhyay", "Pallab Dasgupta"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS.", "DBLP authors": ["Mohammad Reza Mahmoodi", "Hussein Nili", "Shabnam Larimian", "Xinjie Guo", "Dmitri B. Strukov"], "year": 2019, "MAG papers": [{"PaperTitle": "chipsecure a reconfigurable analog eflash based puf with machine learning attack resiliency in 55nm cmos", "PaperId": 2944851528, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2026762530, 2094398105, 2945171112, 2223153518, 2310192144]}], "source": "MAG"}, {"DBLP title": "Adversarial Attack against Modeling Attack on PUFs.", "DBLP authors": ["Sying-Jyan Wang", "Yu-Shen Chen", "Katherine Shu-Min Li"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis.", "DBLP authors": ["Wenqiang Zhang", "Xiaochen Peng", "Huaqiang Wu", "Bin Gao", "Hu He", "Youhui Zhang", "Shimeng Yu", "He Qian"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers.", "DBLP authors": ["Abdullah Ash-Saki", "Mahabubul Alam", "Swaroop Ghosh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations.", "DBLP authors": ["Robert Wille", "Lukas Burgholzer", "Alwin Zulehner"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding.", "DBLP authors": ["Xingyi Liu", "Keshab K. Parhi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM.", "DBLP authors": ["Shaahin Angizi", "Jiao Sun", "Wei Zhang", "Deliang Fan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports.", "DBLP authors": ["Xing Huang", "Tsung-Yi Ho", "Wenzhong Guo", "Bing Li", "Ulf Schlichtmann"], "year": 2019, "MAG papers": [{"PaperTitle": "minicontrol synthesis of continuous flow microfluidics with strictly constrained control ports", "PaperId": 2946127399, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2941666495, 2137789704, 2940816996, 2308603705, 2116886232]}], "source": "MAG"}, {"DBLP title": "Faster Region-based Hotspot Detection.", "DBLP authors": ["Ran Chen", "Wei Zhong", "Haoyu Yang", "Hao Geng", "Xuan Zeng", "Bei Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Layout Hotspot Detection via Binarized Residual Neural Network.", "DBLP authors": ["Yiyang Jiang", "Fan Yang", "Hengliang Zhu", "Bei Yu", "Dian Zhou", "Xuan Zeng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder.", "DBLP authors": ["Haoyu Yang", "Piyush Pathak", "Frank Gennari", "Ya-Chieh Lai", "Bei Yu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks.", "DBLP authors": ["Mohamed Baker Alawieh", "Yibo Lin", "Zaiwei Zhang", "Meng Li", "Qixing Huang", "David Z. Pan"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation.", "DBLP authors": ["Xiao Shi", "Hao Yan", "Qiancun Huang", "Jiajia Zhang", "Longxing Shi", "Lei He"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials.", "DBLP authors": ["Yi-Ting Lin", "Iris Hui-Ru Jiang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Actors Revisited for Time-Critical Systems.", "DBLP authors": ["Marten Lohstroh", "Martin Schoeberl", "Andr\u00e9s Goens", "Armin Wasicek", "Christopher Gill", "Marjan Sirjani", "Edward A. Lee"], "year": 2019, "MAG papers": [{"PaperTitle": "actors revisited for time critical systems", "PaperId": 2945698810, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2420683734, 2118320911, 2552429473, 1829936412, 2011528639, 2046912261, 2104350586]}], "source": "MAG"}, {"DBLP title": "Time-Predictable Computing by Design: Looking Back, Looking Forward.", "DBLP authors": ["Tulika Mitra"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor.", "DBLP authors": ["Beno\u00eet Dupont de Dinechin"], "year": 2019, "MAG papers": [{"PaperTitle": "consolidating high integrity high performance and cyber security functions on a manycore processor", "PaperId": 2945665019, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null], "Authors": [2561831706]}], "source": "MAG"}, {"DBLP title": "Efficient GPU NVRAM Persistence with Helper Warps.", "DBLP authors": ["Sui Chen", "Faen Zhang", "Lei Liu", "Lu Peng"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FlashGPU: Placing New Flash Next to GPU Cores.", "DBLP authors": ["Jie Zhang", "Miryeong Kwon", "Hyojong Kim", "Hyesoon Kim", "Myoungsoo Jung"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs.", "DBLP authors": ["Shuo Huai", "Weining Song", "Mengying Zhao", "Xiaojun Cai", "Zhiping Jia"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory.", "DBLP authors": ["Zheng Liang", "Guangyu Sun", "Wang Kang", "Xing Chen", "Weisheng Zhao"], "year": 2019, "MAG papers": [{"PaperTitle": "zuma enabling direct insertion deletion operations with emerging skyrmion racetrack memory", "PaperId": 2946658681, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2944992790, 2151804223, 2163676599, 2768769889, 2118963842]}], "source": "MAG"}, {"DBLP title": "ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control.", "DBLP authors": ["Mohsen Imani", "Alice Sokolova", "Ricardo Garcia", "Andrew Huang", "Fan Wu", "Baris Aksanli", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperTitle": "approxlp approximate multiplication with linearization and iterative error control", "PaperId": 2945030472, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2240251401, 2895647755, 2577088949, 2946118726, 2944922831, 2945292179, 1977760478]}], "source": "MAG"}, {"DBLP title": "Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers.", "DBLP authors": ["Vasileios Leon", "Konstantinos Asimakopoulos", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2019, "MAG papers": [{"PaperTitle": "cooperative arithmetic aware approximation techniques for energy efficient multipliers", "PaperId": 2946778009, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2768850653, 2946771594, 2036664360, 2227684969, 2156884423]}], "source": "MAG"}, {"DBLP title": "Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias.", "DBLP authors": ["Hassaan Saadat", "Haris Javaid", "Sri Parameswaran"], "year": 2019, "MAG papers": [{"PaperTitle": "approximate integer and floating point dividers with near zero error bias", "PaperId": 2945036830, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2765853112, 2945318711, 2144764416]}], "source": "MAG"}, {"DBLP title": "In-Stream Stochastic Division and Square Root via Correlation.", "DBLP authors": ["Di Wu", "Joshua San Miguel"], "year": 2019, "MAG papers": [{"PaperTitle": "in stream stochastic division and square root via correlation", "PaperId": 2946719448, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2945102654, 2223771450]}], "source": "MAG"}, {"DBLP title": "MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping.", "DBLP authors": ["Fuxun Yu", "Zirui Xu", "Chenchen Liu", "Xiang Chen"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Adversarial Attack on Microarchitectural Events based Malware Detectors.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Sairaj Amberkar", "Sahil Bhat", "Abhijitt Dhavlle", "Hossein Sayadi", "Avesta Sasan", "Houman Homayoun", "Setareh Rafatirad"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks.", "DBLP authors": ["Pu Zhao", "Siyue Wang", "Cheng Gongye", "Yanzhi Wang", "Yunsi Fei", "Xue Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "PREEMPT: PReempting Malware by Examining Embedded Processor Traces.", "DBLP authors": ["Kanad Basu", "Rana Elnaggar", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperTitle": "preempt preempting malware by examining embedded processor traces", "PaperId": 2945980541, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2150613476, 2782208754, 2086842834, 2127968234]}], "source": "MAG"}, {"DBLP title": "Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines.", "DBLP authors": ["Jiankang Ren", "Xiaoyan Su", "Guoqi Xie", "Chao Yu", "Guozhen Tan", "Guowei Wu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Holistic multi-resource allocation for multicore real-time virtualization.", "DBLP authors": ["Meng Xu", "Robert Gifford", "Linh Thi Xuan Phan"], "year": 2019, "MAG papers": [{"PaperTitle": "holistic multi resource allocation for multicore real time virtualization", "PaperId": 2946803998, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2286802188, 2944087754, 2167571944]}], "source": "MAG"}, {"DBLP title": "Runtime Resource Management with Workload Prediction.", "DBLP authors": ["Mina Niknafs", "Ivan Ukhov", "Petru Eles", "Zebo Peng"], "year": 2019, "MAG papers": [{"PaperTitle": "runtime resource management with workload prediction", "PaperId": 2945307991, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2759061306, 2225413152, 2037782592, 2104717910]}], "source": "MAG"}, {"DBLP title": "Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR.", "DBLP authors": ["Francesco Barchi", "Gianvito Urgese", "Enrico Macii", "Andrea Acquaviva"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices.", "DBLP authors": ["Ganapati Bhat", "Kunal Bagewadi", "Hyung Gyu Lee", "\u00dcmit Y. Ogras"], "year": 2019, "MAG papers": [{"PaperTitle": "reap runtime energy accuracy optimization for energy harvesting iot devices", "PaperId": 2913314848, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2566726058, 2912612771, 2126510943, 2508662217]}], "source": "MAG"}, {"DBLP title": "Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.", "DBLP authors": ["Yue Xu", "Hyung Gyu Lee", "Yujuan Tan", "Yu Wu", "Xianzhang Chen", "Liang Liang", "Lei Qiao", "Duo Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.", "DBLP authors": ["Pramesh Pandey", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2019, "MAG papers": [{"PaperTitle": "greentpu improving timing error resilience of a near threshold tensor processing unit", "PaperId": 2945449142, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2774903472, 2350382994, 2120570967, 2107855405]}], "source": "MAG"}, {"DBLP title": "Thermal-Aware Design and Management for Search-based In-Memory Acceleration.", "DBLP authors": ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities.", "DBLP authors": ["Jeff Jun Zhang", "Kang Liu", "Faiq Khalid", "Muhammad Abdullah Hanif", "Semeen Rehman", "Theocharis Theocharides", "Alessandro Artussi", "Muhammad Shafique", "Siddharth Garg"], "year": 2019, "MAG papers": [{"PaperTitle": "building robust machine learning systems current progress research challenges and opportunities", "PaperId": 2945789436, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null], "Authors": [2404605782, 2805337231, 2760124811, 2563286233, 2948872884, 2060140218, 2945976194, 2129844705, 2228985983]}], "source": "MAG"}, {"DBLP title": "Adversarial Machine Learning Beyond the Image Domain.", "DBLP authors": ["Giulio Zizzo", "Chris Hankin", "Sergio Maffeis", "Kevin Jones"], "year": 2019, "MAG papers": [{"PaperTitle": "adversarial machine learning beyond the image domain", "PaperId": 2946344298, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2908642821, 2074893939, 1938236120, 2559597205]}], "source": "MAG"}, {"DBLP title": "Memory-Bound Proof-of-Work Acceleration for Blockchain Applications.", "DBLP authors": ["Kun Wu", "Guohao Dai", "Xing Hu", "Shuangchen Li", "Xinfeng Xie", "Yu Wang", "Yuan Xie"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse.", "DBLP authors": ["Jinwoo Kim", "Gauthaman Murali", "Heechun Park", "Eric Qin", "Hyoukjun Kwon", "Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Minah Lee", "Hakki Mert Torun", "Kallol Roy", "Madhavan Swaminathan", "Saibal Mukhopadhyay", "Tushar Krishna", "Sung Kyu Lim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.", "DBLP authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "Muhammad Shafique"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Accurate Estimation of Program Error Rate for Timing-Speculative Processors.", "DBLP authors": ["Omid Assare", "Rajesh K. Gupta"], "year": 2019, "MAG papers": [{"PaperTitle": "accurate estimation of program error rate for timing speculative processors", "PaperId": 2946787298, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2893033075, 2180675385]}], "source": "MAG"}, {"DBLP title": "Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors.", "DBLP authors": ["Jintaek Kang", "Dowhan Jung", "Kwanghyun Chung", "Soonhoi Ha"], "year": 2019, "MAG papers": [{"PaperTitle": "fast performance estimation and design space exploration of manycore based neural processors", "PaperId": 2946701228, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2228484045, 2946797478, 2396472292, 2156958397]}], "source": "MAG"}, {"DBLP title": "E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System.", "DBLP authors": ["Runbin Shi", "Junjie Liu", "Hayden Kwok-Hay So", "Shuo Wang", "Yun Liang"], "year": 2019, "MAG papers": [{"PaperTitle": "e lstm efficient inference of sparse lstm on embedded heterogeneous system", "PaperId": 2946610455, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2786130046, 2946237433, 2145494366, 2809921786, 2212744678]}], "source": "MAG"}, {"DBLP title": "ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device.", "DBLP authors": ["Zirui Xu", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "year": 2019, "MAG papers": [{"PaperTitle": "reform static and dynamic resource aware dnn reconfiguration framework for mobile device", "PaperId": 2945558825, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2804831596, 2892431261, 2235559148, 2948462296]}], "source": "MAG"}, {"DBLP title": "XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Shafique"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers.", "DBLP authors": ["Alireza Mahzoon", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Temporal Tracing of On-Chip Signals using Timeprints.", "DBLP authors": ["Rehab Massoud", "Hoang M. Le", "Peter Chini", "Prakash Saivasan", "Roland Meyer", "Rolf Drechsler"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization.", "DBLP authors": ["Michael Schwarz", "Raphael Stahl", "Daniel M\u00fcller-Gritschneder", "Ulf Schlichtmann", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2019, "MAG papers": [{"PaperTitle": "access hw sw co equivalence checking for firmware optimization", "PaperId": 2944855320, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2484427192, 2945272746, 2224648538, 2116886232, 2156422323, 2136308416]}], "source": "MAG"}, {"DBLP title": "Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study.", "DBLP authors": ["Vladimir Herdt", "Daniel Gro\u00dfe", "Hoang M. Le", "Rolf Drechsler"], "year": 2019, "MAG papers": [{"PaperTitle": "early concolic testing of embedded binaries with virtual prototypes a risc v case study", "PaperId": 2945462412, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2222725099, 2159071734, 2110208188, 2132216446]}], "source": "MAG"}, {"DBLP title": "Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging.", "DBLP authors": ["Brendan L. West", "Jian Zhou", "Ronald G. Dreslinski", "J. Brian Fowlkes", "Oliver Kripfgans", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "year": 2019, "MAG papers": [{"PaperTitle": "tetris a streaming accelerator for physics limited 3d plane wave ultrasound imaging", "PaperId": 2946164425, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2946162772, 2548347290, 219283694, 1966317210, 1984646244, 2158276390, 236281991]}], "source": "MAG"}, {"DBLP title": "ProbLP: A framework for low-precision probabilistic inference.", "DBLP authors": ["Nimish Shah", "Laura Isabel Galindez Olascoaga", "Wannes Meert", "Marian Verhelst"], "year": 2019, "MAG papers": [{"PaperTitle": "problp a framework for low precision probabilistic inference", "PaperId": 2946077262, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2945797779, 2576569563, 2003163833, 2078256164]}], "source": "MAG"}, {"DBLP title": "An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices.", "DBLP authors": ["Seungkyu Choi", "Jaekang Shin", "Yeongjae Choi", "Lee-Sup Kim"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network.", "DBLP authors": ["Hong Liu", "Leibo Liu", "Wenping Zhu", "Qiang Li", "Huiyu Mo", "Shaojun Wei"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform.", "DBLP authors": ["Runze Liu", "Jianlei Yang", "Yiran Chen", "Weisheng Zhao"], "year": 2019, "MAG papers": [{"PaperTitle": "eslam an energy efficient accelerator for real time orb slam on fpga platform", "PaperId": 2946669096, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2912996637, 2739977330, 2109277643, 2118963842]}], "source": "MAG"}, {"DBLP title": "ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications.", "DBLP authors": ["Shijun Gong", "Jiajun Li", "Wenyan Lu", "Guihai Yan", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperTitle": "shuntflow an efficient and scalable dataflow accelerator architecture for streaming applications", "PaperId": 2946026015, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2228844578, 2629393551, 2543926581, 2133102219, 2124183125]}], "source": "MAG"}, {"DBLP title": "A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Xingchen Man", "Leibo Liu", "Jianfeng Zhu", "Shaojun Wei"], "year": 2019, "MAG papers": [{"PaperTitle": "a general pattern based dynamic compilation framework for coarse grained reconfigurable architectures", "PaperId": 2944952438, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2945071631, 2152438523, 2294598629, 2131854424]}], "source": "MAG"}, {"DBLP title": "ReTagger: An Efficient Controller for DRAM Cache Architectures.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Farhan Nasrullah"], "year": 2019, "MAG papers": [{"PaperTitle": "retagger an efficient controller for dram cache architectures", "PaperId": 2946380131, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2308056495, 2946460223]}], "source": "MAG"}, {"DBLP title": "Software Approaches for In-time Resilience.", "DBLP authors": ["Aviral Shrivastava", "Moslem Didehban"], "year": 2019, "MAG papers": [{"PaperTitle": "software approaches for in time resilience", "PaperId": 2946771715, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2132397919, 2946492907]}], "source": "MAG"}, {"DBLP title": "Cross-Layer Resilience: Challenges, Insights, and the Road Ahead.", "DBLP authors": ["Eric Cheng", "Daniel Mueller-Gritschneder", "Jacob A. Abraham", "Pradip Bose", "Alper Buyuktosunoglu", "Deming Chen", "Hyungmin Cho", "Yanjing Li", "Uzair Sharif", "Kevin Skadron", "Mircea Stan", "Ulf Schlichtmann", "Subhasish Mitra"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Increasing Soft Error Resilience by Software Transformation.", "DBLP authors": ["Michael Werner", "Keerthikumara Devarajegowda", "Moomen Chaari", "Wolfgang Ecker"], "year": 2019, "MAG papers": [{"PaperTitle": "increasing soft error resilience by software transformation", "PaperId": 2945749071, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2898045620, 2773202616, 2763208251, 2123916538]}], "source": "MAG"}, {"DBLP title": "FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference.", "DBLP authors": ["Ruizhou Ding", "Zeye Liu", "Ting-Wu Chin", "Diana Marculescu", "R. D. (Shawn) Blanton"], "year": 2019, "MAG papers": [{"PaperTitle": "flightnns lightweight quantized deep neural networks for fast and accurate inference", "PaperId": 2926371525, "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null, null], "Authors": [2611467170, 2511159082, 2887245353, 2094557653, 1962777484]}], "source": "MAG"}, {"DBLP title": "BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks.", "DBLP authors": ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "year": 2019, "MAG papers": [{"PaperTitle": "biscaled dnn quantizing long tailed datastructures with two scale factors for deep neural networks", "PaperId": 2945652047, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2516245906, 2073196294, 2150881179, 2251740411, 2147041918, 2131758861]}], "source": "MAG"}, {"DBLP title": "A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs.", "DBLP authors": ["Ying Wang", "Shengwen Liang", "Huawei Li", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperTitle": "a none sparse inference accelerator that distills and reuses the computation redundancy in cnns", "PaperId": 2944908033, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2609137809, 2945579983, 2118340910, 2124183125]}], "source": "MAG"}, {"DBLP title": "On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers.", "DBLP authors": ["Morteza Hosseini", "Mark Horton", "Hiren Paneliya", "Utteja Kallakuri", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators.", "DBLP authors": ["Wonseok Choi", "Dongyeob Shin", "Jongsun Park", "Swaroop Ghosh"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs.", "DBLP authors": ["Duy Thanh Nguyen", "Nhut-Minh Ho", "Ik-Joon Chang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge.", "DBLP authors": ["Cong Hao", "Xiaofan Zhang", "Yuhong Li", "Sitao Huang", "Jinjun Xiong", "Kyle Rupnow", "Wen-Mei Hwu", "Deming Chen"], "year": 2019, "MAG papers": [{"PaperTitle": "fpga dnn co design an efficient design methodology for iot intelligence on the edge", "PaperId": 2937092700, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2904212910, 2760855962, 2919364924, 2538264538, 2130796252, 2090892242, 1183556006, 2156129447]}], "source": "MAG"}, {"DBLP title": "Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System.", "DBLP authors": ["Junzhong Shen", "Deguang Wang", "You Huang", "Mei Wen", "Chunyuan Zhang"], "year": 2019, "MAG papers": [{"PaperTitle": "scale out acceleration for 3d cnn based lung nodule segmentation on a multi fpga system", "PaperId": 2944950984, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2277320716, 2918010232, 2792213863, 2298476736, 2141913373]}], "source": "MAG"}, {"DBLP title": "Dr. BFS: Data Centric Breadth-First Search on FPGAs.", "DBLP authors": ["Eric Finnerty", "Zachary Sherer", "Hang Liu", "Yan Luo"], "year": 2019, "MAG papers": [{"PaperTitle": "dr bfs data centric breadth first search on fpgas", "PaperId": 2946606012, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2916159519, 2916064488, 2175473121, 2285835411]}], "source": "MAG"}, {"DBLP title": "Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns.", "DBLP authors": ["Jaeha Kung", "Junki Park", "Sehun Park", "Jae-Joon Kim"], "year": 2019, "MAG papers": [{"PaperTitle": "peregrine a flexible hardware accelerator for lstm with limited synaptic connection patterns", "PaperId": 2945514487, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2946123166, 2118326979, 2945607458, 2171801122]}], "source": "MAG"}, {"DBLP title": "Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis.", "DBLP authors": ["Yongchen Wang", "Ying Wang", "Huawei Li", "Cong Shi", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperTitle": "systolic cube a spatial 3d cnn accelerator architecture for low power video analysis", "PaperId": 2945296148, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2945059955, 2609137809, 2118340910, 2945214883, 2124183125]}], "source": "MAG"}, {"DBLP title": "Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing.", "DBLP authors": ["Jinhang Choi", "Zeinab Hakimi", "Philip W. Shin", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2019, "MAG papers": [{"PaperTitle": "context aware convolutional neural network over distributed system in collaborative computing", "PaperId": 2945969196, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2641169963, 2945105780, 2946574112, 2136895992, 2228173237]}], "source": "MAG"}, {"DBLP title": "The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization.", "DBLP authors": ["Shuo-Han Chen", "Ming-Chang Yang", "Yuan-Hao Chang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime.", "DBLP authors": ["Shunzhuo Wang", "Fei Wu", "Chengmo Yang", "Jiaona Zhou", "Changsheng Xie", "Jiguang Wan"], "year": 2019, "MAG papers": [{"PaperTitle": "was wear aware superblock management for prolonging ssd lifetime", "PaperId": 2946533026, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2605632944, 2279941484, 2238700984, 2808781563, 2157545924, 2158990813]}], "source": "MAG"}, {"DBLP title": "ASCache: An Approximate SSD Cache for Error-Tolerant Applications.", "DBLP authors": ["Fei Li", "Youyou Lu", "Zhongjie Wu", "Jiwu Shu"], "year": 2019, "MAG papers": [{"PaperTitle": "ascache an approximate ssd cache for error tolerant applications", "PaperId": 2946412491, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2946133965, 2146655352, 2945278205, 2104906475]}], "source": "MAG"}, {"DBLP title": "Leveraging Approximate Data for Robust Flash Storage.", "DBLP authors": ["Qiao Li", "Liang Shi", "Jun Yang", "Youtao Zhang", "Chun Jason Xue"], "year": 2019, "MAG papers": [{"PaperTitle": "leveraging approximate data for robust flash storage", "PaperId": 2945749440, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2626621539, 2155047594, 2620395282, 2136599468, 2124182427]}], "source": "MAG"}, {"DBLP title": "MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses.", "DBLP authors": ["Jingsong Chen", "Jinwei Liu", "Gengjie Chen", "Dan Zheng", "Evangeline F. Y. Young"], "year": 2019, "MAG papers": [{"PaperTitle": "march maze routing under a concurrent and hierarchical scheme for buses", "PaperId": 2944848421, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2910397537, 2946691688, 2557765040, 2946038766, 2107096536]}], "source": "MAG"}, {"DBLP title": "A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing.", "DBLP authors": ["Chen-Hao Hsu", "Shao-Chun Hung", "Hao Chen", "Fan-Keng Sun", "Yao-Wen Chang"], "year": 2019, "MAG papers": [{"PaperTitle": "a dag based algorithm for obstacle aware topology matching on track bus routing", "PaperId": 2945408550, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null], "Authors": [2899955427, 2946101684, 2899571895, 2899739903, 2109890010]}], "source": "MAG"}, {"DBLP title": "A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors.", "DBLP authors": ["Jihye Kwon", "Matthew M. Ziegler", "Luca P. Carloni"], "year": 2019, "MAG papers": [{"PaperTitle": "a learning based recommender system for autotuning design flows of industrial high performance processors", "PaperId": 2944892277, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2921417875, 2461281211, 305626718]}], "source": "MAG"}, {"DBLP title": "Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets.", "DBLP authors": ["Cunxi Yu", "Zhiru Zhang"], "year": 2019, "MAG papers": [{"PaperTitle": "painting on placement forecasting routing congestion using conditional generative adversarial nets", "PaperId": 2939908742, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null], "Authors": [2939667169, 2168878782]}], "source": "MAG"}, {"DBLP title": "Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition.", "DBLP authors": ["Tao-Chun Yu", "Shao-Yun Fang", "Hsien-Shih Chiu", "Kai-Shun Hu", "Philip Hui-Yuh Tai", "Cindy Chin-Fang Shen", "Henry Sheng"], "year": 2019, "MAG papers": [{"PaperTitle": "pin accessibility prediction and optimization with deep learning based pin pattern recognition", "PaperId": 2945582997, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null], "Authors": [2945632274, 2096770787, 2946420457, 2945661084, 2945967856, 2945536017, 2945768398]}], "source": "MAG"}, {"DBLP title": "FIT: Fill Insertion Considering Timing.", "DBLP authors": ["Bentian Jiang", "Xiaopeng Zhang", "Ran Chen", "Gengjie Chen", "Peishan Tu", "Wei Li", "Evangeline F. Y. Young", "Bei Yu"], "year": 2019, "MAG papers": [{"PaperTitle": "fit fill insertion considering timing", "PaperId": 2945560756, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null], "Authors": [2910332214, 2946045279, 2884040693, 2557765040, 2342754336, 2883616358, 2107096536, 1965368940]}], "source": "MAG"}, {"DBLP title": "The Metric Matters: The Art of Measuring Trust in Electronics.", "DBLP authors": ["Jonathan Cruz", "Prabhat Mishra", "Swarup Bhunia"], "year": 2019, "MAG papers": [{"PaperTitle": "the metric matters the art of measuring trust in electronics", "PaperId": 2945431591, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2794927225, 2146855006, 2093524222]}], "source": "MAG"}]