always @(posedge clk) begin
  for (int i = 0; i < 8; i++) begin
    if ((i == 0 || prev(in[i - 1]) == 1 && in[i] == 0) ) begin // Added check to initialize 'prev' correctly for the first clock cycle and corrected array indexing
      pedge[i] <= 1;
    end
    assign #1 prev(in[i]) = in[i]; // Changed assignment to a concurrent one with a delay of 1 clock cycle
  end
end

assign prev(in[7]) = 0; // Assign the initial value of 'prev' to 0 as it was before
always #1 if (clk) begin
  for (int i = 6; i >= 0; i--) assign prev(in[i]) = in[i]; // Reversed loop order to set previous values correctly starting from the last bit
end

`timescale 1ns / 1ps

module TopModule (
  input clk,
  input [7:0] in,
  output reg [7:0] pedge
);