[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/GCD"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DecoupledGcd|DecoupledGcd>input_ready",
    "sources":[
      "~DecoupledGcd|DecoupledGcd>input_valid"
    ]
  }
]