digraph "0_qemu_167d97a3def77ee2dbf6e908b0ecbfe2103977db@API" {
"1000485" [label="(Call,vmsvga_fifo_read(s))"];
"1000483" [label="(Call,vmsvga_fifo_read(s))"];
"1000492" [label="(Call,vmsvga_fifo_read(s))"];
"1000491" [label="(Call,vmsvga_fifo_read(s) >> 2)"];
"1000487" [label="(Call,args = 7 + (vmsvga_fifo_read(s) >> 2))"];
"1000512" [label="(Call,len -= args)"];
"1000516" [label="(Call,len < 0)"];
"1000522" [label="(Call,args--)"];
"1000489" [label="(Call,7 + (vmsvga_fifo_read(s) >> 2))"];
"1000525" [label="(Call,vmsvga_fifo_read(s))"];
"1000493" [label="(Identifier,s)"];
"1000224" [label="(Call,args = 0)"];
"1000520" [label="(ControlStructure,goto rewind;)"];
"1000526" [label="(Identifier,s)"];
"1000464" [label="(Call,args = 6)"];
"1000438" [label="(Call,len < 0)"];
"1000455" [label="(Call,vmsvga_fifo_read(s))"];
"1000488" [label="(Identifier,args)"];
"1000275" [label="(Call,args = 0)"];
"1000491" [label="(Call,vmsvga_fifo_read(s) >> 2)"];
"1000523" [label="(Identifier,args)"];
"1000517" [label="(Identifier,len)"];
"1000524" [label="(Block,)"];
"1000329" [label="(Call,vmsvga_fifo_read(s))"];
"1000469" [label="(Call,args = 7)"];
"1000525" [label="(Call,vmsvga_fifo_read(s))"];
"1000492" [label="(Call,vmsvga_fifo_read(s))"];
"1000264" [label="(Call,vmsvga_copy_rect(s, x, y, dx, dy, width, height))"];
"1000513" [label="(Identifier,len)"];
"1000484" [label="(Identifier,s)"];
"1000514" [label="(Identifier,args)"];
"1000521" [label="(ControlStructure,while (args--))"];
"1000508" [label="(Call,args = 0)"];
"1000105" [label="(MethodParameterIn,struct vmsvga_state_s *s)"];
"1000187" [label="(Call,len < 0)"];
"1000489" [label="(Call,7 + (vmsvga_fifo_read(s) >> 2))"];
"1000485" [label="(Call,vmsvga_fifo_read(s))"];
"1000214" [label="(Call,vmsvga_fill_rect(s, colour, x, y, width, height))"];
"1000457" [label="(Call,args = x * y)"];
"1000487" [label="(Call,args = 7 + (vmsvga_fifo_read(s) >> 2))"];
"1000478" [label="(Call,len < 0)"];
"1000233" [label="(Call,len < 0)"];
"1000515" [label="(ControlStructure,if (len < 0))"];
"1000528" [label="(Literal,\"%s: Unknown command 0x%02x in SVGA command FIFO\n\")"];
"1000494" [label="(Literal,2)"];
"1000522" [label="(Call,args--)"];
"1000284" [label="(Call,len < 0)"];
"1000483" [label="(Call,vmsvga_fifo_read(s))"];
"1000516" [label="(Call,len < 0)"];
"1000518" [label="(Literal,0)"];
"1000331" [label="(Call,args = SVGA_BITMAP_SIZE(x, y) + SVGA_PIXMAP_SIZE(x, y, cursor.bpp))"];
"1000497" [label="(Call,args = 12)"];
"1000490" [label="(Literal,7)"];
"1000495" [label="(ControlStructure,goto badcmd;)"];
"1000549" [label="(MethodReturn,static void)"];
"1000486" [label="(Identifier,s)"];
"1000512" [label="(Call,len -= args)"];
"1000136" [label="(Block,)"];
"1000485" -> "1000136"  [label="AST: "];
"1000485" -> "1000486"  [label="CFG: "];
"1000486" -> "1000485"  [label="AST: "];
"1000488" -> "1000485"  [label="CFG: "];
"1000483" -> "1000485"  [label="DDG: s"];
"1000485" -> "1000492"  [label="DDG: s"];
"1000483" -> "1000136"  [label="AST: "];
"1000483" -> "1000484"  [label="CFG: "];
"1000484" -> "1000483"  [label="AST: "];
"1000486" -> "1000483"  [label="CFG: "];
"1000492" -> "1000491"  [label="AST: "];
"1000492" -> "1000493"  [label="CFG: "];
"1000493" -> "1000492"  [label="AST: "];
"1000494" -> "1000492"  [label="CFG: "];
"1000492" -> "1000549"  [label="DDG: s"];
"1000492" -> "1000491"  [label="DDG: s"];
"1000492" -> "1000525"  [label="DDG: s"];
"1000491" -> "1000489"  [label="AST: "];
"1000491" -> "1000494"  [label="CFG: "];
"1000494" -> "1000491"  [label="AST: "];
"1000489" -> "1000491"  [label="CFG: "];
"1000491" -> "1000549"  [label="DDG: vmsvga_fifo_read(s)"];
"1000491" -> "1000487"  [label="DDG: vmsvga_fifo_read(s)"];
"1000491" -> "1000487"  [label="DDG: 2"];
"1000491" -> "1000489"  [label="DDG: vmsvga_fifo_read(s)"];
"1000491" -> "1000489"  [label="DDG: 2"];
"1000487" -> "1000136"  [label="AST: "];
"1000487" -> "1000489"  [label="CFG: "];
"1000488" -> "1000487"  [label="AST: "];
"1000489" -> "1000487"  [label="AST: "];
"1000495" -> "1000487"  [label="CFG: "];
"1000487" -> "1000549"  [label="DDG: 7 + (vmsvga_fifo_read(s) >> 2)"];
"1000487" -> "1000512"  [label="DDG: args"];
"1000487" -> "1000522"  [label="DDG: args"];
"1000512" -> "1000136"  [label="AST: "];
"1000512" -> "1000514"  [label="CFG: "];
"1000513" -> "1000512"  [label="AST: "];
"1000514" -> "1000512"  [label="AST: "];
"1000517" -> "1000512"  [label="CFG: "];
"1000512" -> "1000549"  [label="DDG: args"];
"1000224" -> "1000512"  [label="DDG: args"];
"1000508" -> "1000512"  [label="DDG: args"];
"1000464" -> "1000512"  [label="DDG: args"];
"1000497" -> "1000512"  [label="DDG: args"];
"1000331" -> "1000512"  [label="DDG: args"];
"1000275" -> "1000512"  [label="DDG: args"];
"1000457" -> "1000512"  [label="DDG: args"];
"1000469" -> "1000512"  [label="DDG: args"];
"1000187" -> "1000512"  [label="DDG: len"];
"1000284" -> "1000512"  [label="DDG: len"];
"1000478" -> "1000512"  [label="DDG: len"];
"1000233" -> "1000512"  [label="DDG: len"];
"1000438" -> "1000512"  [label="DDG: len"];
"1000512" -> "1000516"  [label="DDG: len"];
"1000516" -> "1000515"  [label="AST: "];
"1000516" -> "1000518"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000518" -> "1000516"  [label="AST: "];
"1000520" -> "1000516"  [label="CFG: "];
"1000523" -> "1000516"  [label="CFG: "];
"1000516" -> "1000549"  [label="DDG: len < 0"];
"1000516" -> "1000549"  [label="DDG: len"];
"1000522" -> "1000521"  [label="AST: "];
"1000522" -> "1000523"  [label="CFG: "];
"1000523" -> "1000522"  [label="AST: "];
"1000526" -> "1000522"  [label="CFG: "];
"1000528" -> "1000522"  [label="CFG: "];
"1000522" -> "1000549"  [label="DDG: args"];
"1000224" -> "1000522"  [label="DDG: args"];
"1000508" -> "1000522"  [label="DDG: args"];
"1000464" -> "1000522"  [label="DDG: args"];
"1000497" -> "1000522"  [label="DDG: args"];
"1000331" -> "1000522"  [label="DDG: args"];
"1000275" -> "1000522"  [label="DDG: args"];
"1000457" -> "1000522"  [label="DDG: args"];
"1000469" -> "1000522"  [label="DDG: args"];
"1000490" -> "1000489"  [label="AST: "];
"1000489" -> "1000549"  [label="DDG: vmsvga_fifo_read(s) >> 2"];
"1000525" -> "1000524"  [label="AST: "];
"1000525" -> "1000526"  [label="CFG: "];
"1000526" -> "1000525"  [label="AST: "];
"1000523" -> "1000525"  [label="CFG: "];
"1000525" -> "1000549"  [label="DDG: vmsvga_fifo_read(s)"];
"1000525" -> "1000549"  [label="DDG: s"];
"1000214" -> "1000525"  [label="DDG: s"];
"1000455" -> "1000525"  [label="DDG: s"];
"1000264" -> "1000525"  [label="DDG: s"];
"1000329" -> "1000525"  [label="DDG: s"];
"1000105" -> "1000525"  [label="DDG: s"];
}
