$date
	Sun Oct 23 04:04:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#700936
b11101 !
1"
#700938
b11101 &
b11101 %
1$
#700939
0"
#700942
b1011000 &
b1011000 %
#700946
b101100 &
b101100 %
#700950
b10110 &
b10110 %
#700954
b1011 &
b1011 %
#700958
b100010 &
b100010 %
#700962
b10001 &
b10001 %
#700966
b110100 &
b110100 %
#700970
b11010 &
b11010 %
#700974
b1101 &
b1101 %
#700978
b101000 &
b101000 %
#700982
b10100 &
b10100 %
#700986
b1010 &
b1010 %
#700990
b101 &
b101 %
#700994
b10000 &
b10000 %
#700998
b1000 &
b1000 %
#701002
b100 &
b100 %
#701006
b10 &
b10 %
#701010
b1 &
b1 %
1#
#701014
b0 &
0#
b0 %
0$
#1661396
1"
#1661398
b11101 &
b11101 %
1$
#1661399
0"
#1661402
b1011000 &
b1011000 %
#1661406
b101100 &
b101100 %
#1661410
b10110 &
b10110 %
#1661414
b1011 &
b1011 %
#1661418
b100010 &
b100010 %
#1661422
b10001 &
b10001 %
#1661426
b110100 &
b110100 %
#1661430
b11010 &
b11010 %
#1661434
b1101 &
b1101 %
#1661438
b101000 &
b101000 %
#1661442
b10100 &
b10100 %
#1661446
b1010 &
b1010 %
#1661450
b101 &
b101 %
#1661454
b10000 &
b10000 %
#1661458
b1000 &
b1000 %
#1661462
b100 &
b100 %
#1661466
b10 &
b10 %
#1661470
b1 &
1#
b1 %
#1661474
b0 &
b0 %
0#
0$
#2717560
b1110 !
1"
#2717562
b1110 &
b1110 %
1$
#2717563
0"
#2717566
b111 &
b111 %
#2717570
b10110 &
b10110 %
#2717574
b1011 &
b1011 %
#2717578
b100010 &
b100010 %
#2717582
b10001 &
b10001 %
#2717586
b110100 &
b110100 %
#2717590
b11010 &
b11010 %
#2717594
b1101 &
b1101 %
#2717598
b101000 &
b101000 %
#2717602
b10100 &
b10100 %
#2717606
b1010 &
b1010 %
#2717610
b101 &
b101 %
#2717614
b10000 &
b10000 %
#2717618
b1000 &
b1000 %
#2717622
b100 &
b100 %
#2717626
b10 &
b10 %
#2717630
b1 &
1#
b1 %
#2717634
b0 &
b0 %
0#
0$
#4500012
