0.6
2018.3
Dec  7 2018
00:33:28
D:/study/Digital logic experiment/Ex3/reg8/dffe.v,1574093424,verilog,,D:/study/Digital logic experiment/Ex3/reg8/reg8.srcs/sources_1/new/reg8.v,,dffe,,,,,,,,
D:/study/Digital logic experiment/Ex3/reg8/reg8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/study/Digital logic experiment/Ex3/reg8/reg8.srcs/sim_1/new/reg8_sim.v,1574093336,verilog,,,,reg8_sim,,,,,,,,
D:/study/Digital logic experiment/Ex3/reg8/reg8.srcs/sources_1/new/reg8.v,1574092150,verilog,,D:/study/Digital logic experiment/Ex3/reg8/reg8.srcs/sim_1/new/reg8_sim.v,,reg8,,,,,,,,
