{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713424209014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713424209014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:10:08 2024 " "Processing started: Thu Apr 18 15:10:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713424209014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713424209014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713424209014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713424209388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold_estimator.v 1 1 " "Found 1 design units, including 1 entities, in source file threshold_estimator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Threshold_Estimator " "Found entity 1: Threshold_Estimator" {  } { { "Threshold_Estimator.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Threshold_Estimator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_thresholding1.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_thresholding1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soft_Thresholding1 " "Found entity 1: Soft_Thresholding1" {  } { { "Soft_Thresholding1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Soft_Thresholding1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soft_thresholding.v 1 1 " "Found 1 design units, including 1 entities, in source file soft_thresholding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soft_Thresholding " "Found entity 1: Soft_Thresholding" {  } { { "Soft_Thresholding.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Soft_Thresholding.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "median2.v 1 1 " "Found 1 design units, including 1 entities, in source file median2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Median2 " "Found entity 1: Median2" {  } { { "Median2.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lor_odd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lor_odd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoR_Odd_block " "Found entity 1: LoR_Odd_block" {  } { { "LoR_Odd_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoR_Odd_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lor_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file lor_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoR_Odd " "Found entity 1: LoR_Odd" {  } { { "LoR_Odd.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoR_Odd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lor_even_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lor_even_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoR_Even_block " "Found entity 1: LoR_Even_block" {  } { { "LoR_Even_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoR_Even_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lor_even.v 1 1 " "Found 1 design units, including 1 entities, in source file lor_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoR_Even " "Found entity 1: LoR_Even" {  } { { "LoR_Even.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoR_Even.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_odd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lod_odd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoD_Odd_block " "Found entity 1: LoD_Odd_block" {  } { { "LoD_Odd_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoD_Odd_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file lod_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoD_Odd " "Found entity 1: LoD_Odd" {  } { { "LoD_Odd.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoD_Odd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_even_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lod_even_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoD_Even_block " "Found entity 1: LoD_Even_block" {  } { { "LoD_Even_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoD_Even_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod_even.v 1 1 " "Found 1 design units, including 1 entities, in source file lod_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoD_Even " "Found entity 1: LoD_Even" {  } { { "LoD_Even.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/LoD_Even.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hir_odd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hir_odd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiR_Odd_block " "Found entity 1: HiR_Odd_block" {  } { { "HiR_Odd_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiR_Odd_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hir_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file hir_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiR_Odd " "Found entity 1: HiR_Odd" {  } { { "HiR_Odd.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiR_Odd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hir_even_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hir_even_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiR_Even_block " "Found entity 1: HiR_Even_block" {  } { { "HiR_Even_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiR_Even_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hir_even.v 1 1 " "Found 1 design units, including 1 entities, in source file hir_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiR_Even " "Found entity 1: HiR_Even" {  } { { "HiR_Even.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiR_Even.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hid_odd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hid_odd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiD_Odd_block " "Found entity 1: HiD_Odd_block" {  } { { "HiD_Odd_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiD_Odd_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hid_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file hid_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiD_Odd " "Found entity 1: HiD_Odd" {  } { { "HiD_Odd.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiD_Odd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hid_even_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hid_even_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiD_Even_block " "Found entity 1: HiD_Even_block" {  } { { "HiD_Even_block.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiD_Even_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hid_even.v 1 1 " "Found 1 design units, including 1 entities, in source file hid_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 HiD_Even " "Found entity 1: HiD_Even" {  } { { "HiD_Even.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/HiD_Even.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwt_sym5_2_level_tc.v 1 1 " "Found 1 design units, including 1 entities, in source file dwt_sym5_2_level_tc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_sym5_2_Level_tc " "Found entity 1: DWT_sym5_2_Level_tc" {  } { { "DWT_sym5_2_Level_tc.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209560 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_sym5_2_Level_tb.v(133) " "Verilog HDL warning at DWT_sym5_2_Level_tb.v(133): extended using \"x\" or \"z\"" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1713424209572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DWT_sym5_2_Level_tb.v(130) " "Verilog HDL information at DWT_sym5_2_Level_tb.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1713424209572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_sym5_2_Level_tb.v(144) " "Verilog HDL warning at DWT_sym5_2_Level_tb.v(144): extended using \"x\" or \"z\"" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1713424209572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DWT_sym5_2_Level_tb.v(284) " "Verilog HDL warning at DWT_sym5_2_Level_tb.v(284): extended using \"x\" or \"z\"" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1713424209572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DWT_sym5_2_Level_tb.v(281) " "Verilog HDL information at DWT_sym5_2_Level_tb.v(281): always construct contains both blocking and non-blocking assignments" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 281 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1713424209572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwt_sym5_2_level_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dwt_sym5_2_level_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_sym5_2_Level_tb " "Found entity 1: DWT_sym5_2_Level_tb" {  } { { "DWT_sym5_2_Level_tb.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level_tb.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwt_sym5_2_level.v 1 1 " "Found 1 design units, including 1 entities, in source file dwt_sym5_2_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 DWT_sym5_2_Level " "Found entity 1: DWT_sym5_2_Level" {  } { { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter9.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter9 " "Found entity 1: Data_Sorter9" {  } { { "Data_Sorter9.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter8.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter8 " "Found entity 1: Data_Sorter8" {  } { { "Data_Sorter8.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter7.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter7 " "Found entity 1: Data_Sorter7" {  } { { "Data_Sorter7.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter6.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter6 " "Found entity 1: Data_Sorter6" {  } { { "Data_Sorter6.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter5.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter5 " "Found entity 1: Data_Sorter5" {  } { { "Data_Sorter5.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter4.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter4 " "Found entity 1: Data_Sorter4" {  } { { "Data_Sorter4.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter3.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter3 " "Found entity 1: Data_Sorter3" {  } { { "Data_Sorter3.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter24.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter24 " "Found entity 1: Data_Sorter24" {  } { { "Data_Sorter24.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter24.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter23.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter23.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter23 " "Found entity 1: Data_Sorter23" {  } { { "Data_Sorter23.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter23.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter22.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter22.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter22 " "Found entity 1: Data_Sorter22" {  } { { "Data_Sorter22.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter22.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter21.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter21.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter21 " "Found entity 1: Data_Sorter21" {  } { { "Data_Sorter21.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter21.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter20.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter20.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter20 " "Found entity 1: Data_Sorter20" {  } { { "Data_Sorter20.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter20.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter2 " "Found entity 1: Data_Sorter2" {  } { { "Data_Sorter2.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter19.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter19.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter19 " "Found entity 1: Data_Sorter19" {  } { { "Data_Sorter19.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter19.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter18.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter18.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter18 " "Found entity 1: Data_Sorter18" {  } { { "Data_Sorter18.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter17.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter17.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter17 " "Found entity 1: Data_Sorter17" {  } { { "Data_Sorter17.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter17.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter16.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter16 " "Found entity 1: Data_Sorter16" {  } { { "Data_Sorter16.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter16.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter15.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter15 " "Found entity 1: Data_Sorter15" {  } { { "Data_Sorter15.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter15.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter14.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter14.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter14 " "Found entity 1: Data_Sorter14" {  } { { "Data_Sorter14.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter14.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter13.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter13.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter13 " "Found entity 1: Data_Sorter13" {  } { { "Data_Sorter13.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter13.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter12.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter12 " "Found entity 1: Data_Sorter12" {  } { { "Data_Sorter12.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter12.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter11.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter11 " "Found entity 1: Data_Sorter11" {  } { { "Data_Sorter11.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter10.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter10 " "Found entity 1: Data_Sorter10" {  } { { "Data_Sorter10.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_sorter1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_sorter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Sorter1 " "Found entity 1: Data_Sorter1" {  } { { "Data_Sorter1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Data_Sorter1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha1st_level_recon1.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha1st_level_recon1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha1st_Level_Recon1 " "Found entity 1: alpha1st_Level_Recon1" {  } { { "alpha1st_Level_Recon1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha1st_level_recon.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha1st_level_recon.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha1st_Level_Recon " "Found entity 1: alpha1st_Level_Recon" {  } { { "alpha1st_Level_Recon.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha1st_level_decomp1.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha1st_level_decomp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha1st_Level_Decomp1 " "Found entity 1: alpha1st_Level_Decomp1" {  } { { "alpha1st_Level_Decomp1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha1st_level_decomp.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha1st_level_decomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha1st_Level_Decomp " "Found entity 1: alpha1st_Level_Decomp" {  } { { "alpha1st_Level_Decomp.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value1.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute_value1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Absolute_Value1 " "Found entity 1: Absolute_Value1" {  } { { "Absolute_Value1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Absolute_Value1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713424209643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DWT_sym5_2_Level " "Elaborating entity \"DWT_sym5_2_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713424209719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DWT_sym5_2_Level_tc DWT_sym5_2_Level_tc:u_DWT_sym5_2_Level_tc " "Elaborating entity \"DWT_sym5_2_Level_tc\" for hierarchy \"DWT_sym5_2_Level_tc:u_DWT_sym5_2_Level_tc\"" {  } { { "DWT_sym5_2_Level.v" "u_DWT_sym5_2_Level_tc" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha1st_Level_Decomp alpha1st_Level_Decomp:u_1st_Level_Decomp " "Elaborating entity \"alpha1st_Level_Decomp\" for hierarchy \"alpha1st_Level_Decomp:u_1st_Level_Decomp\"" {  } { { "DWT_sym5_2_Level.v" "u_1st_Level_Decomp" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiD_Even alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even " "Elaborating entity \"HiD_Even\" for hierarchy \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Even:u_HiD_Even\"" {  } { { "alpha1st_Level_Decomp.v" "u_HiD_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiD_Odd alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd " "Elaborating entity \"HiD_Odd\" for hierarchy \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|HiD_Odd:u_HiD_Odd\"" {  } { { "alpha1st_Level_Decomp.v" "u_HiD_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoD_Even alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even " "Elaborating entity \"LoD_Even\" for hierarchy \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Even:u_LoD_Even\"" {  } { { "alpha1st_Level_Decomp.v" "u_LoD_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoD_Odd alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd " "Elaborating entity \"LoD_Odd\" for hierarchy \"alpha1st_Level_Decomp:u_1st_Level_Decomp\|LoD_Odd:u_LoD_Odd\"" {  } { { "alpha1st_Level_Decomp.v" "u_LoD_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha1st_Level_Decomp1 alpha1st_Level_Decomp1:u_1st_Level_Decomp1 " "Elaborating entity \"alpha1st_Level_Decomp1\" for hierarchy \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\"" {  } { { "DWT_sym5_2_Level.v" "u_1st_Level_Decomp1" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424209989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiD_Even_block alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even " "Elaborating entity \"HiD_Even_block\" for hierarchy \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Even_block:u_HiD_Even\"" {  } { { "alpha1st_Level_Decomp1.v" "u_HiD_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiD_Odd_block alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd " "Elaborating entity \"HiD_Odd_block\" for hierarchy \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|HiD_Odd_block:u_HiD_Odd\"" {  } { { "alpha1st_Level_Decomp1.v" "u_HiD_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoD_Even_block alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even " "Elaborating entity \"LoD_Even_block\" for hierarchy \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Even_block:u_LoD_Even\"" {  } { { "alpha1st_Level_Decomp1.v" "u_LoD_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp1.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoD_Odd_block alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd " "Elaborating entity \"LoD_Odd_block\" for hierarchy \"alpha1st_Level_Decomp1:u_1st_Level_Decomp1\|LoD_Odd_block:u_LoD_Odd\"" {  } { { "alpha1st_Level_Decomp1.v" "u_LoD_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Decomp1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Threshold_Estimator Threshold_Estimator:u_Threshold_Estimator " "Elaborating entity \"Threshold_Estimator\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\"" {  } { { "DWT_sym5_2_Level.v" "u_Threshold_Estimator" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Absolute_Value1 Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1 " "Elaborating entity \"Absolute_Value1\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Absolute_Value1:u_Absolute_Value1\"" {  } { { "Threshold_Estimator.v" "u_Absolute_Value1" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Threshold_Estimator.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Median2 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2 " "Elaborating entity \"Median2\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\"" {  } { { "Threshold_Estimator.v" "u_Median2" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Threshold_Estimator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter1 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter1:u_Data_Sorter1 " "Elaborating entity \"Data_Sorter1\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter1:u_Data_Sorter1\"" {  } { { "Median2.v" "u_Data_Sorter1" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter2 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter2:u_Data_Sorter2 " "Elaborating entity \"Data_Sorter2\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter2:u_Data_Sorter2\"" {  } { { "Median2.v" "u_Data_Sorter2" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter5 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter5:u_Data_Sorter5 " "Elaborating entity \"Data_Sorter5\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter5:u_Data_Sorter5\"" {  } { { "Median2.v" "u_Data_Sorter5" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter8 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter8:u_Data_Sorter8 " "Elaborating entity \"Data_Sorter8\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter8:u_Data_Sorter8\"" {  } { { "Median2.v" "u_Data_Sorter8" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter3 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter3:u_Data_Sorter3 " "Elaborating entity \"Data_Sorter3\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter3:u_Data_Sorter3\"" {  } { { "Median2.v" "u_Data_Sorter3" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter6 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter6:u_Data_Sorter6 " "Elaborating entity \"Data_Sorter6\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter6:u_Data_Sorter6\"" {  } { { "Median2.v" "u_Data_Sorter6" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter9 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter9:u_Data_Sorter9 " "Elaborating entity \"Data_Sorter9\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter9:u_Data_Sorter9\"" {  } { { "Median2.v" "u_Data_Sorter9" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter12 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter12:u_Data_Sorter12 " "Elaborating entity \"Data_Sorter12\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter12:u_Data_Sorter12\"" {  } { { "Median2.v" "u_Data_Sorter12" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter15 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter15:u_Data_Sorter15 " "Elaborating entity \"Data_Sorter15\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter15:u_Data_Sorter15\"" {  } { { "Median2.v" "u_Data_Sorter15" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter4 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter4:u_Data_Sorter4 " "Elaborating entity \"Data_Sorter4\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter4:u_Data_Sorter4\"" {  } { { "Median2.v" "u_Data_Sorter4" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter7 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter7:u_Data_Sorter7 " "Elaborating entity \"Data_Sorter7\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter7:u_Data_Sorter7\"" {  } { { "Median2.v" "u_Data_Sorter7" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter10 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter10:u_Data_Sorter10 " "Elaborating entity \"Data_Sorter10\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter10:u_Data_Sorter10\"" {  } { { "Median2.v" "u_Data_Sorter10" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter13 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter13:u_Data_Sorter13 " "Elaborating entity \"Data_Sorter13\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter13:u_Data_Sorter13\"" {  } { { "Median2.v" "u_Data_Sorter13" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter16 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter16:u_Data_Sorter16 " "Elaborating entity \"Data_Sorter16\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter16:u_Data_Sorter16\"" {  } { { "Median2.v" "u_Data_Sorter16" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter19 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter19:u_Data_Sorter19 " "Elaborating entity \"Data_Sorter19\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter19:u_Data_Sorter19\"" {  } { { "Median2.v" "u_Data_Sorter19" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter11 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter11:u_Data_Sorter11 " "Elaborating entity \"Data_Sorter11\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter11:u_Data_Sorter11\"" {  } { { "Median2.v" "u_Data_Sorter11" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter14 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter14:u_Data_Sorter14 " "Elaborating entity \"Data_Sorter14\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter14:u_Data_Sorter14\"" {  } { { "Median2.v" "u_Data_Sorter14" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter17 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter17:u_Data_Sorter17 " "Elaborating entity \"Data_Sorter17\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter17:u_Data_Sorter17\"" {  } { { "Median2.v" "u_Data_Sorter17" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter20 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter20:u_Data_Sorter20 " "Elaborating entity \"Data_Sorter20\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter20:u_Data_Sorter20\"" {  } { { "Median2.v" "u_Data_Sorter20" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter22 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter22:u_Data_Sorter22 " "Elaborating entity \"Data_Sorter22\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter22:u_Data_Sorter22\"" {  } { { "Median2.v" "u_Data_Sorter22" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter18 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter18:u_Data_Sorter18 " "Elaborating entity \"Data_Sorter18\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter18:u_Data_Sorter18\"" {  } { { "Median2.v" "u_Data_Sorter18" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter21 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter21:u_Data_Sorter21 " "Elaborating entity \"Data_Sorter21\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter21:u_Data_Sorter21\"" {  } { { "Median2.v" "u_Data_Sorter21" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter23 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter23:u_Data_Sorter23 " "Elaborating entity \"Data_Sorter23\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter23:u_Data_Sorter23\"" {  } { { "Median2.v" "u_Data_Sorter23" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Sorter24 Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter24:u_Data_Sorter24 " "Elaborating entity \"Data_Sorter24\" for hierarchy \"Threshold_Estimator:u_Threshold_Estimator\|Median2:u_Median2\|Data_Sorter24:u_Data_Sorter24\"" {  } { { "Median2.v" "u_Data_Sorter24" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Median2.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soft_Thresholding Soft_Thresholding:u_Soft_Thresholding " "Elaborating entity \"Soft_Thresholding\" for hierarchy \"Soft_Thresholding:u_Soft_Thresholding\"" {  } { { "DWT_sym5_2_Level.v" "u_Soft_Thresholding" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Threshold_Switch1_out1_1 Soft_Thresholding.v(106) " "Verilog HDL or VHDL warning at Soft_Thresholding.v(106): object \"Threshold_Switch1_out1_1\" assigned a value but never read" {  } { { "Soft_Thresholding.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Soft_Thresholding.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1713424210428 "|DWT_sym5_2_Level|Soft_Thresholding:u_Soft_Thresholding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soft_Thresholding1 Soft_Thresholding1:u_Soft_Thresholding1 " "Elaborating entity \"Soft_Thresholding1\" for hierarchy \"Soft_Thresholding1:u_Soft_Thresholding1\"" {  } { { "DWT_sym5_2_Level.v" "u_Soft_Thresholding1" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Threshold_Switch1_out1_1 Soft_Thresholding1.v(106) " "Verilog HDL or VHDL warning at Soft_Thresholding1.v(106): object \"Threshold_Switch1_out1_1\" assigned a value but never read" {  } { { "Soft_Thresholding1.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/Soft_Thresholding1.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1713424210596 "|DWT_sym5_2_Level|Soft_Thresholding1:u_Soft_Thresholding1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha1st_Level_Recon alpha1st_Level_Recon:u_1st_Level_Recon " "Elaborating entity \"alpha1st_Level_Recon\" for hierarchy \"alpha1st_Level_Recon:u_1st_Level_Recon\"" {  } { { "DWT_sym5_2_Level.v" "u_1st_Level_Recon" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiR_Even alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even " "Elaborating entity \"HiR_Even\" for hierarchy \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Even:u_HiR_Even\"" {  } { { "alpha1st_Level_Recon.v" "u_HiR_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoR_Even alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even " "Elaborating entity \"LoR_Even\" for hierarchy \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Even:u_LoR_Even\"" {  } { { "alpha1st_Level_Recon.v" "u_LoR_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiR_Odd alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd " "Elaborating entity \"HiR_Odd\" for hierarchy \"alpha1st_Level_Recon:u_1st_Level_Recon\|HiR_Odd:u_HiR_Odd\"" {  } { { "alpha1st_Level_Recon.v" "u_HiR_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoR_Odd alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd " "Elaborating entity \"LoR_Odd\" for hierarchy \"alpha1st_Level_Recon:u_1st_Level_Recon\|LoR_Odd:u_LoR_Odd\"" {  } { { "alpha1st_Level_Recon.v" "u_LoR_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha1st_Level_Recon1 alpha1st_Level_Recon1:u_1st_Level_Recon1 " "Elaborating entity \"alpha1st_Level_Recon1\" for hierarchy \"alpha1st_Level_Recon1:u_1st_Level_Recon1\"" {  } { { "DWT_sym5_2_Level.v" "u_1st_Level_Recon1" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiR_Even_block alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even " "Elaborating entity \"HiR_Even_block\" for hierarchy \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Even_block:u_HiR_Even\"" {  } { { "alpha1st_Level_Recon1.v" "u_HiR_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HiR_Odd_block alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd " "Elaborating entity \"HiR_Odd_block\" for hierarchy \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|HiR_Odd_block:u_HiR_Odd\"" {  } { { "alpha1st_Level_Recon1.v" "u_HiR_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon1.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoR_Odd_block alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd " "Elaborating entity \"LoR_Odd_block\" for hierarchy \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Odd_block:u_LoR_Odd\"" {  } { { "alpha1st_Level_Recon1.v" "u_LoR_Odd" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon1.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoR_Even_block alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even " "Elaborating entity \"LoR_Even_block\" for hierarchy \"alpha1st_Level_Recon1:u_1st_Level_Recon1\|LoR_Even_block:u_LoR_Even\"" {  } { { "alpha1st_Level_Recon1.v" "u_LoR_Even" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/alpha1st_Level_Recon1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713424210938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713424215512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "270 " "270 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1713424216417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/output_files/DWT_sym5_2_Level.map.smsg " "Generated suppressed messages file C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/output_files/DWT_sym5_2_Level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713424216708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713424217969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713424217969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5406 " "Implemented 5406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713424218856 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713424218856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5279 " "Implemented 5279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713424218856 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "91 " "Implemented 91 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1713424218856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713424218856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713424218896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:10:18 2024 " "Processing ended: Thu Apr 18 15:10:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713424218896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713424218896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713424218896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713424218896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713424220665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713424220665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:10:20 2024 " "Processing started: Thu Apr 18 15:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713424220665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713424220665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713424220665 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713424220804 ""}
{ "Info" "0" "" "Project  = DWT_sym5_2_Level" {  } {  } 0 0 "Project  = DWT_sym5_2_Level" 0 0 "Fitter" 0 0 1713424220804 ""}
{ "Info" "0" "" "Revision = DWT_sym5_2_Level" {  } {  } 0 0 "Revision = DWT_sym5_2_Level" 0 0 "Fitter" 0 0 1713424220804 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1713424221135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DWT_sym5_2_Level 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DWT_sym5_2_Level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713424221249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713424221294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713424221294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713424221704 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713424221782 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713424222422 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ce_out " "Pin ce_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ce_out } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 53 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ce_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[0\] " "Pin Out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[0] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[1\] " "Pin Out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[1] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[2\] " "Pin Out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[2] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[3\] " "Pin Out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[3] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[4\] " "Pin Out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[4] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[5\] " "Pin Out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[5] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[6\] " "Pin Out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[6] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[7\] " "Pin Out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[7] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[8\] " "Pin Out1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[8] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[9\] " "Pin Out1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[9] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[10\] " "Pin Out1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[10] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[11\] " "Pin Out1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[11] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[12\] " "Pin Out1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[12] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[13\] " "Pin Out1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[13] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[14\] " "Pin Out1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[14] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[15\] " "Pin Out1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Out1[15] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 54 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_enable " "Pin clk_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_enable } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 51 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 50 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[0\] " "Pin In1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[0] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[1\] " "Pin In1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[1] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[2\] " "Pin In1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[2] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[3\] " "Pin In1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[3] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[4\] " "Pin In1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[4] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[5\] " "Pin In1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[5] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[6\] " "Pin In1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[6] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[7\] " "Pin In1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[7] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[8\] " "Pin In1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[8] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[9\] " "Pin In1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[9] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[10\] " "Pin In1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[10] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[11\] " "Pin In1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[11] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[12\] " "Pin In1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[12] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[13\] " "Pin In1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[13] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[14\] " "Pin In1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[14] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In1\[15\] " "Pin In1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { In1[15] } } } { "DWT_sym5_2_Level.v" "" { Text "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/DWT_sym5_2_Level.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1713424223036 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1713424223036 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1713424231611 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713424231623 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1713424232280 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 5041 global CLKCTRL_G11 " "clk~inputCLKENA0 with 5041 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1713424232295 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713424232295 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1713424232422 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424232442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT_sym5_2_Level.sdc " "Synopsys Design Constraints File file not found: 'DWT_sym5_2_Level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713424233389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713424233389 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713424233480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713424233480 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713424233480 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713424233663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713424233674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713424233693 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713424233713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713424233745 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713424233754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713424234663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2158 DSP block " "Packed 2158 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1713424234673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1905 " "Created 1905 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1713424234673 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713424234673 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424235353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713424249671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424252972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713424252987 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713424269318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424269318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713424272398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1713424288105 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713424288105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424293799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1713424293799 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713424293799 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.84 " "Total time spent on timing analysis during the Fitter is 2.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1713424299133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713424299308 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1713424299308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713424306190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713424306280 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1713424306280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713424312844 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713424323523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/output_files/DWT_sym5_2_Level.fit.smsg " "Generated suppressed messages file C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/output_files/DWT_sym5_2_Level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713424325722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5698 " "Peak virtual memory: 5698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713424329022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:12:09 2024 " "Processing ended: Thu Apr 18 15:12:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713424329022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713424329022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713424329022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713424329022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713424330984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713424330984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:12:10 2024 " "Processing started: Thu Apr 18 15:12:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713424330984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713424330984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713424330985 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713424344289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713424348728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:12:28 2024 " "Processing ended: Thu Apr 18 15:12:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713424348728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713424348728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713424348728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713424348728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713424349579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713424350608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713424350608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:12:30 2024 " "Processing started: Thu Apr 18 15:12:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713424350608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713424350608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DWT_sym5_2_Level -c DWT_sym5_2_Level " "Command: quartus_sta DWT_sym5_2_Level -c DWT_sym5_2_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713424350608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1713424350728 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713424352142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713424352194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1713424352194 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DWT_sym5_2_Level.sdc " "Synopsys Design Constraints File file not found: 'DWT_sym5_2_Level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1713424354916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1713424354916 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713424354956 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1713424354956 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1713424355007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355007 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1713424355017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1713424355044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713424355555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713424355555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.023 " "Worst-case setup slack is -5.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.023           -9860.031 clk  " "   -5.023           -9860.031 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424355563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 clk  " "    0.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424355596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424355599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424355602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -8003.563 clk  " "   -2.225           -8003.563 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424355606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424355606 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1713424355877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713424355941 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1713424355941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713424364475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713424365180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713424365180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.150 " "Worst-case setup slack is -5.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.150           -9777.499 clk  " "   -5.150           -9777.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424365189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424365229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424365232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424365232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -8265.552 clk  " "   -2.225           -8265.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424365244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424365244 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1713424365506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1713424365697 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C6 " "Timing characteristics of device 5CSXFC6D6F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1713424365697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1713424374794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713424375326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713424375326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.192 " "Worst-case setup slack is -2.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192           -3970.370 clk  " "   -2.192           -3970.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424375336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk  " "    0.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424375377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424375377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424375377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -4540.224 clk  " "   -1.702           -4540.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424375391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424375391 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1713424375663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1713424376427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1713424376427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.018 " "Worst-case setup slack is -2.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018           -3398.295 clk  " "   -2.018           -3398.295 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424376437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk  " "    0.124               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424376489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424376490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1713424376490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -4555.590 clk  " "   -1.702           -4555.590 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1713424376497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1713424376497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713424378205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1713424378256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713424378460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:12:58 2024 " "Processing ended: Thu Apr 18 15:12:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713424378460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713424378460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713424378460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713424378460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713424380325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713424380325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:13:00 2024 " "Processing started: Thu Apr 18 15:13:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713424380325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713424380325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DWT_sym5_2_Level -c DWT_sym5_2_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713424380325 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1713424381915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DWT_sym5_2_Level.vo C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/simulation/modelsim/ simulation " "Generated file DWT_sym5_2_Level.vo in folder \"C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/01 sym/sym5/sym5 Level 2/hdl_prj/hdlsrc/sym5_2_Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1713424382992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713424383206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:13:03 2024 " "Processing ended: Thu Apr 18 15:13:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713424383206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713424383206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713424383206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713424383206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713424384039 ""}
