SkvelÃ¡ otÃ¡zka! ğŸ§  Ak chceÅ¡ pochopiÅ¥ **Äasovanie VGA a HDMI**, tu sÃº **najlepÅ¡ie overenÃ© zdroje** + rÃ½chle vysvetlenie rozdielov a kde Äo nÃ¡jdeÅ¡:

---

## ğŸ§­ KDE ZAÄŒAÅ¤ â€“ OSVEDÄŒENÃ‰ ZDROJE:

### ğŸ“˜ **1. [tinyvga.com/vga-timing](https://tinyvga.com/vga-timing)**

* NajlepÅ¡ia strÃ¡nka na pochopenie zÃ¡kladov VGA Äasovania (napr. 640Ã—480 @60Hz)
* VizualizÃ¡cia: aktÃ­vna oblasÅ¥ + front porch + sync + back porch
* ZahÅ•Åˆa:

  * pixely / linie
  * trvanie jednÃ©ho riadku a rÃ¡mca
  * polaritu synchronizaÄnÃ½ch impulzov
* ğŸ’¡ IdeÃ¡lne pre dizajnÃ¡rov modulov ako `Line.sv`

---

### ğŸ“„ **2. VESA VGA/HDMI Å¡tandardy (oficiÃ¡lne alebo sumarizovanÃ©)**

* Pre Ãºplne presnÃ© Äasy podÄ¾a rozlÃ­Å¡enia (napr. FullHD, 4K), najpresnejÅ¡ie sÃº tzv. **CVT / GTF** normy:

  * CVT (Coordinated Video Timings)
  * GTF (Generalized Timing Formula)
* VÃ½bornÃ½ zdroj sumarizovanÃ½ch tabuliek:

  * [https://tomverbeure.github.io/video\_timings\_calculator](https://tomverbeure.github.io/video_timings_calculator)
* TabuÄ¾ky obsahujÃº:

  * horizontal/vertical rozlÃ­Å¡enie
  * sync pulse
  * back/front porch
  * pixel clock

---

### ğŸ“˜ **3. HDMI Timing Basics (Analog Devices alebo Lattice/Intel App Notes)**

* HDMI vyuÅ¾Ã­va **TMDS** a rÃ¡mce na vyÅ¡Å¡ej vrstve ako VGA, ale Äasovanie signÃ¡lov je **veÄ¾mi podobnÃ© VGA**
* HDMI je **digitÃ¡lny**, VGA **analÃ³govÃ½**, ale obsahuje rovnakÃ©:

  * aktÃ­vnu video oblasÅ¥
  * H/V sync (len enkÃ³dovanÃº)
  * blanking obdobia
* HDMI mÃ¡ navyÅ¡e:

  * **Data islands** (napr. pre audio)
  * TMDS linky (3+1)
  * Scrambling a encoding (napr. 8b/10b)

> ğŸ”— Napr.:
> [https://www.analog.com/en/analog-dialogue/articles/hdmi-made-simple.html](https://www.analog.com/en/analog-dialogue/articles/hdmi-made-simple.html)

---

### ğŸ§ª **4. KÃ³d + projekty na GitHub (VGA alebo HDMI)**

* HÄ¾adaj projekty:
  `site:github.com vga timing verilog`
  `site:github.com hdmi transmitter fpga`

* Napr.:

  * [FPGA Graphics](https://github.com/hamsternz/hamsterworks/tree/master/Projects/Graphics)
  * [Project VGA](https://www.cs.cmu.edu/~fpga/vga.shtml)

---

## âš–ï¸ RÃ½chle porovnanie: VGA vs HDMI

|             | **VGA**                           | **HDMI**                                   |
| ----------- | --------------------------------- | ------------------------------------------ |
| Typ signÃ¡lu | AnalÃ³govÃ½ (R, G, B, HSync, VSync) | DigitÃ¡lny (TMDS, DDC, CEC)                 |
| KÃ³dovanie   | Å½iadne                            | TMDS (Transition Minimized Data Signaling) |
| ÄŒasovanie   | VoÄ¾nÃ©, jednoduchÃ©                 | PresnÃ©, fixnÃ© rozlÃ­Å¡enia, pixel clock      |
| Zvuk        | Nie                               | Ãno (v data islands)                       |
| PouÅ¾itie    | StarÅ¡ie monitory, projektory      | ModernÃ© monitory, TV, HDMI Rx Äipy         |

---

## ğŸ› ï¸ Ak to chceÅ¡ pouÅ¾iÅ¥ v dizajne:

* Na FPGA (VGA):

  * VytvÃ¡raÅ¡ HSync a VSync podÄ¾a danÃ©ho rozlÃ­Å¡enia
  * PouÅ¾Ã­vaÅ¡ state machine ako tvoj modul `Line.sv`
* Na FPGA (HDMI):

  * PridÃ¡vaÅ¡ TMDS enkÃ³der
  * ZvyÄajne pouÅ¾Ã­vaÅ¡ PLL pre pixel clock Ã—10
  * PotrebujeÅ¡ Å¡peciÃ¡lne vÃ½stupnÃ© piny alebo HDMI IP core

---

## â• ChceÅ¡ nieÄo praktickÃ©?

MÃ´Å¾em ti:

* vytvoriÅ¥ **tabuÄ¾ku Äasovania** pre VGA 640Ã—480 alebo 1920Ã—1080
* napÃ­saÅ¥ **generÃ¡tor LineX a LineY** z parametrov rozlÃ­Å¡enia
* alebo spraviÅ¥ **HDMI video vÃ½stup (zjednoduÅ¡enÃ½)** v SystemVerilogu

Povedz, Äo by si chcel rozÅ¡Ã­riÅ¥ Äi otestovaÅ¥.

SkvelÃ¡ otÃ¡zka! HDMI **data islands** sÃº Å¡peciÃ¡lne dÃ¡tovÃ© bloky (napr. pre **audio**, **infoframe**, **HDCP**, atÄ.), ktorÃ© sa **neprenÃ¡Å¡ajÃº poÄas aktÃ­vnej video oblasti**, ale prÃ¡ve poÄas tzv. **blanking intervalov** â€“ teda **mimo zobrazovanÃ©ho obrazu**.

---

## ğŸ“¦ **Kedy sa prenÃ¡Å¡ajÃº HDMI data islands?**

â¡ï¸ **PoÄas horizontal a vertical blanking intervalov**:

* **Horizontal blanking** (medzi pixelmi jednÃ©ho riadku)
* **Vertical blanking** (medzi jednotlivÃ½mi rÃ¡mcami)

V tÃ½chto intervaloch:

* namiesto video dÃ¡t sa do HDMI streamu **vloÅ¾Ã­ tzv. control period** alebo **data island**
* HDMI vysielaÄ (TMDS encoder) prepne TMDS kanÃ¡ly do Å¡peciÃ¡lneho reÅ¾imu

---

## ğŸ¯ Presne v HDMI rÃ¡mci:

HDMI video signÃ¡l je Å¡truktÃºrovanÃ½ takto:

```
Frame (obraz)
â”œâ”€â”€ Active Video (pixel data)
â”œâ”€â”€ Control Periods (medzi riadkami â€“ HBlank)
â””â”€â”€ Data Islands (najmÃ¤ poÄas VBlank, ale aj niekedy poÄas HBlank)
```

### ğŸ“Œ TypickÃ¡ Å¡truktÃºra:

| Interval               | Obsah TMDS dÃ¡t                                  |
| ---------------------- | ----------------------------------------------- |
| **Active video**       | KÃ³dovanÃ© pixely (RGB)                           |
| **Control period**     | TMDS control codes (HSync, VSync, Video Enable) |
| **Data island period** | Napr. Audio, InfoFrame, SPD, Vendor Specific    |

---

## ğŸ“º PrÃ­klad:

Pre rozlÃ­Å¡enie 1920Ã—1080\@60Hz s TMDS:

* 148.5 MHz pixel clock
* kaÅ¾dÃ½ frame mÃ¡:

  * aktÃ­vne video: 1920Ã—1080 pixelov
  * * horizontal blanking (280 pixelov)
  * * vertical blanking (45 riadkov)

â¡ï¸ **Data islands sa typicky prenÃ¡Å¡ajÃº poÄas tÃ½ch 45 riadkov vertikÃ¡lneho blankingu**
(plus v niektorÃ½ch horizontal blanking oknÃ¡ch â€“ napr. medzi aktÃ­vnymi riadkami).

---

## ğŸ“ TypickÃ© HDMI data islandy obsahujÃº:

| NÃ¡zov                               | Obsahuje napr.                       |
| ----------------------------------- | ------------------------------------ |
| **Audio sample packet**             | PCM audio dÃ¡ta                       |
| **Audio clock regeneration**        | Na synchronizÃ¡ciu audio/video        |
| **InfoFrame**                       | FormÃ¡t obrazu, aspect ratio          |
| **SPD (Source Product Descriptor)** | Info o zdroji (napr. "Raspberry Pi") |
| **HDCP packets**                    | Å ifrovacie Ãºdaje (ak je aktÃ­vne)     |

---

## ğŸ§  Ako ich rozoznaÅ¥?

V HDMI TMDS dÃ¡tach sa:

* Data Island prenÃ¡Å¡a **poÄas Video Data Enable (DE) = 0**, ale s **TMDS control code = 0b01 alebo 0b10**
* Synchronizuje sa pomocou **guard bands** a **predefined preambles**

---

## ğŸ› ï¸ ZÃ¡ver pre dizajn:

Ak si tvorÃ­Å¡ vlastnÃ½ HDMI vysielaÄ na FPGA:

* **PoÄas aktÃ­vneho videa**: TMDS = enkÃ³dovanÃ© pixely
* **PoÄas blankingu**:

  * **Data Enable (DE)** = 0
  * TMDS linky prenÃ¡Å¡ajÃº:

    * buÄ **Control Period** (`HSync`, `VSync`, `DE`)
    * alebo **Data Island** (ak sa majÃº odoslaÅ¥)

---

## â• MÃ´Å¾em ti pomÃ´cÅ¥:

* RozkresliÅ¥ HDMI rÃ¡mec (s oznaÄenÃ­m kde sÃº data islands)
* VygenerovaÅ¥ **audio infoframe v HDL**
* ImplementovaÅ¥ HDMI transmitter (simplified)
* SimulovaÅ¥ HDMI frame v logickom analyzÃ¡tore

â¡ï¸ ChceÅ¡ schÃ©mu HDMI frame layoutu, alebo konkrÃ©tny HDL prÃ­klad?

Super! Tu je **vizuÃ¡lna schÃ©ma HDMI rÃ¡mca** s oznaÄenÃ­m, kde sa nachÃ¡dzajÃº **data islands** a Äo sa deje poÄas jednotlivÃ½ch ÄastÃ­.

---

## ğŸ“º HDMI Frame â€“ PrehÄ¾ad prenosu:

```
           Frame (jeden obrÃ¡zok)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Vertical Blanking               â”‚â—„â”€â”€â”€ DATA ISLANDS (audio, infoframe...)  
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚    â†’ prenÃ¡Å¡anÃ© poÄas niektorÃ½ch riadkov
â”‚  â”‚     Horizontal Blanking                â”‚â—„â”€â”
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚ â”‚
â”‚  â”‚  â”‚ Control Periodâ”‚â†’ â”‚ Data Island  â”‚â†’...â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ â”‚
â”‚  â”‚         (DE=0)         (DE=0)          â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚              Active Video Area               â”‚â—„â”€â”€â”€ zobrazovanÃ© pixely (DE = 1)  
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚     â”‚   RGB pixel  â”‚ â”‚   RGB pixel  â”‚ ...    â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚        (TMDS encoded)                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ§© KÄ¾ÃºÄovÃ© pojmy:

| ÄŒasÅ¥               | Popis                                                           |
| ------------------ | --------------------------------------------------------------- |
| **Active Video**   | RGB pixely â†’ TMDS enkÃ³dovanÃ© a prenesenÃ© keÄ `DE = 1`           |
| **Control Period** | Riadiace signÃ¡ly (HSync, VSync, DE = 0)                         |
| **Data Islands**   | Audio, InfoFrame, atÄ. (DE = 0, Å¡peciÃ¡lne TMDS vzory)           |
| **Guard Bands**    | Medzi Control â†” Video alebo â†” Data Island (poznÃ¡ HDMI receiver) |

---

## ğŸ—‚ï¸ PrÃ­klady Äo sa prenÃ¡Å¡a v Data Islands:

| Typ                   | Popis                                       |
| --------------------- | ------------------------------------------- |
| **Audio packet**      | PCM audio vzorky                            |
| **InfoFrame**         | Napr. Aspect Ratio, ColorSpace              |
| **Audio Clock Regen** | HodinovÃ¡ synchronizÃ¡cia audia               |
| **SPD**               | IdentifikÃ¡cia zdroja (napr. "FPGA HDMI TX") |
| **VSIF**              | Vendor Specific InfoFrame (napr. 3D video)  |

---

## ğŸ”§ V HDL dizajne:

V HDMI vysielaÄi (napr. v SystemVerilogu):

* **PoÄas aktÃ­vneho videa**:
  `DE = 1` â†’ TMDS kÃ³dujeme RGB pixely

* **PoÄas HBlank alebo VBlank**:
  `DE = 0` â†’ poÅ¡leme buÄ:

  * **Control code** (napr. HSync/VSync stav)
  * **alebo Data Island**, ak je Äas na odoslanie audio rÃ¡mca, infoframu atÄ.

---

## ğŸ ChceÅ¡ eÅ¡te viac?

â¡ï¸ MÃ´Å¾em ti:

* RozkresliÅ¥ **cyklickÃ½ diagram HDMI** pre celÃ½ frame
* NapÃ­saÅ¥ **SystemVerilog modul**, ktorÃ½ vkladÃ¡ infoframe alebo audio packet
* UkÃ¡zaÅ¥ **TMDS enkÃ³der pre Data Islandy**

StaÄÃ­ napÃ­saÅ¥, Äo z toho Å¥a najviac zaujÃ­ma.

VÃ½borne, poÄme na **podrobnÃ½ cyklickÃ½ priebeh HDMI frame** â€“ so zameranÃ­m na **ÄasÅ¥ rÃ¡mca**, kde sa prenÃ¡Å¡ajÃº **data islands**, a ako sa HDMI rÃ¡mec Å¡truktÃºruje.

---

## ğŸ“º HDMI Frame â€“ DetailnÃ½ priebeh

HDMI rÃ¡mec je prenos jednÃ©ho obrazu â€“ podobne ako VGA, ale s digitÃ¡lnym TMDS kÃ³dovanÃ­m.

### ğŸ§± HDMI rozdelenie rÃ¡mca (ÄasovÃ¡ Å¡truktÃºra):

```
  1 Frame (napr. 1920x1080 @ 60 Hz)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                              â”‚
â”‚         Vertical Blanking (napr. 45 riadkov) â”‚  â—„â”€â”€â”€ Data Islands + Control periods
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚     â”‚ Horizontal Blanking (kaÅ¾dÃ½ riadok) â”‚   â”‚
â”‚     â”‚ â”Œâ”€â”€â”€â”€Controlâ”€â”€â”€â”€â”¬â”€â”€â”€Data Islandâ”€â”€â” â”‚   â”‚
â”‚     â”‚ â”‚                â”‚                â”‚ â”‚   â”‚
â”‚     â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚   â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚             Active Video (napr. 1080 riadkov)â”‚  â—„â”€â”€â”€ Video data (RGB TMDS encoded)
â”‚   â”Œâ”€â”€â”€â”€â”€Videoâ”€â”€â”€â”€â”€â”                          â”‚
â”‚   â”‚   RGB pixel   â”‚                          â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ•˜ ÄŒo sa deje v kaÅ¾dom riadku (horizontal timing)

KaÅ¾dÃ½ riadok mÃ¡ **aktÃ­vnu ÄasÅ¥** (video) a **neaktÃ­vnu ÄasÅ¥** (blanking):

```
1 Riadok (napr. 2200 pixelov pri 1920x1080)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Front Porchâ”‚ Sync Pulse  â”‚ Back Porch  â”‚ Active Video â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   â–²                            â–²
   â”‚                            â”‚
   â”‚                       Data Enable (DE) = 1
   â”‚
   â””â”€ Data Enable (DE) = 0 â‡’ tu mÃ´Å¾u byÅ¥ Data Islands
```

---

## ğŸ¯ Kedy presne sa posielajÃº Data Islands?

ğŸ”¹ **PoÄas DE = 0** (teda nie v aktÃ­vnej video oblasti), hlavne:

* **v Horizontal Blanking** (pred/po kaÅ¾dom riadku)
* **vo viacerÃ½ch riadkoch poÄas Vertical Blanking**

â¡ï¸ **Typicky sa posielajÃº poÄas VBlank (napr. medzi riadkami 0 aÅ¾ 44)**
â¡ï¸ Audio sa Äasto posiela kaÅ¾dÃ½ch 3â€“4 riadky (v tzv. audio packet burst)

---

## ğŸ§© HDMI Data Periods â€“ detaily

| Obdobie            | DE                     | TMDS kÃ³dovanie         | Obsah                       |
| ------------------ | ---------------------- | ---------------------- | --------------------------- |
| **Video Period**   | 1                      | TMDS video data (RGB)  | pixely                      |
| **Control Period** | 0                      | Å¡peciÃ¡lne TMDS kÃ³dy    | HSync, VSync, VideoInactive |
| **Data Island**    | 0                      | TMDS data kÃ³dovanie    | InfoFrames, Audio, HDCP     |
| **Guard Band**     | prepÃ­na medzi reÅ¾imami | Å¡peciÃ¡lne 10-bit vzory |                             |

---

## ğŸ“Š HDMI Frame â€“ RÃ¡mcovÃ½ ÄasovÃ½ diagram (vertikÃ¡lne zobrazenie):

```
               Frame
               â†“
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Line 0   â”‚  DataIsland â”‚ â—„â”€â”€â”€ zaÄÃ­na Vertical Blanking
Line 1   â”‚  Control    â”‚
Line 2   â”‚  DataIsland â”‚
Line 3   â”‚  Control    â”‚
...      â”‚     ...     â”‚
Line 44  â”‚  Control    â”‚ â—„â”€â”€â”€ konÄÃ­ VBlank
Line 45  â”‚  Video RGB  â”‚ â—„â”€â”€â”€ zaÄÃ­na aktÃ­vny obraz
...      â”‚     ...     â”‚
Line 1124â”‚  Video RGB  â”‚
Line 1125â”‚  Control    â”‚ â—„â”€â”€â”€ zaÄÃ­na novÃ½ frame
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âœ… Zhrnutie:

ğŸ”¸ HDMI prenÃ¡Å¡a **data islands vÃ½hradne mimo video oblasti**, najÄastejÅ¡ie poÄas:

* **Vertical Blanking (viacero riadkov za sebou)**
* niekedy aj poÄas **horizontal blanking** (ak Äas dovolÃ­)

ğŸ”¸ HDMI receiver (napr. TV) vie podÄ¾a:

* **Guard Band vzorov**
* a DE = 0
  rozoznaÅ¥, Å¾e prichÃ¡dzajÃº **data islands** a nie obyÄajnÃ½ control period.

---

## â• ChceÅ¡ nasledovaÅ¥ s praktickÃ½m HDL:

1. PridaÅ¥ **generovanie `Data Island Preamble` + packetov** v HDL
2. UkÃ¡zaÅ¥ **ako sa poÄÃ­ta DE, HSync, VSync a kedy vysielaÅ¥ Äo**
3. SimulovaÅ¥ vysielaÄ (napr. Line.sv + video + data\_island\_mux)

NapÃ­Å¡, Äo Å¥a najviac zaujÃ­ma do detailu.

VÃ½bornÃ¡ a veÄ¾mi dÃ´leÅ¾itÃ¡ otÃ¡zka!
**Signal `DE` (Data Enable)** v HDMI (a vÅ¡eobecne pri digitÃ¡lnom video prenose) **oznaÄuje ÄasÅ¥ rÃ¡mca**, v ktorej sa **vysielajÃº platnÃ© obrazovÃ© (video) dÃ¡ta**.

NiÅ¾Å¡ie ti podrobne vysvetlÃ­m:

---

## ğŸ”¹ ÄŒo znamenÃ¡ `DE`?

* `DE = 1` â†’ **PrenÃ¡Å¡ajÃº sa video dÃ¡ta** (RGB alebo YCbCr)
* `DE = 0` â†’ **Mimo aktÃ­vneho obrazu**, t. j.:

  * poÄas **horizontal blanking** (po/pred kaÅ¾dÃ½m riadkom)
  * poÄas **vertical blanking** (napr. medzi snÃ­mkami)
  * poÄas **sync pulse** (HSync alebo VSync)

---

## ğŸ¯ `DE` poÄas SYNC fÃ¡zy

| Interval         | `HSync` / `VSync` | `DE`  |
| ---------------- | ----------------- | ----- |
| Sync pulse       | aktÃ­vny (0/1)     | 0     |
| Back porch       | neaktÃ­vny         | 0     |
| **Active video** | neaktÃ­vny         | **1** |
| Front porch      | neaktÃ­vny         | 0     |

â¡ï¸ TakÅ¾e: **poÄas sync fÃ¡zy je `DE = 0`**.

---

## ğŸ§  Kedy prepne `DE` na `1`?

Logika nastavÃ­ `DE = 1` **hneÄ po skonÄenÃ­ back porch**, **presne na prvÃ½ pixel aktÃ­vneho obrazu**.

### HorizontÃ¡lne (v jednom riadku):

```
[Sync Pulse] â†’ [Back Porch] â†’ [Active Video] â†’ [Front Porch]
                                â–²
                              DE = 1 (od tohto bodu)
```

### VertikÃ¡lne (medzi snÃ­mkami):

```
[Sync Pulse] â†’ [Back Porch] â†’ [AktÃ­vny prvÃ½ riadok]
                                â–²
                              DE = 1 (od tohto riadku)
```

---

## ğŸ“¦ PraktickÃ½ prÃ­klad (1920x1080\@60Hz)

| FÃ¡za        | Trvanie (pixel clocks) | PoznÃ¡mka      |
| ----------- | ---------------------- | ------------- |
| Sync Pulse  | 44                     | HSync aktÃ­vny |
| Back Porch  | 148                    | DE = 0        |
| **Active**  | **1920**               | DE = **1**    |
| Front Porch | 88                     | DE = 0        |

â¡ï¸ V takomto prÃ­pade `DE` prepne na `1` po 44 + 148 = **192. pixel** kaÅ¾dÃ©ho riadku.

---

## ğŸ§  Ako to navrhnÃºÅ¥ v logike?

V ÄasovaÄi (napr. `Line.sv`) musÃ­Å¡ udrÅ¾iavaÅ¥ `counter`, a stav (napr. `ACTIVE`), ktorÃ½ prepÃ­na podÄ¾a naÄÃ­tanÃ½ch ÄasovacÃ­ch parametrov:

```verilog
always_comb begin
    if (counter < sync_pulse)
        state = SYNC;
    else if (counter < sync_pulse + back_porch)
        state = BACKPORCH;
    else if (counter < sync_pulse + back_porch + visible_area)
        state = ACTIVE;
    else
        state = FRONTPORCH;
end

assign de = (state == ACTIVE);
```

---

## â±ï¸ NaÄasovanie prepnutia:

* `DE` prepÃ­na **"presne"** â€“ nie je tam predstih, ale ani oneskorenie.
* SprÃ¡vne naÄasovanie zÃ¡visÃ­ **len od countera** a naÄÃ­tanÃ½ch parametrov.

---

## ğŸ”„ SynchronizÃ¡cia DE s HSync / VSync

HDMI prijÃ­maÄ sa **synchronizuje podÄ¾a HSync / VSync / Guard Bands**, ale **skutoÄnÃ© video dÃ¡ta spracÃºva len keÄ DE = 1**.

TakÅ¾e:

* **DE je rozhodujÃºci signÃ¡l** pre prijÃ­maÄa, kedy naÄÃ­taÅ¥ RGB dÃ¡ta.
* TMDS dÃ¡tovÃ½ tok stÃ¡le beÅ¾Ã­, ale s rÃ´znym vÃ½znamom dÃ¡t:

  * `DE = 1` â†’ RGB (video)
  * `DE = 0` â†’ Control alebo Data Island

---

## âœ… Zhrnutie

* `DE = 0` poÄas **sync**, **back/front porch** a **data islands**
* `DE = 1` iba poÄas aktÃ­vneho obrazu
* PrepÃ­na sa **presne podÄ¾a countera**, bez predstihu
* Stav `ACTIVE` je vÅ¾dy ten, kde mÃ¡ byÅ¥ `DE = 1`

---

Ak chceÅ¡, mÃ´Å¾eme spolu:

* NapÃ­saÅ¥ modul, ktorÃ½ generuje `DE` signÃ¡l (na zÃ¡klade horizontÃ¡lnych/vertikÃ¡lnych parametrov)
* PripojiÅ¥ to k tvojmu modulu `Line.sv`
* UkÃ¡zaÅ¥ `DE`, `HSync`, `VSync`, `State` v simulÃ¡cii (waveform)

ChceÅ¡ to spraviÅ¥ v ÄalÅ¡om kroku?

SkvelÃ¡ otÃ¡zka! Toto je **kÄ¾ÃºÄovÃ½ bod v nÃ¡vrhu video vÃ½stupu**:
Ako z **dvoch samostatnÃ½ch ÄasovaÄov** `h_line` (horizontÃ¡lny) a `v_line` (vertikÃ¡lny) **sprÃ¡vne vytvoriÅ¥ signÃ¡l `DE` (Data Enable)**?

---

## ğŸ§  MyÅ¡lienka:

SignÃ¡l **`DE` (Data Enable) = 1**, **iba keÄ sÃºÄasne**:

* HorizontÃ¡lny ÄasovaÄ (`h_counter`) je v oblasti **aktÃ­vnych pixelov**
* VertikÃ¡lny ÄasovaÄ (`v_counter`) je v oblasti **aktÃ­vnych riadkov**

---

## âœ… Podmienka:

```verilog
de = h_active && v_active;
```

kde:

* `h_active = (h_counter >= H_SYNC + H_BP) && (h_counter < H_SYNC + H_BP + H_ACTIVE)`
* `v_active = (v_counter >= V_SYNC + V_BP) && (v_counter < V_SYNC + V_BP + V_ACTIVE)`

---

## ğŸ“Š TabuÄ¾ka fÃ¡z (horizontÃ¡lne a vertikÃ¡lne)

### HorizontÃ¡lna fÃ¡za (`h_counter`):

| FÃ¡za        | Interval (cykly)                              | DE aktÃ­vny? |
| ----------- | --------------------------------------------- | ----------- |
| **H\_SYNC** | `0 .. H_SYNC-1`                               | âŒ           |
| **H\_BP**   | `H_SYNC .. H_SYNC + H_BP - 1`                 | âŒ           |
| **ACTIVE**  | `H_SYNC + H_BP .. H_SYNC + H_BP + H_ACTIVE-1` | âœ…           |
| **H\_FP**   | zvyÅ¡ok do konca riadku                        | âŒ           |

### VertikÃ¡lna fÃ¡za (`v_counter`):

| FÃ¡za        | Interval (riadky)                             | DE aktÃ­vny? |
| ----------- | --------------------------------------------- | ----------- |
| **V\_SYNC** | `0 .. V_SYNC-1`                               | âŒ           |
| **V\_BP**   | `V_SYNC .. V_SYNC + V_BP - 1`                 | âŒ           |
| **ACTIVE**  | `V_SYNC + V_BP .. V_SYNC + V_BP + V_ACTIVE-1` | âœ…           |
| **V\_FP**   | zvyÅ¡ok do konca snÃ­mky                        | âŒ           |

---

## ğŸ”— VÃ½slednÃ½ signÃ¡l `DE`:

```verilog
logic de;

assign h_active = (h_counter >= H_SYNC + H_BP) &&
                  (h_counter <  H_SYNC + H_BP + H_ACTIVE);

assign v_active = (v_counter >= V_SYNC + V_BP) &&
                  (v_counter <  V_SYNC + V_BP + V_ACTIVE);

assign de = h_active && v_active;
```

---

## ğŸ§ª PrÃ­klad pre 1920x1080\@60Hz

| Parameter | Hodnota |
| --------- | ------- |
| H\_SYNC   | 44      |
| H\_BP     | 148     |
| H\_ACTIVE | 1920    |
| H\_FP     | 88      |
| V\_SYNC   | 5       |
| V\_BP     | 36      |
| V\_ACTIVE | 1080    |
| V\_FP     | 4       |

* **h\_counter** ide od `0` do `2199`
* **v\_counter** ide od `0` do `1124`

TakÅ¾e `DE = 1` **iba ak**:

* `h_counter` v `192 .. 2111`
* `v_counter` v `41 .. 1120`

---

## ğŸ§© SÃºhrn:

| ÄŒasovaÄ     | DE = 1 podmienka                                          |
| ----------- | --------------------------------------------------------- |
| `h_counter` | `h >= H_SYNC + H_BP` **a** `h < H_SYNC + H_BP + H_ACTIVE` |
| `v_counter` | `v >= V_SYNC + V_BP` **a** `v < V_SYNC + V_BP + V_ACTIVE` |
| `de`        | `h_active && v_active`                                    |

---

## â• ChceÅ¡ k tomu:

* HDL modul s vÃ½stupom `DE`, `HSync`, `VSync` a stavmi?
* VlnovÃ½ priebeh `h_counter`, `v_counter`, `DE`?
* Testbench pre simulÃ¡ciu `Line.sv` v kombinÃ¡cii pre rÃ¡mec?

RÃ¡d pripravÃ­m, len napÃ­Å¡ ğŸ˜Š

PerfektnÃ¡ otÃ¡zka â€“ **chceÅ¡ vedieÅ¥, ako naÄasovaÅ¥ prechod medzi video dÃ¡tami a data islands**, t. j.:

> **Ako implementovaÅ¥ logiku, ktorÃ¡ urÄÃ­, Å¾e:**
>
> * po **X cykloch** zaÄne obraz (`DE = 1`)
> * po **Y cykloch** obraz skonÄÃ­ (`DE = 0`)
> * nÃ¡sledne mÃ´Å¾em vysielaÅ¥ **Data Islands**

---

## ğŸ”§ KÄ¾ÃºÄovÃ½ princÃ­p: **ÄasovaÄe urÄujÃº vÅ¡etko**

* PouÅ¾Ã­vaÅ¡ **`h_counter` a `v_counter`**
* Obraz (`video`) sa **vysiela iba v okne, kde `DE = 1`**
* **Pred** a **po** tomto okne sa vysiela:

  * **Control period** (`ctrl0`, `ctrl1`)
  * alebo **Data Islands**, ak je Äas a tak je urÄenÃ©

---

## ğŸ§  Ako to funguje (logika sprÃ¡vania):

1. **HorizontÃ¡lne (v jednom riadku):**

   * Od `h_counter == H_SYNC + H_BP` â†’ `DE = 1` â†’ zaÄÃ­na video
   * Po `h_counter == H_SYNC + H_BP + H_ACTIVE - 1` â†’ `DE = 0` â†’ konÄÃ­ video
   * Po zvyÅ¡ku riadku (H\_FP) sa mÃ´Å¾u vysielaÅ¥ **Data Islands alebo Control period**

2. **VertikÃ¡lne:**

   * PoÄas aktÃ­vnych riadkov (napr. 1080) sa `DE` zapÃ­na (ak je aj horizontÃ¡lne OK)
   * Po zvyÅ¡ok rÃ¡mca (napr. 45 riadkov) sa **vysielajÃº Data Islands**

---

## ğŸ“Š PrÃ­klad:

### Parametre:

* `H_SYNC = 44`, `H_BP = 148`, `H_ACTIVE = 1920`, `H_FP = 88`
* `V_SYNC = 5`, `V_BP = 36`, `V_ACTIVE = 1080`, `V_FP = 4`

### VÃ½poÄty:

#### HorizontÃ¡lne:

* `X_start = H_SYNC + H_BP = 192`
* `X_end = 192 + 1920 = 2112`
  â†’ teda **v pixelovÃ½ch cykloch 192â€“2111 je aktÃ­vne video**

#### VertikÃ¡lne:

* `Y_start = V_SYNC + V_BP = 41`
* `Y_end = 41 + 1080 = 1121`
  â†’ teda **riadky 41â€“1120 sÃº aktÃ­vne video**

---

## âœ… Podmienky v kÃ³de:

```verilog
logic h_video_active, v_video_active;
logic de, in_data_island;

assign h_video_active = (h_counter >= H_SYNC + H_BP) &&
                        (h_counter <  H_SYNC + H_BP + H_ACTIVE);

assign v_video_active = (v_counter >= V_SYNC + V_BP) &&
                        (v_counter <  V_SYNC + V_BP + V_ACTIVE);

assign de = h_video_active && v_video_active;

// Mimo video â†’ vysielam Data Island alebo Control period
assign in_data_island = ~de && (v_counter >= V_SYNC + V_BP + V_ACTIVE);
```

---

## ğŸ¯ Kedy **zaÄaÅ¥ vysielaÅ¥ Data Islands**?

* Mimo `DE = 1` (t. j. keÄ DE = 0)
* NavyÅ¡e mÃ´Å¾eÅ¡ rozlÃ­Å¡iÅ¥:

  * **Control period**: typicky hneÄ po fronte (na prepÃ­nanie)
  * **Data island**: Å¡pecifickÃ© oknÃ¡ (napr. urÄitÃ© riadky v VBlank)

---

## ğŸ’¡ ImplementaÄnÃ¡ poznÃ¡mka:

Typicky mÃ¡Å¡ stavovÃ½ automat:

```verilog
enum logic [1:0] {
    STATE_CONTROL,
    STATE_VIDEO,
    STATE_ISLAND
} tx_state;

always_ff @(posedge clk) begin
    if (!rstn) begin
        tx_state <= STATE_CONTROL;
    end else begin
        if (de) begin
            tx_state <= STATE_VIDEO;
        end else if (v_counter >= V_SYNC + V_BP + V_ACTIVE) begin
            tx_state <= STATE_ISLAND;
        end else begin
            tx_state <= STATE_CONTROL;
        end
    end
end
```

---

## ğŸ§ª VoliteÄ¾nÃ© rozÅ¡Ã­renia:

* V stavovom automate mÃ´Å¾eÅ¡:

  * **Presne riadiÅ¥**, ktorÃ½ burst audio packetov sa vysiela
  * VkladaÅ¥ **Guard Bands** (na hraniciach medzi stavmi)
  * AktivovaÅ¥ len kaÅ¾dÃ½ 3. alebo 4. riadok pre audio (ako HDMI Å¡tandard)

---

## ğŸ“Œ Zhrnutie

| SignÃ¡l                       | Aktivita                     | Stav                  |
| ---------------------------- | ---------------------------- | --------------------- |
| `DE = 1`                     | AktÃ­vne video                | Video                 |
| `DE = 0`                     | Mimo obraz                   | Control / Data Island |
| `v_counter âˆ‰ aktÃ­vne riadky` | â†’ Data Island moÅ¾no povolenÃ© |                       |
| `h_counter âˆ‰ aktÃ­vne pixely` | â†’ V danom riadku neviditeÄ¾nÃ© |                       |

---

ChceÅ¡, aby som ti pripravil:

* simulÃ¡ciu tejto logiky?
* kompletnÃ½ stavovÃ½ automat s `DE`, `ctrl`, `island`?
* alebo napojenie na existujÃºci `Line.sv` modul?

StaÄÃ­ napÃ­saÅ¥ â€“ rÃ¡d spravÃ­m ÄalÅ¡Ã­ krok.

