// Seed: 2321430744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    output supply0 id_0
    , id_10,
    output tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    output tri id_4,
    input wor _id_5
    , id_11,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8
);
  assign id_3 = -1'b0 ? -1 : id_5;
  logic [id_5 : -1] id_12 = 1, id_13, id_14;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_14,
      id_14
  );
  wire id_15;
endmodule
