Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sun Feb 12 22:49:19 2017
| Host         : siqingxu-VirtualBox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file vgadisplaydriver_control_sets_placed.rpt
| Design       : vgadisplaydriver
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+----------------------------+----------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                            |                            |                2 |              4 |
|  clock_IBUF_BUFG | myvgatimer/xy/Every4thTick | myvgatimer/xy/x[9]_i_1_n_0 |                3 |              9 |
|  clock_IBUF_BUFG | myvgatimer/xy/x[9]_i_1_n_0 | myvgatimer/xy/y[9]_i_1_n_0 |                3 |              9 |
+------------------+----------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 9      |                     2 |
+--------+-----------------------+


