Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Sep 23 09:35:40 2025
| Host         : Zenbook_de_Paul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file control_SRAM_timing_summary_routed.rpt -pb control_SRAM_timing_summary_routed.pb -rpx control_SRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : control_SRAM
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  104         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (94)
6. checking no_output_delay (99)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 104 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (94)
-------------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (99)
--------------------------------
 There are 99 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  403          inf        0.000                      0                  403           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           403 Endpoints
Min Delay           403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 0.979ns (9.429%)  route 9.403ns (90.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.403    10.382    reset_IBUF
    SLICE_X0Y19          FDCE                                         f  addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 0.979ns (9.429%)  route 9.403ns (90.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.403    10.382    reset_IBUF
    SLICE_X0Y19          FDCE                                         f  addr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 0.979ns (9.562%)  route 9.259ns (90.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.259    10.238    reset_IBUF
    SLICE_X0Y21          FDCE                                         f  addr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 0.979ns (9.562%)  route 9.259ns (90.438%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.259    10.238    reset_IBUF
    SLICE_X0Y21          FDCE                                         f  addr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 0.979ns (9.698%)  route 9.116ns (90.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.116    10.095    reset_IBUF
    SLICE_X1Y22          FDCE                                         f  addr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 0.979ns (9.698%)  route 9.116ns (90.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.116    10.095    reset_IBUF
    SLICE_X0Y22          FDCE                                         f  addr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 0.979ns (9.698%)  route 9.116ns (90.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.116    10.095    reset_IBUF
    SLICE_X0Y22          FDCE                                         f  addr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 0.979ns (9.698%)  route 9.116ns (90.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.116    10.095    reset_IBUF
    SLICE_X0Y22          FDCE                                         f  addr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 0.979ns (9.698%)  route 9.116ns (90.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  reset_IBUF_inst/O
                         net (fo=98, routed)          9.116    10.095    reset_IBUF
    SLICE_X0Y22          FDCE                                         f  addr_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dq_t_reg_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            Dq[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 3.155ns (31.828%)  route 6.758ns (68.172%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDPE                         0.000     0.000 r  dq_t_reg_inv/C
    SLICE_X112Y59        FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  dq_t_reg_inv/Q
                         net (fo=36, routed)          6.758     7.276    Dq_IOBUF[35]_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.637     9.914 r  Dq_IOBUF[35]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.914    Dq[35]
    K16                                                               r  Dq[35] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Rw_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.085     0.249    FSM_onehot_state_reg_n_0_[1]
    SLICE_X113Y61        LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  Rw_n_i_1/O
                         net (fo=1, routed)           0.000     0.294    Rw_n_i_1_n_0
    SLICE_X113Y61        FDRE                                         r  Rw_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.148ns (47.720%)  route 0.162ns (52.280%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X112Y61        FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.162     0.310    ready_OBUF
    SLICE_X112Y61        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.148ns (40.125%)  route 0.221ns (59.875%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.221     0.369    FSM_onehot_state_reg_n_0_[4]
    SLICE_X112Y61        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ld_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.491%)  route 0.189ns (47.509%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.189     0.353    FSM_onehot_state_reg_n_0_[3]
    SLICE_X113Y59        LUT4 (Prop_lut4_I1_O)        0.045     0.398 r  Ld_n_i_1/O
                         net (fo=1, routed)           0.000     0.398    Ld_n_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  Ld_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.164ns (40.426%)  route 0.242ns (59.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.242     0.406    data_out_reg
    SLICE_X113Y58        FDCE                                         r  data_out_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.164ns (40.426%)  route 0.242ns (59.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.242     0.406    data_out_reg
    SLICE_X113Y58        FDCE                                         r  data_out_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.801%)  route 0.248ns (60.199%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.248     0.412    data_out_reg
    SLICE_X112Y57        FDCE                                         r  data_out_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.801%)  route 0.248ns (60.199%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.248     0.412    data_out_reg
    SLICE_X112Y57        FDCE                                         r  data_out_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.164ns (39.801%)  route 0.248ns (60.199%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.248     0.412    data_out_reg
    SLICE_X112Y57        FDCE                                         r  data_out_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ce2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.209ns (46.428%)  route 0.241ns (53.572%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.241     0.405    FSM_onehot_state_reg_n_0_[3]
    SLICE_X113Y59        LUT3 (Prop_lut3_I2_O)        0.045     0.450 r  Ce2_i_1/O
                         net (fo=1, routed)           0.000     0.450    Ce2_i_1_n_0
    SLICE_X113Y59        FDRE                                         r  Ce2_reg/D
  -------------------------------------------------------------------    -------------------





