#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 13 13:19:58 2017
# Process ID: 16888
# Current directory: C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9552 C:\Peter\Class\Second Year\Switching Circuit and Logic Design\LAB\LAB13_Final\Final vivado\FinalProject.xpr
# Log file: C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/vivado.log
# Journal file: C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/FinalProject.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 801.672 ; gain = 154.664
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Fri Jan 13 13:21:36 2017] Launched impl_1...
Run output will be captured here: C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/FinalProject.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TrafficLight' is not ideal for floorplanning, since the cellview 'VGADisplayer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/.Xil/Vivado-16888-DESKTOP-ST5SH92/dcp/TrafficLight_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/FinalProject.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/FinalProject.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.539 ; gain = 420.641
Finished Parsing XDC File [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/.Xil/Vivado-16888-DESKTOP-ST5SH92/dcp/TrafficLight_early.xdc]
Parsing XDC File [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/.Xil/Vivado-16888-DESKTOP-ST5SH92/dcp/TrafficLight.xdc]
Finished Parsing XDC File [C:/Peter/Class/Second Year/Switching Circuit and Logic Design/LAB/LAB13_Final/Final vivado/.Xil/Vivado-16888-DESKTOP-ST5SH92/dcp/TrafficLight.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.730 ; gain = 12.191
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.730 ; gain = 12.191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1520.785 ; gain = 708.098
ERROR: [Common 17-165] Too many positional options when parsing 'vivado/FinalProject.runs/impl_1/TrafficLight_power_routed.rpx', please type 'open_report -help' for usage info.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 13:33:05 2017...
