Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 00f54b4b58624f1bb97b6f2f19fc502b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot booth_IP_sim_behav xil_defaultlib.booth_IP_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.gate
Compiling module xil_defaultlib.gate_0
Compiling module xil_defaultlib.booth_IP
Compiling module xil_defaultlib.booth_IP_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot booth_IP_sim_behav
