{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669727886646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669727886646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:48:06 2022 " "Processing started: Tue Nov 29 18:48:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669727886646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727886646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727886649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669727887112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669727887112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669727900837 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669727900837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669727900895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(85) " "VHDL Process Statement warning at alu.vhdl(85): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900900 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900900 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900901 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900901 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900901 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(93) " "VHDL Process Statement warning at alu.vhdl(93): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900901 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(103) " "VHDL Process Statement warning at alu.vhdl(103): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(104) " "VHDL Process Statement warning at alu.vhdl(104): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(105) " "VHDL Process Statement warning at alu.vhdl(105): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(106) " "VHDL Process Statement warning at alu.vhdl(106): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(113) " "VHDL Process Statement warning at alu.vhdl(113): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(114) " "VHDL Process Statement warning at alu.vhdl(114): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(115) " "VHDL Process Statement warning at alu.vhdl(115): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900902 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(116) " "VHDL Process Statement warning at alu.vhdl(116): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900903 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(123) " "VHDL Process Statement warning at alu.vhdl(123): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900903 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(130) " "VHDL Process Statement warning at alu.vhdl(130): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900904 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(143) " "VHDL Process Statement warning at alu.vhdl(143): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669727900905 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669727900906 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669727900906 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669727900907 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_temp alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669727900907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[0\] alu.vhdl(75) " "Inferred latch for \"output_temp\[0\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900913 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[1\] alu.vhdl(75) " "Inferred latch for \"output_temp\[1\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900913 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[2\] alu.vhdl(75) " "Inferred latch for \"output_temp\[2\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900913 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[3\] alu.vhdl(75) " "Inferred latch for \"output_temp\[3\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900913 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[4\] alu.vhdl(75) " "Inferred latch for \"output_temp\[4\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900914 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[5\] alu.vhdl(75) " "Inferred latch for \"output_temp\[5\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900915 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[6\] alu.vhdl(75) " "Inferred latch for \"output_temp\[6\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900915 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[7\] alu.vhdl(75) " "Inferred latch for \"output_temp\[7\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900915 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[8\] alu.vhdl(75) " "Inferred latch for \"output_temp\[8\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900915 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[9\] alu.vhdl(75) " "Inferred latch for \"output_temp\[9\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[10\] alu.vhdl(75) " "Inferred latch for \"output_temp\[10\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[11\] alu.vhdl(75) " "Inferred latch for \"output_temp\[11\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[12\] alu.vhdl(75) " "Inferred latch for \"output_temp\[12\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[13\] alu.vhdl(75) " "Inferred latch for \"output_temp\[13\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[14\] alu.vhdl(75) " "Inferred latch for \"output_temp\[14\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900916 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[15\] alu.vhdl(75) " "Inferred latch for \"output_temp\[15\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900917 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhdl(75) " "Inferred latch for \"output\[0\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900917 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhdl(75) " "Inferred latch for \"output\[1\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900917 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhdl(75) " "Inferred latch for \"output\[2\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900917 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhdl(75) " "Inferred latch for \"output\[3\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhdl(75) " "Inferred latch for \"output\[4\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhdl(75) " "Inferred latch for \"output\[5\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhdl(75) " "Inferred latch for \"output\[6\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhdl(75) " "Inferred latch for \"output\[7\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhdl(75) " "Inferred latch for \"output\[8\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhdl(75) " "Inferred latch for \"output\[9\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900918 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhdl(75) " "Inferred latch for \"output\[10\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900919 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhdl(75) " "Inferred latch for \"output\[11\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900920 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhdl(75) " "Inferred latch for \"output\[12\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900920 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhdl(75) " "Inferred latch for \"output\[13\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900920 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhdl(75) " "Inferred latch for \"output\[14\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900920 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhdl(75) " "Inferred latch for \"output\[15\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900921 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(75) " "Inferred latch for \"Z\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900921 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(75) " "Inferred latch for \"C\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727900921 "|alu"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[0\] output\[0\]\$latch " "Duplicate LATCH primitive \"output_temp\[0\]\" merged with LATCH primitive \"output\[0\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[1\] output\[1\]\$latch " "Duplicate LATCH primitive \"output_temp\[1\]\" merged with LATCH primitive \"output\[1\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[2\] output\[2\]\$latch " "Duplicate LATCH primitive \"output_temp\[2\]\" merged with LATCH primitive \"output\[2\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[3\] output\[3\]\$latch " "Duplicate LATCH primitive \"output_temp\[3\]\" merged with LATCH primitive \"output\[3\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[4\] output\[4\]\$latch " "Duplicate LATCH primitive \"output_temp\[4\]\" merged with LATCH primitive \"output\[4\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[5\] output\[5\]\$latch " "Duplicate LATCH primitive \"output_temp\[5\]\" merged with LATCH primitive \"output\[5\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[6\] output\[6\]\$latch " "Duplicate LATCH primitive \"output_temp\[6\]\" merged with LATCH primitive \"output\[6\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[7\] output\[7\]\$latch " "Duplicate LATCH primitive \"output_temp\[7\]\" merged with LATCH primitive \"output\[7\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[8\] output\[8\]\$latch " "Duplicate LATCH primitive \"output_temp\[8\]\" merged with LATCH primitive \"output\[8\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[9\] output\[9\]\$latch " "Duplicate LATCH primitive \"output_temp\[9\]\" merged with LATCH primitive \"output\[9\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[10\] output\[10\]\$latch " "Duplicate LATCH primitive \"output_temp\[10\]\" merged with LATCH primitive \"output\[10\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[11\] output\[11\]\$latch " "Duplicate LATCH primitive \"output_temp\[11\]\" merged with LATCH primitive \"output\[11\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[12\] output\[12\]\$latch " "Duplicate LATCH primitive \"output_temp\[12\]\" merged with LATCH primitive \"output\[12\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[13\] output\[13\]\$latch " "Duplicate LATCH primitive \"output_temp\[13\]\" merged with LATCH primitive \"output\[13\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[14\] output\[14\]\$latch " "Duplicate LATCH primitive \"output_temp\[14\]\" merged with LATCH primitive \"output\[14\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[15\] output\[15\]\$latch " "Duplicate LATCH primitive \"output_temp\[15\]\" merged with LATCH primitive \"output\[15\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669727901431 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1669727901431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[0\]\$latch " "Latch output\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901432 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[1\]\$latch " "Latch output\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901432 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[2\]\$latch " "Latch output\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[3\]\$latch " "Latch output\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[4\]\$latch " "Latch output\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[5\]\$latch " "Latch output\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[6\]\$latch " "Latch output\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[7\]\$latch " "Latch output\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[8\]\$latch " "Latch output\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[9\]\$latch " "Latch output\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901434 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[10\]\$latch " "Latch output\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[11\]\$latch " "Latch output\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[12\]\$latch " "Latch output\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[13\]\$latch " "Latch output\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[14\]\$latch " "Latch output\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[15\]\$latch " "Latch output\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901436 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\$latch " "Latch C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901437 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z\$latch " "Latch Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zin " "Ports D and ENA on the latch are fed by the same signal zin" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669727901437 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669727901437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669727901846 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669727901846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669727901846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669727901846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669727901921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:48:21 2022 " "Processing ended: Tue Nov 29 18:48:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669727901921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669727901921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669727901921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669727901921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669727903982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669727903982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:48:23 2022 " "Processing started: Tue Nov 29 18:48:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669727903982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669727903982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669727903982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669727904125 ""}
{ "Info" "0" "" "Project  = OOO_SuperScaler" {  } {  } 0 0 "Project  = OOO_SuperScaler" 0 0 "Fitter" 0 0 1669727904126 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1669727904126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669727904264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669727904265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669727904266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669727904387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669727904387 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669727904445 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669727904455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669727904600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669727904600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669727904600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669727904600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669727904600 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669727904600 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669727904649 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669727904704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669727904706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669727904706 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1669727904712 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1669727904712 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669727904712 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669727904712 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       enable " "   1.000       enable" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669727904712 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669727904712 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669727904714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669727904714 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1669727904734 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "output\[15\]~5 Global clock " "Automatically promoted signal \"output\[15\]~5\" to use Global clock" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1669727904743 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "C~5 Global clock " "Automatically promoted signal \"C~5\" to use Global clock" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 28 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1669727904744 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1669727904744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1669727904748 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1669727904769 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1669727904782 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1669727904783 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1669727904783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669727904783 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 58 18 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 58 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669727904784 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669727904784 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669727904784 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669727904785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669727904785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669727904785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669727904785 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669727904785 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669727904785 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669727904834 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669727904840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669727905039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669727905169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669727905177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669727906016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669727906017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669727906040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/Desktop/GitHub/OOO-SuperScaler/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669727906243 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669727906243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669727906440 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669727906440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669727906441 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669727906453 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669727906465 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1669727906513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/OOO-SuperScaler/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Desktop/GitHub/OOO-SuperScaler/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669727906551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5333 " "Peak virtual memory: 5333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669727906702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:48:26 2022 " "Processing ended: Tue Nov 29 18:48:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669727906702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669727906702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669727906702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669727906702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669727908313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669727908313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:48:28 2022 " "Processing started: Tue Nov 29 18:48:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669727908313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669727908313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669727908313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669727908657 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669727908773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669727908785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669727908963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:48:28 2022 " "Processing ended: Tue Nov 29 18:48:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669727908963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669727908963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669727908963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669727908963 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669727909639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669727910603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669727910603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:48:30 2022 " "Processing started: Tue Nov 29 18:48:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669727910603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669727910603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OOO_SuperScaler -c DUT " "Command: quartus_sta OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669727910603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669727910719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669727910942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669727910942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669727911154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669727911406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669727911462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669727911480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911481 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable enable " "create_clock -period 1.000 -name enable enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669727911482 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669727911482 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669727911484 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669727911517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669727911518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.457 " "Worst-case setup slack is -5.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.457              -5.457 enable  " "   -5.457              -5.457 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.258 " "Worst-case hold slack is 3.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.258               0.000 enable  " "    3.258               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669727911527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669727911531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 enable  " "   -2.289              -2.289 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669727911533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669727911533 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1669727911544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669727911554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669727911561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669727911599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:48:31 2022 " "Processing ended: Tue Nov 29 18:48:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669727911599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669727911599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669727911599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669727911599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669727913206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669727913206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 18:48:32 2022 " "Processing started: Tue Nov 29 18:48:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669727913206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669727913206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669727913208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669727913744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Desktop/GitHub/OOO-SuperScaler/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Desktop/GitHub/OOO-SuperScaler/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669727913878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669727913904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 18:48:33 2022 " "Processing ended: Tue Nov 29 18:48:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669727913904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669727913904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669727913904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669727913904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669727914577 ""}
