// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dpu_keygen_KeccakF1600_StatePermute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_s_address0,
        this_s_ce0,
        this_s_we0,
        this_s_d0,
        this_s_q0,
        this_s_address1,
        this_s_ce1,
        this_s_we1,
        this_s_d1,
        this_s_q1
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] this_s_address0;
output   this_s_ce0;
output   this_s_we0;
output  [63:0] this_s_d0;
input  [63:0] this_s_q0;
output  [4:0] this_s_address1;
output   this_s_ce1;
output   this_s_we1;
output  [63:0] this_s_d1;
input  [63:0] this_s_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] this_s_address0;
reg this_s_ce0;
reg this_s_we0;
reg[63:0] this_s_d0;
reg[4:0] this_s_address1;
reg this_s_ce1;
reg this_s_we1;
reg[63:0] this_s_d1;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] KeccakF_RoundConstants_address0;
reg    KeccakF_RoundConstants_ce0;
wire   [63:0] KeccakF_RoundConstants_q0;
wire   [4:0] KeccakF_RoundConstants_address1;
reg    KeccakF_RoundConstants_ce1;
wire   [63:0] KeccakF_RoundConstants_q1;
wire   [4:0] this_s_addr_reg_3916;
wire   [4:0] this_s_addr_4_reg_3921;
wire    ap_CS_fsm_state2;
wire   [4:0] this_s_addr_5_reg_3926;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [4:0] this_s_addr_27_reg_4057;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln97_fu_817_p2;
wire   [63:0] zext_ln97_fu_812_p1;
wire   [63:0] zext_ln219_fu_829_p1;
reg   [63:0] Aso_1_fu_216;
wire   [63:0] Aso_3_fu_3585_p2;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state27;
reg   [63:0] Asi_1_fu_220;
wire   [63:0] Asi_3_fu_3567_p2;
reg   [63:0] Ase_1_fu_224;
wire   [63:0] Ase_3_fu_3549_p2;
wire    ap_CS_fsm_state26;
reg   [63:0] Asa_1_fu_228;
wire   [63:0] Asa_3_fu_3531_p2;
reg   [63:0] Amu_1_fu_232;
wire   [63:0] Amu_3_fu_3373_p2;
wire    ap_CS_fsm_state25;
reg   [63:0] Amo_1_fu_236;
wire   [63:0] Amo_3_fu_3355_p2;
reg   [63:0] Ami_1_fu_240;
wire   [63:0] Ami_3_fu_3337_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] Ame_1_fu_244;
wire   [63:0] Ame_3_fu_3319_p2;
reg   [63:0] Ama_1_fu_248;
wire   [63:0] Ama_3_fu_3301_p2;
wire    ap_CS_fsm_state23;
reg   [63:0] Aku_1_fu_252;
wire   [63:0] Aku_3_fu_3143_p2;
reg   [63:0] Ako_1_fu_256;
wire   [63:0] Ako_3_fu_3125_p2;
wire    ap_CS_fsm_state22;
reg   [63:0] Aki_1_fu_260;
wire   [63:0] Aki_3_fu_3107_p2;
reg   [63:0] Ake_1_fu_264;
wire   [63:0] Ake_3_fu_3089_p2;
wire    ap_CS_fsm_state21;
reg   [63:0] Aka_1_fu_268;
wire   [63:0] Aka_3_fu_3071_p2;
reg   [63:0] Agu_1_fu_272;
wire   [63:0] Agu_3_fu_2915_p2;
wire    ap_CS_fsm_state20;
reg   [63:0] Ago_1_fu_276;
wire   [63:0] Ago_3_fu_2897_p2;
reg   [63:0] Agi_1_fu_280;
wire   [63:0] Agi_3_fu_2879_p2;
wire    ap_CS_fsm_state19;
reg   [63:0] Age_1_fu_284;
wire   [63:0] Age_3_fu_2861_p2;
reg   [63:0] Aga_1_fu_288;
wire   [63:0] Aga_3_fu_2843_p2;
wire    ap_CS_fsm_state18;
reg   [63:0] Abu_1_fu_292;
wire   [63:0] Abu_3_fu_2685_p2;
reg   [63:0] Abo_1_fu_296;
wire   [63:0] Abo_3_fu_2667_p2;
wire    ap_CS_fsm_state17;
reg   [63:0] Abi_1_fu_300;
wire   [63:0] Abi_3_fu_2649_p2;
reg   [63:0] Abe_1_fu_304;
wire   [63:0] Abe_3_fu_2631_p2;
reg   [63:0] Aba_1_fu_308;
wire   [63:0] Aba_3_fu_2613_p2;
reg   [63:0] Asu_1_fu_312;
wire   [63:0] Asu_3_fu_3603_p2;
wire    ap_CS_fsm_state28;
reg   [4:0] round_fu_316;
wire   [4:0] add_ln97_fu_834_p2;
wire   [4:0] or_ln219_fu_823_p2;
wire   [63:0] xor_ln100_1_fu_851_p2;
wire   [63:0] xor_ln100_2_fu_857_p2;
wire   [63:0] xor_ln100_fu_845_p2;
wire   [63:0] xor_ln101_1_fu_875_p2;
wire   [63:0] xor_ln101_2_fu_881_p2;
wire   [63:0] xor_ln101_fu_869_p2;
wire   [63:0] xor_ln102_1_fu_899_p2;
wire   [63:0] xor_ln102_2_fu_905_p2;
wire   [63:0] xor_ln102_fu_893_p2;
wire   [63:0] xor_ln103_1_fu_923_p2;
wire   [63:0] xor_ln103_2_fu_929_p2;
wire   [63:0] xor_ln103_fu_917_p2;
wire   [63:0] xor_ln104_1_fu_947_p2;
wire   [63:0] xor_ln104_2_fu_953_p2;
wire   [63:0] xor_ln104_fu_941_p2;
wire   [63:0] BCe_fu_887_p2;
wire   [62:0] trunc_ln107_fu_965_p1;
wire   [0:0] tmp_fu_969_p3;
wire   [63:0] or_ln_fu_977_p3;
wire   [63:0] BCu_fu_959_p2;
wire   [63:0] BCi_fu_911_p2;
wire   [62:0] trunc_ln108_fu_991_p1;
wire   [0:0] tmp_1292_fu_995_p3;
wire   [63:0] or_ln2_fu_1003_p3;
wire   [63:0] BCa_fu_863_p2;
wire   [63:0] BCo_fu_935_p2;
wire   [62:0] trunc_ln109_fu_1017_p1;
wire   [0:0] tmp_1293_fu_1021_p3;
wire   [63:0] or_ln3_fu_1029_p3;
wire   [62:0] trunc_ln110_fu_1043_p1;
wire   [0:0] tmp_1294_fu_1047_p3;
wire   [63:0] or_ln4_fu_1055_p3;
wire   [62:0] trunc_ln111_fu_1069_p1;
wire   [0:0] tmp_1295_fu_1073_p3;
wire   [63:0] or_ln5_fu_1081_p3;
wire   [63:0] Da_fu_985_p2;
wire   [63:0] De_fu_1011_p2;
wire   [63:0] Age_2_fu_1101_p2;
wire   [19:0] trunc_ln116_fu_1107_p1;
wire   [43:0] lshr_ln_fu_1111_p4;
wire   [63:0] Di_fu_1037_p2;
wire   [63:0] Aki_2_fu_1129_p2;
wire   [20:0] trunc_ln118_fu_1135_p1;
wire   [42:0] lshr_ln1_fu_1139_p4;
wire   [63:0] Do_fu_1063_p2;
wire   [63:0] Amo_2_fu_1157_p2;
wire   [42:0] trunc_ln120_fu_1163_p1;
wire   [20:0] lshr_ln2_fu_1167_p4;
wire   [63:0] Du_fu_1089_p2;
wire   [63:0] Asu_2_fu_1185_p2;
wire   [49:0] trunc_ln122_fu_1191_p1;
wire   [13:0] lshr_ln3_fu_1195_p4;
wire   [63:0] BCe_1_fu_1121_p3;
wire   [63:0] BCi_1_fu_1149_p3;
wire   [63:0] xor_ln123_fu_1213_p2;
wire   [63:0] and_ln123_fu_1219_p2;
wire   [63:0] Aba_4_fu_1095_p2;
wire   [63:0] xor_ln124_fu_1225_p2;
wire   [63:0] BCo_1_fu_1177_p3;
wire   [63:0] xor_ln125_fu_1237_p2;
wire   [63:0] and_ln125_fu_1243_p2;
wire   [63:0] BCu_1_fu_1205_p3;
wire   [63:0] xor_ln126_fu_1255_p2;
wire   [63:0] and_ln126_fu_1261_p2;
wire   [63:0] xor_ln127_fu_1273_p2;
wire   [63:0] and_ln127_fu_1279_p2;
wire   [63:0] xor_ln128_fu_1291_p2;
wire   [63:0] and_ln128_fu_1297_p2;
wire   [63:0] Abo_2_fu_1309_p2;
wire   [35:0] trunc_ln131_fu_1315_p1;
wire   [27:0] lshr_ln4_fu_1319_p4;
wire   [63:0] Agu_2_fu_1337_p2;
wire   [43:0] trunc_ln133_fu_1343_p1;
wire   [19:0] lshr_ln5_fu_1347_p4;
wire   [63:0] Aka_2_fu_1365_p2;
wire   [60:0] trunc_ln135_fu_1371_p1;
wire   [2:0] lshr_ln6_fu_1375_p4;
wire   [63:0] Ame_2_fu_1393_p2;
wire   [18:0] trunc_ln137_fu_1399_p1;
wire   [44:0] lshr_ln7_fu_1403_p4;
wire   [63:0] Asi_2_fu_1421_p2;
wire   [2:0] trunc_ln139_fu_1427_p1;
wire   [60:0] lshr_ln8_fu_1431_p4;
wire   [63:0] BCe_2_fu_1357_p3;
wire   [63:0] BCi_2_fu_1385_p3;
wire   [63:0] xor_ln140_fu_1449_p2;
wire   [63:0] and_ln140_fu_1455_p2;
wire   [63:0] BCa_2_fu_1329_p3;
wire   [63:0] BCo_2_fu_1413_p3;
wire   [63:0] xor_ln141_fu_1467_p2;
wire   [63:0] and_ln141_fu_1473_p2;
wire   [63:0] BCu_2_fu_1441_p3;
wire   [63:0] xor_ln142_fu_1485_p2;
wire   [63:0] and_ln142_fu_1491_p2;
wire   [63:0] xor_ln143_fu_1503_p2;
wire   [63:0] and_ln143_fu_1509_p2;
wire   [63:0] xor_ln144_fu_1521_p2;
wire   [63:0] and_ln144_fu_1527_p2;
wire   [63:0] Abe_2_fu_1539_p2;
wire   [62:0] trunc_ln147_fu_1545_p1;
wire   [0:0] tmp_1296_fu_1549_p3;
wire   [63:0] Agi_2_fu_1565_p2;
wire   [57:0] trunc_ln149_fu_1571_p1;
wire   [5:0] lshr_ln9_fu_1575_p4;
wire   [63:0] Ako_2_fu_1593_p2;
wire   [38:0] trunc_ln151_fu_1599_p1;
wire   [24:0] lshr_ln10_fu_1603_p4;
wire   [63:0] Amu_2_fu_1621_p2;
wire   [55:0] trunc_ln153_fu_1627_p1;
wire   [7:0] lshr_ln11_fu_1631_p4;
wire   [63:0] Asa_2_fu_1649_p2;
wire   [45:0] trunc_ln155_fu_1655_p1;
wire   [17:0] lshr_ln12_fu_1659_p4;
wire   [63:0] BCe_3_fu_1585_p3;
wire   [63:0] BCi_3_fu_1613_p3;
wire   [63:0] xor_ln156_fu_1677_p2;
wire   [63:0] and_ln156_fu_1683_p2;
wire   [63:0] BCa_3_fu_1557_p3;
wire   [63:0] BCo_3_fu_1641_p3;
wire   [63:0] xor_ln157_fu_1695_p2;
wire   [63:0] and_ln157_fu_1701_p2;
wire   [63:0] BCu_3_fu_1669_p3;
wire   [63:0] xor_ln158_fu_1713_p2;
wire   [63:0] and_ln158_fu_1719_p2;
wire   [63:0] xor_ln159_fu_1731_p2;
wire   [63:0] and_ln159_fu_1737_p2;
wire   [63:0] xor_ln160_fu_1749_p2;
wire   [63:0] and_ln160_fu_1755_p2;
wire   [63:0] Abu_2_fu_1767_p2;
wire   [36:0] trunc_ln163_fu_1773_p1;
wire   [26:0] lshr_ln13_fu_1777_p4;
wire   [63:0] Aga_2_fu_1795_p2;
wire   [27:0] trunc_ln165_fu_1801_p1;
wire   [35:0] lshr_ln14_fu_1805_p4;
wire   [63:0] Ake_2_fu_1823_p2;
wire   [53:0] trunc_ln167_fu_1829_p1;
wire   [9:0] lshr_ln15_fu_1833_p4;
wire   [63:0] Ami_2_fu_1851_p2;
wire   [48:0] trunc_ln169_fu_1857_p1;
wire   [14:0] lshr_ln16_fu_1861_p4;
wire   [63:0] Aso_2_fu_1879_p2;
wire   [7:0] trunc_ln171_fu_1885_p1;
wire   [55:0] lshr_ln17_fu_1889_p4;
wire   [63:0] BCe_4_fu_1815_p3;
wire   [63:0] BCi_4_fu_1843_p3;
wire   [63:0] xor_ln172_fu_1907_p2;
wire   [63:0] and_ln172_fu_1913_p2;
wire   [63:0] BCa_4_fu_1787_p3;
wire   [63:0] BCo_4_fu_1871_p3;
wire   [63:0] xor_ln173_fu_1925_p2;
wire   [63:0] and_ln173_fu_1931_p2;
wire   [63:0] BCu_4_fu_1899_p3;
wire   [63:0] xor_ln174_fu_1943_p2;
wire   [63:0] and_ln174_fu_1949_p2;
wire   [63:0] xor_ln175_fu_1961_p2;
wire   [63:0] and_ln175_fu_1967_p2;
wire   [63:0] xor_ln176_fu_1979_p2;
wire   [63:0] and_ln176_fu_1985_p2;
wire   [63:0] Abi_2_fu_1997_p2;
wire   [1:0] trunc_ln179_fu_2003_p1;
wire   [61:0] lshr_ln18_fu_2007_p4;
wire   [63:0] Ago_2_fu_2025_p2;
wire   [8:0] trunc_ln181_fu_2031_p1;
wire   [54:0] lshr_ln19_fu_2035_p4;
wire   [63:0] Aku_2_fu_2053_p2;
wire   [24:0] trunc_ln183_fu_2059_p1;
wire   [38:0] lshr_ln20_fu_2063_p4;
wire   [63:0] Ama_2_fu_2081_p2;
wire   [22:0] trunc_ln185_fu_2087_p1;
wire   [40:0] lshr_ln21_fu_2091_p4;
wire   [63:0] Ase_2_fu_2109_p2;
wire   [61:0] trunc_ln187_fu_2115_p1;
wire   [1:0] lshr_ln22_fu_2119_p4;
wire   [63:0] BCe_5_fu_2045_p3;
wire   [63:0] BCi_5_fu_2073_p3;
wire   [63:0] xor_ln188_fu_2137_p2;
wire   [63:0] BCa_5_fu_2017_p3;
wire   [63:0] and_ln188_fu_2143_p2;
wire   [63:0] BCo_5_fu_2101_p3;
wire   [63:0] xor_ln189_fu_2155_p2;
wire   [63:0] and_ln189_fu_2161_p2;
wire   [63:0] BCu_5_fu_2129_p3;
wire   [63:0] xor_ln190_fu_2173_p2;
wire   [63:0] and_ln190_fu_2179_p2;
wire   [63:0] xor_ln191_fu_2191_p2;
wire   [63:0] and_ln191_fu_2197_p2;
wire   [63:0] xor_ln192_fu_2209_p2;
wire   [63:0] and_ln192_fu_2215_p2;
wire   [63:0] Ema_fu_1919_p2;
wire   [63:0] Eka_fu_1689_p2;
wire   [63:0] Esa_fu_2149_p2;
wire   [63:0] Eba_fu_1231_p2;
wire   [63:0] xor_ln195_1_fu_2233_p2;
wire   [63:0] Ega_fu_1461_p2;
wire   [63:0] xor_ln195_2_fu_2239_p2;
wire   [63:0] xor_ln195_fu_2227_p2;
wire   [63:0] Ege_fu_1479_p2;
wire   [63:0] Eme_fu_1937_p2;
wire   [63:0] Eke_fu_1707_p2;
wire   [63:0] Ebe_fu_1249_p2;
wire   [63:0] xor_ln196_1_fu_2257_p2;
wire   [63:0] Ese_fu_2167_p2;
wire   [63:0] xor_ln196_2_fu_2263_p2;
wire   [63:0] xor_ln196_fu_2251_p2;
wire   [63:0] Ebi_fu_1267_p2;
wire   [63:0] Emi_fu_1955_p2;
wire   [63:0] Esi_fu_2185_p2;
wire   [63:0] Egi_fu_1497_p2;
wire   [63:0] xor_ln197_1_fu_2281_p2;
wire   [63:0] Eki_fu_1725_p2;
wire   [63:0] xor_ln197_2_fu_2287_p2;
wire   [63:0] xor_ln197_fu_2275_p2;
wire   [63:0] Emo_fu_1973_p2;
wire   [63:0] Ego_fu_1515_p2;
wire   [63:0] Eko_fu_1743_p2;
wire   [63:0] Eso_fu_2203_p2;
wire   [63:0] xor_ln198_1_fu_2305_p2;
wire   [63:0] Ebo_fu_1285_p2;
wire   [63:0] xor_ln198_2_fu_2311_p2;
wire   [63:0] xor_ln198_fu_2299_p2;
wire   [63:0] Egu_fu_1533_p2;
wire   [63:0] Eku_fu_1761_p2;
wire   [63:0] Ebu_fu_1303_p2;
wire   [63:0] Esu_fu_2221_p2;
wire   [63:0] xor_ln199_1_fu_2329_p2;
wire   [63:0] Emu_fu_1991_p2;
wire   [63:0] xor_ln199_2_fu_2335_p2;
wire   [63:0] xor_ln199_fu_2323_p2;
wire   [63:0] BCe_6_fu_2269_p2;
wire   [62:0] trunc_ln202_fu_2347_p1;
wire   [0:0] tmp_1297_fu_2351_p3;
wire   [63:0] or_ln6_fu_2359_p3;
wire   [63:0] BCu_6_fu_2341_p2;
wire   [63:0] BCi_6_fu_2293_p2;
wire   [62:0] trunc_ln203_fu_2373_p1;
wire   [0:0] tmp_1298_fu_2377_p3;
wire   [63:0] BCa_6_fu_2245_p2;
wire   [63:0] or_ln7_fu_2385_p3;
wire   [63:0] BCo_6_fu_2317_p2;
wire   [62:0] trunc_ln204_fu_2399_p1;
wire   [0:0] tmp_1299_fu_2403_p3;
wire   [63:0] or_ln8_fu_2411_p3;
wire   [62:0] trunc_ln205_fu_2425_p1;
wire   [0:0] tmp_1300_fu_2429_p3;
wire   [63:0] or_ln9_fu_2437_p3;
wire   [62:0] trunc_ln206_fu_2451_p1;
wire   [0:0] tmp_1301_fu_2455_p3;
wire   [63:0] or_ln1_fu_2463_p3;
wire   [63:0] Da_1_fu_2367_p2;
wire   [63:0] De_1_fu_2393_p2;
wire   [63:0] Ege_1_fu_2483_p2;
wire   [19:0] trunc_ln211_fu_2489_p1;
wire   [43:0] lshr_ln23_fu_2493_p4;
wire   [63:0] Di_1_fu_2419_p2;
wire   [63:0] Eki_1_fu_2511_p2;
wire   [20:0] trunc_ln213_fu_2517_p1;
wire   [42:0] lshr_ln24_fu_2521_p4;
wire   [63:0] Do_1_fu_2445_p2;
wire   [63:0] Emo_1_fu_2539_p2;
wire   [42:0] trunc_ln215_fu_2545_p1;
wire   [20:0] lshr_ln25_fu_2549_p4;
wire   [63:0] Du_1_fu_2471_p2;
wire   [63:0] Esu_1_fu_2567_p2;
wire   [49:0] trunc_ln217_fu_2573_p1;
wire   [13:0] lshr_ln26_fu_2577_p4;
wire   [63:0] BCe_7_fu_2503_p3;
wire   [63:0] BCi_7_fu_2531_p3;
wire   [63:0] xor_ln218_fu_2595_p2;
wire   [63:0] Eba_2_fu_2477_p2;
wire   [63:0] and_ln218_fu_2601_p2;
wire   [63:0] xor_ln219_fu_2607_p2;
wire   [63:0] BCo_7_fu_2559_p3;
wire   [63:0] xor_ln220_fu_2619_p2;
wire   [63:0] and_ln220_fu_2625_p2;
wire   [63:0] BCu_7_fu_2587_p3;
wire   [63:0] xor_ln221_fu_2637_p2;
wire   [63:0] and_ln221_fu_2643_p2;
wire   [63:0] xor_ln222_fu_2655_p2;
wire   [63:0] and_ln222_fu_2661_p2;
wire   [63:0] xor_ln223_fu_2673_p2;
wire   [63:0] and_ln223_fu_2679_p2;
wire   [63:0] Ebo_1_fu_2691_p2;
wire   [35:0] trunc_ln226_fu_2697_p1;
wire   [27:0] lshr_ln27_fu_2701_p4;
wire   [63:0] Egu_1_fu_2719_p2;
wire   [43:0] trunc_ln228_fu_2725_p1;
wire   [19:0] lshr_ln28_fu_2729_p4;
wire   [63:0] Eka_1_fu_2747_p2;
wire   [60:0] trunc_ln230_fu_2753_p1;
wire   [2:0] lshr_ln29_fu_2757_p4;
wire   [63:0] Eme_1_fu_2775_p2;
wire   [18:0] trunc_ln232_fu_2781_p1;
wire   [44:0] lshr_ln30_fu_2785_p4;
wire   [63:0] Esi_1_fu_2803_p2;
wire   [2:0] trunc_ln234_fu_2809_p1;
wire   [60:0] lshr_ln31_fu_2813_p4;
wire   [63:0] BCe_8_fu_2739_p3;
wire   [63:0] BCi_8_fu_2767_p3;
wire   [63:0] xor_ln235_fu_2831_p2;
wire   [63:0] and_ln235_fu_2837_p2;
wire   [63:0] BCa_8_fu_2711_p3;
wire   [63:0] BCo_8_fu_2795_p3;
wire   [63:0] xor_ln236_fu_2849_p2;
wire   [63:0] and_ln236_fu_2855_p2;
wire   [63:0] BCu_8_fu_2823_p3;
wire   [63:0] xor_ln237_fu_2867_p2;
wire   [63:0] and_ln237_fu_2873_p2;
wire   [63:0] xor_ln238_fu_2885_p2;
wire   [63:0] and_ln238_fu_2891_p2;
wire   [63:0] xor_ln239_fu_2903_p2;
wire   [63:0] and_ln239_fu_2909_p2;
wire   [63:0] Ebe_1_fu_2921_p2;
wire   [62:0] trunc_ln242_fu_2927_p1;
wire   [0:0] tmp_1302_fu_2931_p3;
wire   [63:0] Egi_1_fu_2947_p2;
wire   [57:0] trunc_ln244_fu_2953_p1;
wire   [5:0] lshr_ln32_fu_2957_p4;
wire   [63:0] Eko_1_fu_2975_p2;
wire   [38:0] trunc_ln246_fu_2981_p1;
wire   [24:0] lshr_ln33_fu_2985_p4;
wire   [63:0] Emu_1_fu_3003_p2;
wire   [55:0] trunc_ln248_fu_3009_p1;
wire   [7:0] lshr_ln34_fu_3013_p4;
wire   [63:0] Esa_1_fu_3031_p2;
wire   [45:0] trunc_ln250_fu_3037_p1;
wire   [17:0] lshr_ln35_fu_3041_p4;
wire   [63:0] BCe_9_fu_2967_p3;
wire   [63:0] BCi_9_fu_2995_p3;
wire   [63:0] xor_ln251_fu_3059_p2;
wire   [63:0] BCa_9_fu_2939_p3;
wire   [63:0] and_ln251_fu_3065_p2;
wire   [63:0] BCo_9_fu_3023_p3;
wire   [63:0] xor_ln252_fu_3077_p2;
wire   [63:0] and_ln252_fu_3083_p2;
wire   [63:0] BCu_9_fu_3051_p3;
wire   [63:0] xor_ln253_fu_3095_p2;
wire   [63:0] and_ln253_fu_3101_p2;
wire   [63:0] xor_ln254_fu_3113_p2;
wire   [63:0] and_ln254_fu_3119_p2;
wire   [63:0] xor_ln255_fu_3131_p2;
wire   [63:0] and_ln255_fu_3137_p2;
wire   [63:0] Ebu_1_fu_3149_p2;
wire   [36:0] trunc_ln258_fu_3155_p1;
wire   [26:0] lshr_ln36_fu_3159_p4;
wire   [63:0] Ega_1_fu_3177_p2;
wire   [27:0] trunc_ln260_fu_3183_p1;
wire   [35:0] lshr_ln37_fu_3187_p4;
wire   [63:0] Eke_1_fu_3205_p2;
wire   [53:0] trunc_ln262_fu_3211_p1;
wire   [9:0] lshr_ln38_fu_3215_p4;
wire   [63:0] Emi_1_fu_3233_p2;
wire   [48:0] trunc_ln264_fu_3239_p1;
wire   [14:0] lshr_ln39_fu_3243_p4;
wire   [63:0] Eso_1_fu_3261_p2;
wire   [7:0] trunc_ln266_fu_3267_p1;
wire   [55:0] lshr_ln40_fu_3271_p4;
wire   [63:0] BCe_10_fu_3197_p3;
wire   [63:0] BCi_10_fu_3225_p3;
wire   [63:0] xor_ln267_fu_3289_p2;
wire   [63:0] BCa_10_fu_3169_p3;
wire   [63:0] and_ln267_fu_3295_p2;
wire   [63:0] BCo_10_fu_3253_p3;
wire   [63:0] xor_ln268_fu_3307_p2;
wire   [63:0] and_ln268_fu_3313_p2;
wire   [63:0] BCu_10_fu_3281_p3;
wire   [63:0] xor_ln269_fu_3325_p2;
wire   [63:0] and_ln269_fu_3331_p2;
wire   [63:0] xor_ln270_fu_3343_p2;
wire   [63:0] and_ln270_fu_3349_p2;
wire   [63:0] xor_ln271_fu_3361_p2;
wire   [63:0] and_ln271_fu_3367_p2;
wire   [63:0] Ebi_1_fu_3379_p2;
wire   [1:0] trunc_ln274_fu_3385_p1;
wire   [61:0] lshr_ln41_fu_3389_p4;
wire   [63:0] Ego_1_fu_3407_p2;
wire   [8:0] trunc_ln276_fu_3413_p1;
wire   [54:0] lshr_ln42_fu_3417_p4;
wire   [63:0] Eku_1_fu_3435_p2;
wire   [24:0] trunc_ln278_fu_3441_p1;
wire   [38:0] lshr_ln43_fu_3445_p4;
wire   [63:0] Ema_1_fu_3463_p2;
wire   [22:0] trunc_ln280_fu_3469_p1;
wire   [40:0] lshr_ln44_fu_3473_p4;
wire   [63:0] Ese_1_fu_3491_p2;
wire   [61:0] trunc_ln282_fu_3497_p1;
wire   [1:0] lshr_ln45_fu_3501_p4;
wire   [63:0] BCe_11_fu_3427_p3;
wire   [63:0] BCi_11_fu_3455_p3;
wire   [63:0] xor_ln283_fu_3519_p2;
wire   [63:0] and_ln283_fu_3525_p2;
wire   [63:0] BCa_11_fu_3399_p3;
wire   [63:0] BCo_11_fu_3483_p3;
wire   [63:0] xor_ln284_fu_3537_p2;
wire   [63:0] and_ln284_fu_3543_p2;
wire   [63:0] BCu_11_fu_3511_p3;
wire   [63:0] xor_ln285_fu_3555_p2;
wire   [63:0] and_ln285_fu_3561_p2;
wire   [63:0] xor_ln286_fu_3573_p2;
wire   [63:0] and_ln286_fu_3579_p2;
wire   [63:0] xor_ln287_fu_3591_p2;
wire   [63:0] and_ln287_fu_3597_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
end

dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
KeccakF_RoundConstants_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(KeccakF_RoundConstants_address0),
    .ce0(KeccakF_RoundConstants_ce0),
    .q0(KeccakF_RoundConstants_q0),
    .address1(KeccakF_RoundConstants_address1),
    .ce1(KeccakF_RoundConstants_ce1),
    .q1(KeccakF_RoundConstants_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Aba_1_fu_308 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aba_1_fu_308 <= Aba_3_fu_2613_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Abe_1_fu_304 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Abe_1_fu_304 <= Abe_3_fu_2631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Abi_1_fu_300 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Abi_1_fu_300 <= Abi_3_fu_2649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Abo_1_fu_296 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Abo_1_fu_296 <= Abo_3_fu_2667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Abu_1_fu_292 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Abu_1_fu_292 <= Abu_3_fu_2685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Aga_1_fu_288 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aga_1_fu_288 <= Aga_3_fu_2843_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Age_1_fu_284 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Age_1_fu_284 <= Age_3_fu_2861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Agi_1_fu_280 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Agi_1_fu_280 <= Agi_3_fu_2879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Ago_1_fu_276 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ago_1_fu_276 <= Ago_3_fu_2897_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Agu_1_fu_272 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Agu_1_fu_272 <= Agu_3_fu_2915_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Aka_1_fu_268 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aka_1_fu_268 <= Aka_3_fu_3071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Ake_1_fu_264 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ake_1_fu_264 <= Ake_3_fu_3089_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Aki_1_fu_260 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aki_1_fu_260 <= Aki_3_fu_3107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Ako_1_fu_256 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ako_1_fu_256 <= Ako_3_fu_3125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Aku_1_fu_252 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aku_1_fu_252 <= Aku_3_fu_3143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Ama_1_fu_248 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ama_1_fu_248 <= Ama_3_fu_3301_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Ame_1_fu_244 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ame_1_fu_244 <= Ame_3_fu_3319_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Ami_1_fu_240 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ami_1_fu_240 <= Ami_3_fu_3337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Amo_1_fu_236 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Amo_1_fu_236 <= Amo_3_fu_3355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Amu_1_fu_232 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Amu_1_fu_232 <= Amu_3_fu_3373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Asa_1_fu_228 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Asa_1_fu_228 <= Asa_3_fu_3531_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Ase_1_fu_224 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Ase_1_fu_224 <= Ase_3_fu_3549_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Asi_1_fu_220 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Asi_1_fu_220 <= Asi_3_fu_3567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Aso_1_fu_216 <= this_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Aso_1_fu_216 <= Aso_3_fu_3585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Asu_1_fu_312 <= this_s_q1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        Asu_1_fu_312 <= Asu_3_fu_3603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        round_fu_316 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln97_fu_817_p2 == 1'd1))) begin
        round_fu_316 <= add_ln97_fu_834_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        KeccakF_RoundConstants_ce0 = 1'b1;
    end else begin
        KeccakF_RoundConstants_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        KeccakF_RoundConstants_ce1 = 1'b1;
    end else begin
        KeccakF_RoundConstants_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        this_s_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        this_s_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_s_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_s_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_s_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        this_s_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        this_s_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        this_s_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_s_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        this_s_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_s_address0 = this_s_addr_5_reg_3926;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        this_s_address0 = this_s_addr_reg_3916;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        this_s_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        this_s_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_s_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        this_s_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        this_s_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        this_s_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_s_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        this_s_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        this_s_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        this_s_address0 = 64'd0;
    end else begin
        this_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        this_s_address1 = this_s_addr_27_reg_4057;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_s_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        this_s_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_s_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_s_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_s_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        this_s_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        this_s_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        this_s_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_s_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        this_s_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_s_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        this_s_address1 = this_s_addr_4_reg_3921;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        this_s_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        this_s_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_s_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        this_s_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        this_s_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        this_s_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_s_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_s_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_s_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_s_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        this_s_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        this_s_address1 = 64'd1;
    end else begin
        this_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        this_s_ce0 = 1'b1;
    end else begin
        this_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        this_s_ce1 = 1'b1;
    end else begin
        this_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        this_s_d0 = Asi_1_fu_220;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        this_s_d0 = Asa_1_fu_228;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_s_d0 = Amo_1_fu_236;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_s_d0 = Ame_1_fu_244;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_s_d0 = Aku_1_fu_252;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        this_s_d0 = Aki_1_fu_260;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        this_s_d0 = Aka_1_fu_268;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        this_s_d0 = Ago_1_fu_276;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_s_d0 = Age_1_fu_284;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        this_s_d0 = Abu_1_fu_292;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_s_d0 = Abi_1_fu_300;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        this_s_d0 = Aba_1_fu_308;
    end else begin
        this_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        this_s_d1 = Asu_1_fu_312;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_s_d1 = Aso_1_fu_216;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        this_s_d1 = Ase_1_fu_224;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_s_d1 = Amu_1_fu_232;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_s_d1 = Ami_1_fu_240;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_s_d1 = Ama_1_fu_248;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        this_s_d1 = Ako_1_fu_256;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        this_s_d1 = Ake_1_fu_264;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        this_s_d1 = Agu_1_fu_272;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_s_d1 = Agi_1_fu_280;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        this_s_d1 = Aga_1_fu_288;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_s_d1 = Abo_1_fu_296;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        this_s_d1 = Abe_1_fu_304;
    end else begin
        this_s_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln97_fu_817_p2 == 1'd0)))) begin
        this_s_we0 = 1'b1;
    end else begin
        this_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state15) & (icmp_ln97_fu_817_p2 == 1'd0)))) begin
        this_s_we1 = 1'b1;
    end else begin
        this_s_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln97_fu_817_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Aba_3_fu_2613_p2 = (xor_ln219_fu_2607_p2 ^ KeccakF_RoundConstants_q0);

assign Aba_4_fu_1095_p2 = (Da_fu_985_p2 ^ Aba_1_fu_308);

assign Abe_2_fu_1539_p2 = (De_fu_1011_p2 ^ Abe_1_fu_304);

assign Abe_3_fu_2631_p2 = (and_ln220_fu_2625_p2 ^ BCe_7_fu_2503_p3);

assign Abi_2_fu_1997_p2 = (Di_fu_1037_p2 ^ Abi_1_fu_300);

assign Abi_3_fu_2649_p2 = (and_ln221_fu_2643_p2 ^ BCi_7_fu_2531_p3);

assign Abo_2_fu_1309_p2 = (Do_fu_1063_p2 ^ Abo_1_fu_296);

assign Abo_3_fu_2667_p2 = (and_ln222_fu_2661_p2 ^ BCo_7_fu_2559_p3);

assign Abu_2_fu_1767_p2 = (Du_fu_1089_p2 ^ Abu_1_fu_292);

assign Abu_3_fu_2685_p2 = (and_ln223_fu_2679_p2 ^ BCu_7_fu_2587_p3);

assign Aga_2_fu_1795_p2 = (Da_fu_985_p2 ^ Aga_1_fu_288);

assign Aga_3_fu_2843_p2 = (and_ln235_fu_2837_p2 ^ BCa_8_fu_2711_p3);

assign Age_2_fu_1101_p2 = (De_fu_1011_p2 ^ Age_1_fu_284);

assign Age_3_fu_2861_p2 = (and_ln236_fu_2855_p2 ^ BCe_8_fu_2739_p3);

assign Agi_2_fu_1565_p2 = (Di_fu_1037_p2 ^ Agi_1_fu_280);

assign Agi_3_fu_2879_p2 = (and_ln237_fu_2873_p2 ^ BCi_8_fu_2767_p3);

assign Ago_2_fu_2025_p2 = (Do_fu_1063_p2 ^ Ago_1_fu_276);

assign Ago_3_fu_2897_p2 = (and_ln238_fu_2891_p2 ^ BCo_8_fu_2795_p3);

assign Agu_2_fu_1337_p2 = (Du_fu_1089_p2 ^ Agu_1_fu_272);

assign Agu_3_fu_2915_p2 = (and_ln239_fu_2909_p2 ^ BCu_8_fu_2823_p3);

assign Aka_2_fu_1365_p2 = (Da_fu_985_p2 ^ Aka_1_fu_268);

assign Aka_3_fu_3071_p2 = (and_ln251_fu_3065_p2 ^ BCa_9_fu_2939_p3);

assign Ake_2_fu_1823_p2 = (De_fu_1011_p2 ^ Ake_1_fu_264);

assign Ake_3_fu_3089_p2 = (and_ln252_fu_3083_p2 ^ BCe_9_fu_2967_p3);

assign Aki_2_fu_1129_p2 = (Di_fu_1037_p2 ^ Aki_1_fu_260);

assign Aki_3_fu_3107_p2 = (and_ln253_fu_3101_p2 ^ BCi_9_fu_2995_p3);

assign Ako_2_fu_1593_p2 = (Do_fu_1063_p2 ^ Ako_1_fu_256);

assign Ako_3_fu_3125_p2 = (and_ln254_fu_3119_p2 ^ BCo_9_fu_3023_p3);

assign Aku_2_fu_2053_p2 = (Du_fu_1089_p2 ^ Aku_1_fu_252);

assign Aku_3_fu_3143_p2 = (and_ln255_fu_3137_p2 ^ BCu_9_fu_3051_p3);

assign Ama_2_fu_2081_p2 = (Da_fu_985_p2 ^ Ama_1_fu_248);

assign Ama_3_fu_3301_p2 = (and_ln267_fu_3295_p2 ^ BCa_10_fu_3169_p3);

assign Ame_2_fu_1393_p2 = (De_fu_1011_p2 ^ Ame_1_fu_244);

assign Ame_3_fu_3319_p2 = (and_ln268_fu_3313_p2 ^ BCe_10_fu_3197_p3);

assign Ami_2_fu_1851_p2 = (Di_fu_1037_p2 ^ Ami_1_fu_240);

assign Ami_3_fu_3337_p2 = (and_ln269_fu_3331_p2 ^ BCi_10_fu_3225_p3);

assign Amo_2_fu_1157_p2 = (Do_fu_1063_p2 ^ Amo_1_fu_236);

assign Amo_3_fu_3355_p2 = (and_ln270_fu_3349_p2 ^ BCo_10_fu_3253_p3);

assign Amu_2_fu_1621_p2 = (Du_fu_1089_p2 ^ Amu_1_fu_232);

assign Amu_3_fu_3373_p2 = (and_ln271_fu_3367_p2 ^ BCu_10_fu_3281_p3);

assign Asa_2_fu_1649_p2 = (Da_fu_985_p2 ^ Asa_1_fu_228);

assign Asa_3_fu_3531_p2 = (and_ln283_fu_3525_p2 ^ BCa_11_fu_3399_p3);

assign Ase_2_fu_2109_p2 = (De_fu_1011_p2 ^ Ase_1_fu_224);

assign Ase_3_fu_3549_p2 = (and_ln284_fu_3543_p2 ^ BCe_11_fu_3427_p3);

assign Asi_2_fu_1421_p2 = (Di_fu_1037_p2 ^ Asi_1_fu_220);

assign Asi_3_fu_3567_p2 = (and_ln285_fu_3561_p2 ^ BCi_11_fu_3455_p3);

assign Aso_2_fu_1879_p2 = (Do_fu_1063_p2 ^ Aso_1_fu_216);

assign Aso_3_fu_3585_p2 = (and_ln286_fu_3579_p2 ^ BCo_11_fu_3483_p3);

assign Asu_2_fu_1185_p2 = (Du_fu_1089_p2 ^ Asu_1_fu_312);

assign Asu_3_fu_3603_p2 = (and_ln287_fu_3597_p2 ^ BCu_11_fu_3511_p3);

assign BCa_10_fu_3169_p3 = {{trunc_ln258_fu_3155_p1}, {lshr_ln36_fu_3159_p4}};

assign BCa_11_fu_3399_p3 = {{trunc_ln274_fu_3385_p1}, {lshr_ln41_fu_3389_p4}};

assign BCa_2_fu_1329_p3 = {{trunc_ln131_fu_1315_p1}, {lshr_ln4_fu_1319_p4}};

assign BCa_3_fu_1557_p3 = {{trunc_ln147_fu_1545_p1}, {tmp_1296_fu_1549_p3}};

assign BCa_4_fu_1787_p3 = {{trunc_ln163_fu_1773_p1}, {lshr_ln13_fu_1777_p4}};

assign BCa_5_fu_2017_p3 = {{trunc_ln179_fu_2003_p1}, {lshr_ln18_fu_2007_p4}};

assign BCa_6_fu_2245_p2 = (xor_ln195_fu_2227_p2 ^ xor_ln195_2_fu_2239_p2);

assign BCa_8_fu_2711_p3 = {{trunc_ln226_fu_2697_p1}, {lshr_ln27_fu_2701_p4}};

assign BCa_9_fu_2939_p3 = {{trunc_ln242_fu_2927_p1}, {tmp_1302_fu_2931_p3}};

assign BCa_fu_863_p2 = (xor_ln100_fu_845_p2 ^ xor_ln100_2_fu_857_p2);

assign BCe_10_fu_3197_p3 = {{trunc_ln260_fu_3183_p1}, {lshr_ln37_fu_3187_p4}};

assign BCe_11_fu_3427_p3 = {{trunc_ln276_fu_3413_p1}, {lshr_ln42_fu_3417_p4}};

assign BCe_1_fu_1121_p3 = {{trunc_ln116_fu_1107_p1}, {lshr_ln_fu_1111_p4}};

assign BCe_2_fu_1357_p3 = {{trunc_ln133_fu_1343_p1}, {lshr_ln5_fu_1347_p4}};

assign BCe_3_fu_1585_p3 = {{trunc_ln149_fu_1571_p1}, {lshr_ln9_fu_1575_p4}};

assign BCe_4_fu_1815_p3 = {{trunc_ln165_fu_1801_p1}, {lshr_ln14_fu_1805_p4}};

assign BCe_5_fu_2045_p3 = {{trunc_ln181_fu_2031_p1}, {lshr_ln19_fu_2035_p4}};

assign BCe_6_fu_2269_p2 = (xor_ln196_fu_2251_p2 ^ xor_ln196_2_fu_2263_p2);

assign BCe_7_fu_2503_p3 = {{trunc_ln211_fu_2489_p1}, {lshr_ln23_fu_2493_p4}};

assign BCe_8_fu_2739_p3 = {{trunc_ln228_fu_2725_p1}, {lshr_ln28_fu_2729_p4}};

assign BCe_9_fu_2967_p3 = {{trunc_ln244_fu_2953_p1}, {lshr_ln32_fu_2957_p4}};

assign BCe_fu_887_p2 = (xor_ln101_fu_869_p2 ^ xor_ln101_2_fu_881_p2);

assign BCi_10_fu_3225_p3 = {{trunc_ln262_fu_3211_p1}, {lshr_ln38_fu_3215_p4}};

assign BCi_11_fu_3455_p3 = {{trunc_ln278_fu_3441_p1}, {lshr_ln43_fu_3445_p4}};

assign BCi_1_fu_1149_p3 = {{trunc_ln118_fu_1135_p1}, {lshr_ln1_fu_1139_p4}};

assign BCi_2_fu_1385_p3 = {{trunc_ln135_fu_1371_p1}, {lshr_ln6_fu_1375_p4}};

assign BCi_3_fu_1613_p3 = {{trunc_ln151_fu_1599_p1}, {lshr_ln10_fu_1603_p4}};

assign BCi_4_fu_1843_p3 = {{trunc_ln167_fu_1829_p1}, {lshr_ln15_fu_1833_p4}};

assign BCi_5_fu_2073_p3 = {{trunc_ln183_fu_2059_p1}, {lshr_ln20_fu_2063_p4}};

assign BCi_6_fu_2293_p2 = (xor_ln197_fu_2275_p2 ^ xor_ln197_2_fu_2287_p2);

assign BCi_7_fu_2531_p3 = {{trunc_ln213_fu_2517_p1}, {lshr_ln24_fu_2521_p4}};

assign BCi_8_fu_2767_p3 = {{trunc_ln230_fu_2753_p1}, {lshr_ln29_fu_2757_p4}};

assign BCi_9_fu_2995_p3 = {{trunc_ln246_fu_2981_p1}, {lshr_ln33_fu_2985_p4}};

assign BCi_fu_911_p2 = (xor_ln102_fu_893_p2 ^ xor_ln102_2_fu_905_p2);

assign BCo_10_fu_3253_p3 = {{trunc_ln264_fu_3239_p1}, {lshr_ln39_fu_3243_p4}};

assign BCo_11_fu_3483_p3 = {{trunc_ln280_fu_3469_p1}, {lshr_ln44_fu_3473_p4}};

assign BCo_1_fu_1177_p3 = {{trunc_ln120_fu_1163_p1}, {lshr_ln2_fu_1167_p4}};

assign BCo_2_fu_1413_p3 = {{trunc_ln137_fu_1399_p1}, {lshr_ln7_fu_1403_p4}};

assign BCo_3_fu_1641_p3 = {{trunc_ln153_fu_1627_p1}, {lshr_ln11_fu_1631_p4}};

assign BCo_4_fu_1871_p3 = {{trunc_ln169_fu_1857_p1}, {lshr_ln16_fu_1861_p4}};

assign BCo_5_fu_2101_p3 = {{trunc_ln185_fu_2087_p1}, {lshr_ln21_fu_2091_p4}};

assign BCo_6_fu_2317_p2 = (xor_ln198_fu_2299_p2 ^ xor_ln198_2_fu_2311_p2);

assign BCo_7_fu_2559_p3 = {{trunc_ln215_fu_2545_p1}, {lshr_ln25_fu_2549_p4}};

assign BCo_8_fu_2795_p3 = {{trunc_ln232_fu_2781_p1}, {lshr_ln30_fu_2785_p4}};

assign BCo_9_fu_3023_p3 = {{trunc_ln248_fu_3009_p1}, {lshr_ln34_fu_3013_p4}};

assign BCo_fu_935_p2 = (xor_ln103_fu_917_p2 ^ xor_ln103_2_fu_929_p2);

assign BCu_10_fu_3281_p3 = {{trunc_ln266_fu_3267_p1}, {lshr_ln40_fu_3271_p4}};

assign BCu_11_fu_3511_p3 = {{trunc_ln282_fu_3497_p1}, {lshr_ln45_fu_3501_p4}};

assign BCu_1_fu_1205_p3 = {{trunc_ln122_fu_1191_p1}, {lshr_ln3_fu_1195_p4}};

assign BCu_2_fu_1441_p3 = {{trunc_ln139_fu_1427_p1}, {lshr_ln8_fu_1431_p4}};

assign BCu_3_fu_1669_p3 = {{trunc_ln155_fu_1655_p1}, {lshr_ln12_fu_1659_p4}};

assign BCu_4_fu_1899_p3 = {{trunc_ln171_fu_1885_p1}, {lshr_ln17_fu_1889_p4}};

assign BCu_5_fu_2129_p3 = {{trunc_ln187_fu_2115_p1}, {lshr_ln22_fu_2119_p4}};

assign BCu_6_fu_2341_p2 = (xor_ln199_fu_2323_p2 ^ xor_ln199_2_fu_2335_p2);

assign BCu_7_fu_2587_p3 = {{trunc_ln217_fu_2573_p1}, {lshr_ln26_fu_2577_p4}};

assign BCu_8_fu_2823_p3 = {{trunc_ln234_fu_2809_p1}, {lshr_ln31_fu_2813_p4}};

assign BCu_9_fu_3051_p3 = {{trunc_ln250_fu_3037_p1}, {lshr_ln35_fu_3041_p4}};

assign BCu_fu_959_p2 = (xor_ln104_fu_941_p2 ^ xor_ln104_2_fu_953_p2);

assign Da_1_fu_2367_p2 = (or_ln6_fu_2359_p3 ^ BCu_6_fu_2341_p2);

assign Da_fu_985_p2 = (or_ln_fu_977_p3 ^ BCu_fu_959_p2);

assign De_1_fu_2393_p2 = (or_ln7_fu_2385_p3 ^ BCa_6_fu_2245_p2);

assign De_fu_1011_p2 = (or_ln2_fu_1003_p3 ^ BCa_fu_863_p2);

assign Di_1_fu_2419_p2 = (or_ln8_fu_2411_p3 ^ BCe_6_fu_2269_p2);

assign Di_fu_1037_p2 = (or_ln3_fu_1029_p3 ^ BCe_fu_887_p2);

assign Do_1_fu_2445_p2 = (or_ln9_fu_2437_p3 ^ BCi_6_fu_2293_p2);

assign Do_fu_1063_p2 = (or_ln4_fu_1055_p3 ^ BCi_fu_911_p2);

assign Du_1_fu_2471_p2 = (or_ln1_fu_2463_p3 ^ BCo_6_fu_2317_p2);

assign Du_fu_1089_p2 = (or_ln5_fu_1081_p3 ^ BCo_fu_935_p2);

assign Eba_2_fu_2477_p2 = (Eba_fu_1231_p2 ^ Da_1_fu_2367_p2);

assign Eba_fu_1231_p2 = (xor_ln124_fu_1225_p2 ^ KeccakF_RoundConstants_q1);

assign Ebe_1_fu_2921_p2 = (Ebe_fu_1249_p2 ^ De_1_fu_2393_p2);

assign Ebe_fu_1249_p2 = (and_ln125_fu_1243_p2 ^ BCe_1_fu_1121_p3);

assign Ebi_1_fu_3379_p2 = (Ebi_fu_1267_p2 ^ Di_1_fu_2419_p2);

assign Ebi_fu_1267_p2 = (and_ln126_fu_1261_p2 ^ BCi_1_fu_1149_p3);

assign Ebo_1_fu_2691_p2 = (Ebo_fu_1285_p2 ^ Do_1_fu_2445_p2);

assign Ebo_fu_1285_p2 = (and_ln127_fu_1279_p2 ^ BCo_1_fu_1177_p3);

assign Ebu_1_fu_3149_p2 = (Ebu_fu_1303_p2 ^ Du_1_fu_2471_p2);

assign Ebu_fu_1303_p2 = (and_ln128_fu_1297_p2 ^ BCu_1_fu_1205_p3);

assign Ega_1_fu_3177_p2 = (Ega_fu_1461_p2 ^ Da_1_fu_2367_p2);

assign Ega_fu_1461_p2 = (and_ln140_fu_1455_p2 ^ BCa_2_fu_1329_p3);

assign Ege_1_fu_2483_p2 = (Ege_fu_1479_p2 ^ De_1_fu_2393_p2);

assign Ege_fu_1479_p2 = (and_ln141_fu_1473_p2 ^ BCe_2_fu_1357_p3);

assign Egi_1_fu_2947_p2 = (Egi_fu_1497_p2 ^ Di_1_fu_2419_p2);

assign Egi_fu_1497_p2 = (and_ln142_fu_1491_p2 ^ BCi_2_fu_1385_p3);

assign Ego_1_fu_3407_p2 = (Ego_fu_1515_p2 ^ Do_1_fu_2445_p2);

assign Ego_fu_1515_p2 = (and_ln143_fu_1509_p2 ^ BCo_2_fu_1413_p3);

assign Egu_1_fu_2719_p2 = (Egu_fu_1533_p2 ^ Du_1_fu_2471_p2);

assign Egu_fu_1533_p2 = (and_ln144_fu_1527_p2 ^ BCu_2_fu_1441_p3);

assign Eka_1_fu_2747_p2 = (Eka_fu_1689_p2 ^ Da_1_fu_2367_p2);

assign Eka_fu_1689_p2 = (and_ln156_fu_1683_p2 ^ BCa_3_fu_1557_p3);

assign Eke_1_fu_3205_p2 = (Eke_fu_1707_p2 ^ De_1_fu_2393_p2);

assign Eke_fu_1707_p2 = (and_ln157_fu_1701_p2 ^ BCe_3_fu_1585_p3);

assign Eki_1_fu_2511_p2 = (Eki_fu_1725_p2 ^ Di_1_fu_2419_p2);

assign Eki_fu_1725_p2 = (and_ln158_fu_1719_p2 ^ BCi_3_fu_1613_p3);

assign Eko_1_fu_2975_p2 = (Eko_fu_1743_p2 ^ Do_1_fu_2445_p2);

assign Eko_fu_1743_p2 = (and_ln159_fu_1737_p2 ^ BCo_3_fu_1641_p3);

assign Eku_1_fu_3435_p2 = (Eku_fu_1761_p2 ^ Du_1_fu_2471_p2);

assign Eku_fu_1761_p2 = (and_ln160_fu_1755_p2 ^ BCu_3_fu_1669_p3);

assign Ema_1_fu_3463_p2 = (Ema_fu_1919_p2 ^ Da_1_fu_2367_p2);

assign Ema_fu_1919_p2 = (and_ln172_fu_1913_p2 ^ BCa_4_fu_1787_p3);

assign Eme_1_fu_2775_p2 = (Eme_fu_1937_p2 ^ De_1_fu_2393_p2);

assign Eme_fu_1937_p2 = (and_ln173_fu_1931_p2 ^ BCe_4_fu_1815_p3);

assign Emi_1_fu_3233_p2 = (Emi_fu_1955_p2 ^ Di_1_fu_2419_p2);

assign Emi_fu_1955_p2 = (and_ln174_fu_1949_p2 ^ BCi_4_fu_1843_p3);

assign Emo_1_fu_2539_p2 = (Emo_fu_1973_p2 ^ Do_1_fu_2445_p2);

assign Emo_fu_1973_p2 = (and_ln175_fu_1967_p2 ^ BCo_4_fu_1871_p3);

assign Emu_1_fu_3003_p2 = (Emu_fu_1991_p2 ^ Du_1_fu_2471_p2);

assign Emu_fu_1991_p2 = (and_ln176_fu_1985_p2 ^ BCu_4_fu_1899_p3);

assign Esa_1_fu_3031_p2 = (Esa_fu_2149_p2 ^ Da_1_fu_2367_p2);

assign Esa_fu_2149_p2 = (and_ln188_fu_2143_p2 ^ BCa_5_fu_2017_p3);

assign Ese_1_fu_3491_p2 = (Ese_fu_2167_p2 ^ De_1_fu_2393_p2);

assign Ese_fu_2167_p2 = (and_ln189_fu_2161_p2 ^ BCe_5_fu_2045_p3);

assign Esi_1_fu_2803_p2 = (Esi_fu_2185_p2 ^ Di_1_fu_2419_p2);

assign Esi_fu_2185_p2 = (and_ln190_fu_2179_p2 ^ BCi_5_fu_2073_p3);

assign Eso_1_fu_3261_p2 = (Eso_fu_2203_p2 ^ Do_1_fu_2445_p2);

assign Eso_fu_2203_p2 = (and_ln191_fu_2197_p2 ^ BCo_5_fu_2101_p3);

assign Esu_1_fu_2567_p2 = (Esu_fu_2221_p2 ^ Du_1_fu_2471_p2);

assign Esu_fu_2221_p2 = (and_ln192_fu_2215_p2 ^ BCu_5_fu_2129_p3);

assign KeccakF_RoundConstants_address0 = zext_ln219_fu_829_p1;

assign KeccakF_RoundConstants_address1 = zext_ln97_fu_812_p1;

assign add_ln97_fu_834_p2 = (round_fu_316 + 5'd2);

assign and_ln123_fu_1219_p2 = (xor_ln123_fu_1213_p2 & BCi_1_fu_1149_p3);

assign and_ln125_fu_1243_p2 = (xor_ln125_fu_1237_p2 & BCo_1_fu_1177_p3);

assign and_ln126_fu_1261_p2 = (xor_ln126_fu_1255_p2 & BCu_1_fu_1205_p3);

assign and_ln127_fu_1279_p2 = (xor_ln127_fu_1273_p2 & Aba_4_fu_1095_p2);

assign and_ln128_fu_1297_p2 = (xor_ln128_fu_1291_p2 & BCe_1_fu_1121_p3);

assign and_ln140_fu_1455_p2 = (xor_ln140_fu_1449_p2 & BCi_2_fu_1385_p3);

assign and_ln141_fu_1473_p2 = (xor_ln141_fu_1467_p2 & BCo_2_fu_1413_p3);

assign and_ln142_fu_1491_p2 = (xor_ln142_fu_1485_p2 & BCu_2_fu_1441_p3);

assign and_ln143_fu_1509_p2 = (xor_ln143_fu_1503_p2 & BCa_2_fu_1329_p3);

assign and_ln144_fu_1527_p2 = (xor_ln144_fu_1521_p2 & BCe_2_fu_1357_p3);

assign and_ln156_fu_1683_p2 = (xor_ln156_fu_1677_p2 & BCi_3_fu_1613_p3);

assign and_ln157_fu_1701_p2 = (xor_ln157_fu_1695_p2 & BCo_3_fu_1641_p3);

assign and_ln158_fu_1719_p2 = (xor_ln158_fu_1713_p2 & BCu_3_fu_1669_p3);

assign and_ln159_fu_1737_p2 = (xor_ln159_fu_1731_p2 & BCa_3_fu_1557_p3);

assign and_ln160_fu_1755_p2 = (xor_ln160_fu_1749_p2 & BCe_3_fu_1585_p3);

assign and_ln172_fu_1913_p2 = (xor_ln172_fu_1907_p2 & BCi_4_fu_1843_p3);

assign and_ln173_fu_1931_p2 = (xor_ln173_fu_1925_p2 & BCo_4_fu_1871_p3);

assign and_ln174_fu_1949_p2 = (xor_ln174_fu_1943_p2 & BCu_4_fu_1899_p3);

assign and_ln175_fu_1967_p2 = (xor_ln175_fu_1961_p2 & BCa_4_fu_1787_p3);

assign and_ln176_fu_1985_p2 = (xor_ln176_fu_1979_p2 & BCe_4_fu_1815_p3);

assign and_ln188_fu_2143_p2 = (xor_ln188_fu_2137_p2 & BCi_5_fu_2073_p3);

assign and_ln189_fu_2161_p2 = (xor_ln189_fu_2155_p2 & BCo_5_fu_2101_p3);

assign and_ln190_fu_2179_p2 = (xor_ln190_fu_2173_p2 & BCu_5_fu_2129_p3);

assign and_ln191_fu_2197_p2 = (xor_ln191_fu_2191_p2 & BCa_5_fu_2017_p3);

assign and_ln192_fu_2215_p2 = (xor_ln192_fu_2209_p2 & BCe_5_fu_2045_p3);

assign and_ln218_fu_2601_p2 = (xor_ln218_fu_2595_p2 & BCi_7_fu_2531_p3);

assign and_ln220_fu_2625_p2 = (xor_ln220_fu_2619_p2 & BCo_7_fu_2559_p3);

assign and_ln221_fu_2643_p2 = (xor_ln221_fu_2637_p2 & BCu_7_fu_2587_p3);

assign and_ln222_fu_2661_p2 = (xor_ln222_fu_2655_p2 & Eba_2_fu_2477_p2);

assign and_ln223_fu_2679_p2 = (xor_ln223_fu_2673_p2 & BCe_7_fu_2503_p3);

assign and_ln235_fu_2837_p2 = (xor_ln235_fu_2831_p2 & BCi_8_fu_2767_p3);

assign and_ln236_fu_2855_p2 = (xor_ln236_fu_2849_p2 & BCo_8_fu_2795_p3);

assign and_ln237_fu_2873_p2 = (xor_ln237_fu_2867_p2 & BCu_8_fu_2823_p3);

assign and_ln238_fu_2891_p2 = (xor_ln238_fu_2885_p2 & BCa_8_fu_2711_p3);

assign and_ln239_fu_2909_p2 = (xor_ln239_fu_2903_p2 & BCe_8_fu_2739_p3);

assign and_ln251_fu_3065_p2 = (xor_ln251_fu_3059_p2 & BCi_9_fu_2995_p3);

assign and_ln252_fu_3083_p2 = (xor_ln252_fu_3077_p2 & BCo_9_fu_3023_p3);

assign and_ln253_fu_3101_p2 = (xor_ln253_fu_3095_p2 & BCu_9_fu_3051_p3);

assign and_ln254_fu_3119_p2 = (xor_ln254_fu_3113_p2 & BCa_9_fu_2939_p3);

assign and_ln255_fu_3137_p2 = (xor_ln255_fu_3131_p2 & BCe_9_fu_2967_p3);

assign and_ln267_fu_3295_p2 = (xor_ln267_fu_3289_p2 & BCi_10_fu_3225_p3);

assign and_ln268_fu_3313_p2 = (xor_ln268_fu_3307_p2 & BCo_10_fu_3253_p3);

assign and_ln269_fu_3331_p2 = (xor_ln269_fu_3325_p2 & BCu_10_fu_3281_p3);

assign and_ln270_fu_3349_p2 = (xor_ln270_fu_3343_p2 & BCa_10_fu_3169_p3);

assign and_ln271_fu_3367_p2 = (xor_ln271_fu_3361_p2 & BCe_10_fu_3197_p3);

assign and_ln283_fu_3525_p2 = (xor_ln283_fu_3519_p2 & BCi_11_fu_3455_p3);

assign and_ln284_fu_3543_p2 = (xor_ln284_fu_3537_p2 & BCo_11_fu_3483_p3);

assign and_ln285_fu_3561_p2 = (xor_ln285_fu_3555_p2 & BCu_11_fu_3511_p3);

assign and_ln286_fu_3579_p2 = (xor_ln286_fu_3573_p2 & BCa_11_fu_3399_p3);

assign and_ln287_fu_3597_p2 = (xor_ln287_fu_3591_p2 & BCe_11_fu_3427_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign icmp_ln97_fu_817_p2 = ((round_fu_316 < 5'd24) ? 1'b1 : 1'b0);

assign lshr_ln10_fu_1603_p4 = {{Ako_2_fu_1593_p2[63:39]}};

assign lshr_ln11_fu_1631_p4 = {{Amu_2_fu_1621_p2[63:56]}};

assign lshr_ln12_fu_1659_p4 = {{Asa_2_fu_1649_p2[63:46]}};

assign lshr_ln13_fu_1777_p4 = {{Abu_2_fu_1767_p2[63:37]}};

assign lshr_ln14_fu_1805_p4 = {{Aga_2_fu_1795_p2[63:28]}};

assign lshr_ln15_fu_1833_p4 = {{Ake_2_fu_1823_p2[63:54]}};

assign lshr_ln16_fu_1861_p4 = {{Ami_2_fu_1851_p2[63:49]}};

assign lshr_ln17_fu_1889_p4 = {{Aso_2_fu_1879_p2[63:8]}};

assign lshr_ln18_fu_2007_p4 = {{Abi_2_fu_1997_p2[63:2]}};

assign lshr_ln19_fu_2035_p4 = {{Ago_2_fu_2025_p2[63:9]}};

assign lshr_ln1_fu_1139_p4 = {{Aki_2_fu_1129_p2[63:21]}};

assign lshr_ln20_fu_2063_p4 = {{Aku_2_fu_2053_p2[63:25]}};

assign lshr_ln21_fu_2091_p4 = {{Ama_2_fu_2081_p2[63:23]}};

assign lshr_ln22_fu_2119_p4 = {{Ase_2_fu_2109_p2[63:62]}};

assign lshr_ln23_fu_2493_p4 = {{Ege_1_fu_2483_p2[63:20]}};

assign lshr_ln24_fu_2521_p4 = {{Eki_1_fu_2511_p2[63:21]}};

assign lshr_ln25_fu_2549_p4 = {{Emo_1_fu_2539_p2[63:43]}};

assign lshr_ln26_fu_2577_p4 = {{Esu_1_fu_2567_p2[63:50]}};

assign lshr_ln27_fu_2701_p4 = {{Ebo_1_fu_2691_p2[63:36]}};

assign lshr_ln28_fu_2729_p4 = {{Egu_1_fu_2719_p2[63:44]}};

assign lshr_ln29_fu_2757_p4 = {{Eka_1_fu_2747_p2[63:61]}};

assign lshr_ln2_fu_1167_p4 = {{Amo_2_fu_1157_p2[63:43]}};

assign lshr_ln30_fu_2785_p4 = {{Eme_1_fu_2775_p2[63:19]}};

assign lshr_ln31_fu_2813_p4 = {{Esi_1_fu_2803_p2[63:3]}};

assign lshr_ln32_fu_2957_p4 = {{Egi_1_fu_2947_p2[63:58]}};

assign lshr_ln33_fu_2985_p4 = {{Eko_1_fu_2975_p2[63:39]}};

assign lshr_ln34_fu_3013_p4 = {{Emu_1_fu_3003_p2[63:56]}};

assign lshr_ln35_fu_3041_p4 = {{Esa_1_fu_3031_p2[63:46]}};

assign lshr_ln36_fu_3159_p4 = {{Ebu_1_fu_3149_p2[63:37]}};

assign lshr_ln37_fu_3187_p4 = {{Ega_1_fu_3177_p2[63:28]}};

assign lshr_ln38_fu_3215_p4 = {{Eke_1_fu_3205_p2[63:54]}};

assign lshr_ln39_fu_3243_p4 = {{Emi_1_fu_3233_p2[63:49]}};

assign lshr_ln3_fu_1195_p4 = {{Asu_2_fu_1185_p2[63:50]}};

assign lshr_ln40_fu_3271_p4 = {{Eso_1_fu_3261_p2[63:8]}};

assign lshr_ln41_fu_3389_p4 = {{Ebi_1_fu_3379_p2[63:2]}};

assign lshr_ln42_fu_3417_p4 = {{Ego_1_fu_3407_p2[63:9]}};

assign lshr_ln43_fu_3445_p4 = {{Eku_1_fu_3435_p2[63:25]}};

assign lshr_ln44_fu_3473_p4 = {{Ema_1_fu_3463_p2[63:23]}};

assign lshr_ln45_fu_3501_p4 = {{Ese_1_fu_3491_p2[63:62]}};

assign lshr_ln4_fu_1319_p4 = {{Abo_2_fu_1309_p2[63:36]}};

assign lshr_ln5_fu_1347_p4 = {{Agu_2_fu_1337_p2[63:44]}};

assign lshr_ln6_fu_1375_p4 = {{Aka_2_fu_1365_p2[63:61]}};

assign lshr_ln7_fu_1403_p4 = {{Ame_2_fu_1393_p2[63:19]}};

assign lshr_ln8_fu_1431_p4 = {{Asi_2_fu_1421_p2[63:3]}};

assign lshr_ln9_fu_1575_p4 = {{Agi_2_fu_1565_p2[63:58]}};

assign lshr_ln_fu_1111_p4 = {{Age_2_fu_1101_p2[63:20]}};

assign or_ln1_fu_2463_p3 = {{trunc_ln206_fu_2451_p1}, {tmp_1301_fu_2455_p3}};

assign or_ln219_fu_823_p2 = (round_fu_316 | 5'd1);

assign or_ln2_fu_1003_p3 = {{trunc_ln108_fu_991_p1}, {tmp_1292_fu_995_p3}};

assign or_ln3_fu_1029_p3 = {{trunc_ln109_fu_1017_p1}, {tmp_1293_fu_1021_p3}};

assign or_ln4_fu_1055_p3 = {{trunc_ln110_fu_1043_p1}, {tmp_1294_fu_1047_p3}};

assign or_ln5_fu_1081_p3 = {{trunc_ln111_fu_1069_p1}, {tmp_1295_fu_1073_p3}};

assign or_ln6_fu_2359_p3 = {{trunc_ln202_fu_2347_p1}, {tmp_1297_fu_2351_p3}};

assign or_ln7_fu_2385_p3 = {{trunc_ln203_fu_2373_p1}, {tmp_1298_fu_2377_p3}};

assign or_ln8_fu_2411_p3 = {{trunc_ln204_fu_2399_p1}, {tmp_1299_fu_2403_p3}};

assign or_ln9_fu_2437_p3 = {{trunc_ln205_fu_2425_p1}, {tmp_1300_fu_2429_p3}};

assign or_ln_fu_977_p3 = {{trunc_ln107_fu_965_p1}, {tmp_fu_969_p3}};

assign this_s_addr_27_reg_4057 = 64'd24;

assign this_s_addr_4_reg_3921 = 64'd1;

assign this_s_addr_5_reg_3926 = 64'd2;

assign this_s_addr_reg_3916 = 64'd0;

assign tmp_1292_fu_995_p3 = BCi_fu_911_p2[32'd63];

assign tmp_1293_fu_1021_p3 = BCo_fu_935_p2[32'd63];

assign tmp_1294_fu_1047_p3 = BCu_fu_959_p2[32'd63];

assign tmp_1295_fu_1073_p3 = BCa_fu_863_p2[32'd63];

assign tmp_1296_fu_1549_p3 = Abe_2_fu_1539_p2[32'd63];

assign tmp_1297_fu_2351_p3 = BCe_6_fu_2269_p2[32'd63];

assign tmp_1298_fu_2377_p3 = BCi_6_fu_2293_p2[32'd63];

assign tmp_1299_fu_2403_p3 = BCo_6_fu_2317_p2[32'd63];

assign tmp_1300_fu_2429_p3 = BCu_6_fu_2341_p2[32'd63];

assign tmp_1301_fu_2455_p3 = BCa_6_fu_2245_p2[32'd63];

assign tmp_1302_fu_2931_p3 = Ebe_1_fu_2921_p2[32'd63];

assign tmp_fu_969_p3 = BCe_fu_887_p2[32'd63];

assign trunc_ln107_fu_965_p1 = BCe_fu_887_p2[62:0];

assign trunc_ln108_fu_991_p1 = BCi_fu_911_p2[62:0];

assign trunc_ln109_fu_1017_p1 = BCo_fu_935_p2[62:0];

assign trunc_ln110_fu_1043_p1 = BCu_fu_959_p2[62:0];

assign trunc_ln111_fu_1069_p1 = BCa_fu_863_p2[62:0];

assign trunc_ln116_fu_1107_p1 = Age_2_fu_1101_p2[19:0];

assign trunc_ln118_fu_1135_p1 = Aki_2_fu_1129_p2[20:0];

assign trunc_ln120_fu_1163_p1 = Amo_2_fu_1157_p2[42:0];

assign trunc_ln122_fu_1191_p1 = Asu_2_fu_1185_p2[49:0];

assign trunc_ln131_fu_1315_p1 = Abo_2_fu_1309_p2[35:0];

assign trunc_ln133_fu_1343_p1 = Agu_2_fu_1337_p2[43:0];

assign trunc_ln135_fu_1371_p1 = Aka_2_fu_1365_p2[60:0];

assign trunc_ln137_fu_1399_p1 = Ame_2_fu_1393_p2[18:0];

assign trunc_ln139_fu_1427_p1 = Asi_2_fu_1421_p2[2:0];

assign trunc_ln147_fu_1545_p1 = Abe_2_fu_1539_p2[62:0];

assign trunc_ln149_fu_1571_p1 = Agi_2_fu_1565_p2[57:0];

assign trunc_ln151_fu_1599_p1 = Ako_2_fu_1593_p2[38:0];

assign trunc_ln153_fu_1627_p1 = Amu_2_fu_1621_p2[55:0];

assign trunc_ln155_fu_1655_p1 = Asa_2_fu_1649_p2[45:0];

assign trunc_ln163_fu_1773_p1 = Abu_2_fu_1767_p2[36:0];

assign trunc_ln165_fu_1801_p1 = Aga_2_fu_1795_p2[27:0];

assign trunc_ln167_fu_1829_p1 = Ake_2_fu_1823_p2[53:0];

assign trunc_ln169_fu_1857_p1 = Ami_2_fu_1851_p2[48:0];

assign trunc_ln171_fu_1885_p1 = Aso_2_fu_1879_p2[7:0];

assign trunc_ln179_fu_2003_p1 = Abi_2_fu_1997_p2[1:0];

assign trunc_ln181_fu_2031_p1 = Ago_2_fu_2025_p2[8:0];

assign trunc_ln183_fu_2059_p1 = Aku_2_fu_2053_p2[24:0];

assign trunc_ln185_fu_2087_p1 = Ama_2_fu_2081_p2[22:0];

assign trunc_ln187_fu_2115_p1 = Ase_2_fu_2109_p2[61:0];

assign trunc_ln202_fu_2347_p1 = BCe_6_fu_2269_p2[62:0];

assign trunc_ln203_fu_2373_p1 = BCi_6_fu_2293_p2[62:0];

assign trunc_ln204_fu_2399_p1 = BCo_6_fu_2317_p2[62:0];

assign trunc_ln205_fu_2425_p1 = BCu_6_fu_2341_p2[62:0];

assign trunc_ln206_fu_2451_p1 = BCa_6_fu_2245_p2[62:0];

assign trunc_ln211_fu_2489_p1 = Ege_1_fu_2483_p2[19:0];

assign trunc_ln213_fu_2517_p1 = Eki_1_fu_2511_p2[20:0];

assign trunc_ln215_fu_2545_p1 = Emo_1_fu_2539_p2[42:0];

assign trunc_ln217_fu_2573_p1 = Esu_1_fu_2567_p2[49:0];

assign trunc_ln226_fu_2697_p1 = Ebo_1_fu_2691_p2[35:0];

assign trunc_ln228_fu_2725_p1 = Egu_1_fu_2719_p2[43:0];

assign trunc_ln230_fu_2753_p1 = Eka_1_fu_2747_p2[60:0];

assign trunc_ln232_fu_2781_p1 = Eme_1_fu_2775_p2[18:0];

assign trunc_ln234_fu_2809_p1 = Esi_1_fu_2803_p2[2:0];

assign trunc_ln242_fu_2927_p1 = Ebe_1_fu_2921_p2[62:0];

assign trunc_ln244_fu_2953_p1 = Egi_1_fu_2947_p2[57:0];

assign trunc_ln246_fu_2981_p1 = Eko_1_fu_2975_p2[38:0];

assign trunc_ln248_fu_3009_p1 = Emu_1_fu_3003_p2[55:0];

assign trunc_ln250_fu_3037_p1 = Esa_1_fu_3031_p2[45:0];

assign trunc_ln258_fu_3155_p1 = Ebu_1_fu_3149_p2[36:0];

assign trunc_ln260_fu_3183_p1 = Ega_1_fu_3177_p2[27:0];

assign trunc_ln262_fu_3211_p1 = Eke_1_fu_3205_p2[53:0];

assign trunc_ln264_fu_3239_p1 = Emi_1_fu_3233_p2[48:0];

assign trunc_ln266_fu_3267_p1 = Eso_1_fu_3261_p2[7:0];

assign trunc_ln274_fu_3385_p1 = Ebi_1_fu_3379_p2[1:0];

assign trunc_ln276_fu_3413_p1 = Ego_1_fu_3407_p2[8:0];

assign trunc_ln278_fu_3441_p1 = Eku_1_fu_3435_p2[24:0];

assign trunc_ln280_fu_3469_p1 = Ema_1_fu_3463_p2[22:0];

assign trunc_ln282_fu_3497_p1 = Ese_1_fu_3491_p2[61:0];

assign xor_ln100_1_fu_851_p2 = (Asa_1_fu_228 ^ Aga_1_fu_288);

assign xor_ln100_2_fu_857_p2 = (xor_ln100_1_fu_851_p2 ^ Aba_1_fu_308);

assign xor_ln100_fu_845_p2 = (Ama_1_fu_248 ^ Aka_1_fu_268);

assign xor_ln101_1_fu_875_p2 = (Ase_1_fu_224 ^ Age_1_fu_284);

assign xor_ln101_2_fu_881_p2 = (xor_ln101_1_fu_875_p2 ^ Abe_1_fu_304);

assign xor_ln101_fu_869_p2 = (Ame_1_fu_244 ^ Ake_1_fu_264);

assign xor_ln102_1_fu_899_p2 = (Asi_1_fu_220 ^ Agi_1_fu_280);

assign xor_ln102_2_fu_905_p2 = (xor_ln102_1_fu_899_p2 ^ Abi_1_fu_300);

assign xor_ln102_fu_893_p2 = (Ami_1_fu_240 ^ Aki_1_fu_260);

assign xor_ln103_1_fu_923_p2 = (Aso_1_fu_216 ^ Ago_1_fu_276);

assign xor_ln103_2_fu_929_p2 = (xor_ln103_1_fu_923_p2 ^ Abo_1_fu_296);

assign xor_ln103_fu_917_p2 = (Amo_1_fu_236 ^ Ako_1_fu_256);

assign xor_ln104_1_fu_947_p2 = (Amu_1_fu_232 ^ Abu_1_fu_292);

assign xor_ln104_2_fu_953_p2 = (xor_ln104_1_fu_947_p2 ^ Asu_1_fu_312);

assign xor_ln104_fu_941_p2 = (Aku_1_fu_252 ^ Agu_1_fu_272);

assign xor_ln123_fu_1213_p2 = (64'd18446744073709551615 ^ BCe_1_fu_1121_p3);

assign xor_ln124_fu_1225_p2 = (and_ln123_fu_1219_p2 ^ Aba_4_fu_1095_p2);

assign xor_ln125_fu_1237_p2 = (64'd18446744073709551615 ^ BCi_1_fu_1149_p3);

assign xor_ln126_fu_1255_p2 = (64'd18446744073709551615 ^ BCo_1_fu_1177_p3);

assign xor_ln127_fu_1273_p2 = (64'd18446744073709551615 ^ BCu_1_fu_1205_p3);

assign xor_ln128_fu_1291_p2 = (64'd18446744073709551615 ^ Aba_4_fu_1095_p2);

assign xor_ln140_fu_1449_p2 = (64'd18446744073709551615 ^ BCe_2_fu_1357_p3);

assign xor_ln141_fu_1467_p2 = (64'd18446744073709551615 ^ BCi_2_fu_1385_p3);

assign xor_ln142_fu_1485_p2 = (64'd18446744073709551615 ^ BCo_2_fu_1413_p3);

assign xor_ln143_fu_1503_p2 = (64'd18446744073709551615 ^ BCu_2_fu_1441_p3);

assign xor_ln144_fu_1521_p2 = (64'd18446744073709551615 ^ BCa_2_fu_1329_p3);

assign xor_ln156_fu_1677_p2 = (64'd18446744073709551615 ^ BCe_3_fu_1585_p3);

assign xor_ln157_fu_1695_p2 = (64'd18446744073709551615 ^ BCi_3_fu_1613_p3);

assign xor_ln158_fu_1713_p2 = (64'd18446744073709551615 ^ BCo_3_fu_1641_p3);

assign xor_ln159_fu_1731_p2 = (64'd18446744073709551615 ^ BCu_3_fu_1669_p3);

assign xor_ln160_fu_1749_p2 = (64'd18446744073709551615 ^ BCa_3_fu_1557_p3);

assign xor_ln172_fu_1907_p2 = (64'd18446744073709551615 ^ BCe_4_fu_1815_p3);

assign xor_ln173_fu_1925_p2 = (64'd18446744073709551615 ^ BCi_4_fu_1843_p3);

assign xor_ln174_fu_1943_p2 = (64'd18446744073709551615 ^ BCo_4_fu_1871_p3);

assign xor_ln175_fu_1961_p2 = (64'd18446744073709551615 ^ BCu_4_fu_1899_p3);

assign xor_ln176_fu_1979_p2 = (64'd18446744073709551615 ^ BCa_4_fu_1787_p3);

assign xor_ln188_fu_2137_p2 = (64'd18446744073709551615 ^ BCe_5_fu_2045_p3);

assign xor_ln189_fu_2155_p2 = (64'd18446744073709551615 ^ BCi_5_fu_2073_p3);

assign xor_ln190_fu_2173_p2 = (64'd18446744073709551615 ^ BCo_5_fu_2101_p3);

assign xor_ln191_fu_2191_p2 = (64'd18446744073709551615 ^ BCu_5_fu_2129_p3);

assign xor_ln192_fu_2209_p2 = (64'd18446744073709551615 ^ BCa_5_fu_2017_p3);

assign xor_ln195_1_fu_2233_p2 = (Esa_fu_2149_p2 ^ Eba_fu_1231_p2);

assign xor_ln195_2_fu_2239_p2 = (xor_ln195_1_fu_2233_p2 ^ Ega_fu_1461_p2);

assign xor_ln195_fu_2227_p2 = (Ema_fu_1919_p2 ^ Eka_fu_1689_p2);

assign xor_ln196_1_fu_2257_p2 = (Eke_fu_1707_p2 ^ Ebe_fu_1249_p2);

assign xor_ln196_2_fu_2263_p2 = (xor_ln196_1_fu_2257_p2 ^ Ese_fu_2167_p2);

assign xor_ln196_fu_2251_p2 = (Eme_fu_1937_p2 ^ Ege_fu_1479_p2);

assign xor_ln197_1_fu_2281_p2 = (Esi_fu_2185_p2 ^ Egi_fu_1497_p2);

assign xor_ln197_2_fu_2287_p2 = (xor_ln197_1_fu_2281_p2 ^ Eki_fu_1725_p2);

assign xor_ln197_fu_2275_p2 = (Emi_fu_1955_p2 ^ Ebi_fu_1267_p2);

assign xor_ln198_1_fu_2305_p2 = (Eso_fu_2203_p2 ^ Eko_fu_1743_p2);

assign xor_ln198_2_fu_2311_p2 = (xor_ln198_1_fu_2305_p2 ^ Ebo_fu_1285_p2);

assign xor_ln198_fu_2299_p2 = (Emo_fu_1973_p2 ^ Ego_fu_1515_p2);

assign xor_ln199_1_fu_2329_p2 = (Esu_fu_2221_p2 ^ Ebu_fu_1303_p2);

assign xor_ln199_2_fu_2335_p2 = (xor_ln199_1_fu_2329_p2 ^ Emu_fu_1991_p2);

assign xor_ln199_fu_2323_p2 = (Eku_fu_1761_p2 ^ Egu_fu_1533_p2);

assign xor_ln218_fu_2595_p2 = (64'd18446744073709551615 ^ BCe_7_fu_2503_p3);

assign xor_ln219_fu_2607_p2 = (and_ln218_fu_2601_p2 ^ Eba_2_fu_2477_p2);

assign xor_ln220_fu_2619_p2 = (64'd18446744073709551615 ^ BCi_7_fu_2531_p3);

assign xor_ln221_fu_2637_p2 = (64'd18446744073709551615 ^ BCo_7_fu_2559_p3);

assign xor_ln222_fu_2655_p2 = (64'd18446744073709551615 ^ BCu_7_fu_2587_p3);

assign xor_ln223_fu_2673_p2 = (64'd18446744073709551615 ^ Eba_2_fu_2477_p2);

assign xor_ln235_fu_2831_p2 = (64'd18446744073709551615 ^ BCe_8_fu_2739_p3);

assign xor_ln236_fu_2849_p2 = (64'd18446744073709551615 ^ BCi_8_fu_2767_p3);

assign xor_ln237_fu_2867_p2 = (64'd18446744073709551615 ^ BCo_8_fu_2795_p3);

assign xor_ln238_fu_2885_p2 = (64'd18446744073709551615 ^ BCu_8_fu_2823_p3);

assign xor_ln239_fu_2903_p2 = (64'd18446744073709551615 ^ BCa_8_fu_2711_p3);

assign xor_ln251_fu_3059_p2 = (64'd18446744073709551615 ^ BCe_9_fu_2967_p3);

assign xor_ln252_fu_3077_p2 = (64'd18446744073709551615 ^ BCi_9_fu_2995_p3);

assign xor_ln253_fu_3095_p2 = (64'd18446744073709551615 ^ BCo_9_fu_3023_p3);

assign xor_ln254_fu_3113_p2 = (64'd18446744073709551615 ^ BCu_9_fu_3051_p3);

assign xor_ln255_fu_3131_p2 = (64'd18446744073709551615 ^ BCa_9_fu_2939_p3);

assign xor_ln267_fu_3289_p2 = (64'd18446744073709551615 ^ BCe_10_fu_3197_p3);

assign xor_ln268_fu_3307_p2 = (64'd18446744073709551615 ^ BCi_10_fu_3225_p3);

assign xor_ln269_fu_3325_p2 = (64'd18446744073709551615 ^ BCo_10_fu_3253_p3);

assign xor_ln270_fu_3343_p2 = (64'd18446744073709551615 ^ BCu_10_fu_3281_p3);

assign xor_ln271_fu_3361_p2 = (64'd18446744073709551615 ^ BCa_10_fu_3169_p3);

assign xor_ln283_fu_3519_p2 = (64'd18446744073709551615 ^ BCe_11_fu_3427_p3);

assign xor_ln284_fu_3537_p2 = (64'd18446744073709551615 ^ BCi_11_fu_3455_p3);

assign xor_ln285_fu_3555_p2 = (64'd18446744073709551615 ^ BCo_11_fu_3483_p3);

assign xor_ln286_fu_3573_p2 = (64'd18446744073709551615 ^ BCu_11_fu_3511_p3);

assign xor_ln287_fu_3591_p2 = (64'd18446744073709551615 ^ BCa_11_fu_3399_p3);

assign zext_ln219_fu_829_p1 = or_ln219_fu_823_p2;

assign zext_ln97_fu_812_p1 = round_fu_316;

endmodule //dpu_keygen_KeccakF1600_StatePermute
