<html>
<head>
<title>Welcome to MARS</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#372e90>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/3_03.gif'></td>		
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/3_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>	
				<tr>		
					<td>
						<table width=100% cellpadding=0 cellspacing=0>							
							<tr>							
								<td align=left>
									<img src='/img/3_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
					
				</tr>	
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars3_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars3_>[ <a href='/mars.html'>MARS</a> | <a href='/people.html'>People</a> | <a href='/research.html'>Research</a> | <a href='/publications.html'>Publications</a> | <a href='/software.html'>Software</a> | <a href='/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>							
				
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td>
									<!--
									<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<span class=mars3t><b>Research</b></span><br>																	
									-->
									<img src='/img/w_bg.gif' width=1px height=50px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td colspan=2 align=center>
												<span class="mars3t">
												<font size="5"><b>3D-IC Design 
												and Implementation of 3D-MAPS 
												Many-Core</b></font></span><br>
												<img src='/img/w_bg.gif' width=1px height=50px><br>
											</td>
										</tr>
										<tr>
											<td>
												<span class=mars3t><b>Faculty</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~leehs/'>Hsien-Hsin S. Lee</a></span><br>
												<span class=mars3_><a href='http://www.ece.gatech.edu/~limsk/'>Sung Kyu Lim</a></span><br>
												<span class=mars3_><a href='http://www.cc.gatech.edu/~loh/'>Gabriel H. Loh</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Lee's Graduate Students</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Hossain.html'>Mohammad Hossain</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dean.html'>Dean L. Lewis</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Tzu-Wei.html'>Tzu-Wei Lin</a></span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Dong_Hyuk.html'>Dong Hyuk Woo</a></span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<!-- span class=mars3t><b>Alumni</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>
												<span class=mars3_><a href='http://www-static.cc.gatech.edu/grads/f/fryman/'>Joshua B. Fryman</a> (Ph.D. 2005, now with Intel Labs)</span><br>
												<span class=mars3_><a href='http://arch.ece.gatech.edu/people/Weidong.html'>Weidong Shi</a> (Ph.D. 2006, now with Motorola Labs)</span><br>
												<img src='/img/w_bg.gif' width=1px height=30px><br>
												<span class=mars3t><b>Sponsor</b></span><br>
                                                <img src='/img/w_bg.gif' width=1px height=10px><br>
												<table>
													<tr align=center>
														<td>
                                                                                                			<a href='http://www.energy.gov'><img src='/img/doe-logo.jpg' align=center border=0></a>
														</td>
													</tr>
													<tr align=center>
														<td>
															<span class=mars3_>Department of Energy</span>
														</td>
													</tr>
												</table -->

											</td>
											<td align=right>
												<img src='http://arch.ece.gatech.edu/img/3d-die.jpg' width=300px border=0></a>
											</td>
										</tr>
									</table>
									<img src='/img/w_bg.gif' width=1px height=30px><br>
									<table width=100% cellpadding=0 cellspacing=0>
										<tr>
											<td align='justify'><span class=mars3_>
												<span class=mars3t><b>Description</b></span><br>
												<img src='/img/w_bg.gif' width=1px height=10px><br>

This project designs, implements, and fabricates a 3D many-core processor with 3D integration technology. The objective of this
project is threefold. First, we investigate the future many-core architecture and bandwidth-limited applications with emerging
3D integration technology, which brings the processing elements and the storage closer to each other for collaborative, 
high-performance execution. Secondly, using this 3D-integrated design, we intend to demonstrate the potentially immense memory 
bandwidth enabled by high-density, fast die-to-die vias or through-silicon-vias (TSV), a likely front-runner solution for 
future many-core processors. 
In addition, the entire research team aims to figure out how to incorporate current commercially available 2D design and analysis tools 
and existing test methodology, and then leverage them for 3D-IC design with minimal add-on's and cost required. 
This project involves three faculty and more than a dozen of graduate students with our partner foundary and sponsors.  								
</span>
											</td>
										</tr>
<!-- start of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars3_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)</span></td></tr>
<tr><td width=15% valign=top><span class=mars3_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars3_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=left><span class=mars3t><b><br><br><br>Refereed Workshop Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars3_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars3_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>
								</td>
							</tr>	
							<tr>
								<td>
									<img src='/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>						
						</table>
					</td>
				</tr>

				<tr>
					<td align=center>
						<img src='/img/3_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars3_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars3_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars3_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/3_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/3_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>	
</table>
</body>
</html>

