{"vcs1":{"timestamp_begin":1747649466.213923000, "rt":8.94, "ut":9.18, "st":0.60}}
{"vcselab":{"timestamp_begin":1747649475.233363511, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747649475.651493196, "rt":0.41, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747649465.573763415}
{"VCS_COMP_START_TIME": 1747649465.573763415}
{"VCS_COMP_END_TIME": 1747649476.193809617}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488016}}
{"vcselab": {"peak_mem": 183880}}
