lbl_802D2CE4:
/* 802D2CE4 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 802D2CE8 00000004  7C 08 02 A6 */	mflr r0
/* 802D2CEC 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 802D2CF0 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 802D2CF4 00000010  48 08 F4 E5 */	bl _savegpr_28
/* 802D2CF8 00000014  7C 64 1B 78 */	mr r4, r3
/* 802D2CFC 00000018  80 0D 8E 50 */	lwz r0, JKRAram__szpEnd(r13)
/* 802D2D00 0000001C  7F A4 00 50 */	subf r29, r4, r0
/* 802D2D04 00000020  57 A5 06 FF */	clrlwi. r5, r29, 0x1b
/* 802D2D08 00000024  41 82 00 14 */	beq lbl_802D2D1C
/* 802D2D0C 00000028  80 6D 8E 4C */	lwz r3, JKRAram__szpBuf(r13)
/* 802D2D10 0000002C  38 03 00 20 */	addi r0, r3, 0x20
/* 802D2D14 00000030  7F C5 00 50 */	subf r30, r5, r0
/* 802D2D18 00000034  48 00 00 08 */	b lbl_802D2D20
lbl_802D2D1C:
/* 802D2D1C 00000000  83 CD 8E 4C */	lwz r30, JKRAram__szpBuf(r13)
lbl_802D2D20:
/* 802D2D20 00000000  7F C3 F3 78 */	mr r3, r30
/* 802D2D24 00000004  7F A5 EB 78 */	mr r5, r29
/* 802D2D28 00000008  4B D3 08 19 */	bl memcpy
/* 802D2D2C 0000000C  7F FE EA 14 */	add r31, r30, r29
/* 802D2D30 00000010  80 0D 8E 50 */	lwz r0, JKRAram__szpEnd(r13)
/* 802D2D34 00000014  7F 9F 00 50 */	subf r28, r31, r0
/* 802D2D38 00000018  80 0D 8E 64 */	lwz r0, JKRAram__transLeft(r13)
/* 802D2D3C 0000001C  7C 1C 00 40 */	cmplw r28, r0
/* 802D2D40 00000020  40 81 00 08 */	ble lbl_802D2D48
/* 802D2D44 00000024  7C 1C 03 78 */	mr r28, r0
lbl_802D2D48:
/* 802D2D48 00000000  38 60 00 01 */	li r3, 1
/* 802D2D4C 00000004  80 8D 8E 6C */	lwz r4, srcAddress(r13)
/* 802D2D50 00000008  80 0D 8E 60 */	lwz r0, JKRAram__srcOffset(r13)
/* 802D2D54 0000000C  7C 84 02 14 */	add r4, r4, r0
/* 802D2D58 00000010  7C BE EA 14 */	add r5, r30, r29
/* 802D2D5C 00000014  38 1C 00 1F */	addi r0, r28, 0x1f
/* 802D2D60 00000018  54 06 00 34 */	rlwinm r6, r0, 0, 0, 0x1a
/* 802D2D64 0000001C  38 E0 00 00 */	li r7, 0
/* 802D2D68 00000020  48 00 0A D1 */	bl orderSync__12JKRAramPieceFiUlUlUlP12JKRAramBlock
/* 802D2D6C 00000024  80 0D 8E 60 */	lwz r0, JKRAram__srcOffset(r13)
/* 802D2D70 00000028  7C 00 E2 14 */	add r0, r0, r28
/* 802D2D74 0000002C  90 0D 8E 60 */	stw r0, JKRAram__srcOffset(r13)
/* 802D2D78 00000030  80 0D 8E 64 */	lwz r0, JKRAram__transLeft(r13)
/* 802D2D7C 00000034  7C 1C 00 51 */	subf. r0, r28, r0
/* 802D2D80 00000038  90 0D 8E 64 */	stw r0, JKRAram__transLeft(r13)
/* 802D2D84 0000003C  40 82 00 0C */	bne lbl_802D2D90
/* 802D2D88 00000040  7C 1F E2 14 */	add r0, r31, r28
/* 802D2D8C 00000044  90 0D 8E 68 */	stw r0, JKRAram__srcLimit(r13)
lbl_802D2D90:
/* 802D2D90 00000000  7F C3 F3 78 */	mr r3, r30
/* 802D2D94 00000004  39 61 00 20 */	addi r11, r1, 0x20
/* 802D2D98 00000008  48 08 F4 8D */	bl _restgpr_28
/* 802D2D9C 0000000C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 802D2DA0 00000010  7C 08 03 A6 */	mtlr r0
/* 802D2DA4 00000014  38 21 00 20 */	addi r1, r1, 0x20
/* 802D2DA8 00000018  4E 80 00 20 */	blr 
