\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{gpio_8h}{gpio.\+h}} \\*This file contains all the function prototypes for the \mbox{\hyperlink{gpio_8c}{gpio.\+c}} file }{\pageref{gpio_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h}{main.\+h}} \\*\+: Header for \mbox{\hyperlink{main_8c}{main.\+c}} file. This file contains the common defines of the application }{\pageref{main_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}} }{\pageref{stm32f7xx__hal__conf_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f7xx__it_8h}{stm32f7xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f7xx__it_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{uart__half__duplex__driver_8h_source}{uart\+\_\+half\+\_\+duplex\+\_\+driver.\+h}} }{\pageref{uart__half__duplex__driver_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{usart_8h}{usart.\+h}} \\*This file contains all the function prototypes for the \mbox{\hyperlink{usart_8c}{usart.\+c}} file }{\pageref{usart_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{xl320__driver_8h_source}{xl320\+\_\+driver.\+h}} }{\pageref{xl320__driver_8h_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{gpio_8c}{gpio.\+c}} \\*This file provides code for the configuration of all used GPIO pins }{\pageref{gpio_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*\+: Main program body }{\pageref{main_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f7xx__hal__msp_8c}{stm32f7xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f7xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f7xx__it_8c}{stm32f7xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f7xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} \\*STM32\+Cube\+IDE Minimal System calls file }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{sysmem_8c}{sysmem.\+c}} \\*STM32\+Cube\+IDE System Memory calls file }{\pageref{sysmem_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32f7xx_8c}{system\+\_\+stm32f7xx.\+c}} \\*CMSIS Cortex-\/\+M7 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f7xx_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{usart_8c}{usart.\+c}} \\*This file provides code for the configuration of the USART instances }{\pageref{usart_8c}}{}
\end{DoxyCompactList}
