[{"DBLP title": "Integrated microfluidic power generation and cooling for bright silicon MPSoCs.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza", "Patrick W. Ruch", "Bruno Michel"], "year": 2014, "MAG papers": [{"PaperId": 1992689349, "PaperTitle": "integrated microfluidic power generation and cooling for bright silicon mpsocs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 2.0, "ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "Providing regulation services and managing data center peak power budgets.", "DBLP authors": ["Baris Aksanli", "Tajana Rosing"], "year": 2014, "MAG papers": [{"PaperId": 2018107375, "PaperTitle": "providing regulation services and managing data center peak power budgets", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A novel model for system-level decision making with combined ASP and SMT solving.", "DBLP authors": ["Alexander Biewer", "Jens Gladigau", "Christian Haubelt"], "year": 2014, "MAG papers": [{"PaperId": 1989127592, "PaperTitle": "a novel model for system level decision making with combined asp and smt solving", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"bosch": 2.0, "university of rostock": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic detection of concurrency bugs through event ordering constraints.", "DBLP authors": ["Luis Gabriel Murillo", "Simon Wawroschek", "Jer\u00f3nimo Castrill\u00f3n", "Rainer Leupers", "Gerd Ascheid"], "year": 2014, "MAG papers": [{"PaperId": 2059260279, "PaperTitle": "automatic detection of concurrency bugs through event ordering constraints", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"rwth aachen university": 5.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads.", "DBLP authors": ["Samantak Gangopadhyay", "Youngtak Lee", "Saad Bin Nasir", "Arijit Raychowdhury"], "year": 2014, "MAG papers": [{"PaperId": 2069816125, "PaperTitle": "modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient manipulation package for Biconditional Binary Decision Diagrams.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2014, "MAG papers": [{"PaperId": 1974877371, "PaperTitle": "an efficient manipulation package for biconditional binary decision diagrams", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Approximating the age of RF/analog circuits through re-characterization and statistical estimation.", "DBLP authors": ["Doohwang Chang", "Sule Ozev", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2014, "MAG papers": [{"PaperId": 1980402632, "PaperTitle": "approximating the age of rf analog circuits through re characterization and statistical estimation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"new york university abu dhabi": 1.0, "arizona state university": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Leakage-power-aware clock period minimization.", "DBLP authors": ["Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh"], "year": 2014, "MAG papers": [{"PaperId": 2007008879, "PaperTitle": "leakage power aware clock period minimization", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chung yuan christian university": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical static timing analysis using a skew-normal canonical delay model.", "DBLP authors": ["M. Vijaykumar", "V. Vasudevan"], "year": 2014, "MAG papers": [{"PaperId": 2124765202, "PaperTitle": "statistical static timing analysis using a skew normal canonical delay model", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "ALLARM: Optimizing sparse directories for thread-local data.", "DBLP authors": ["Amitabha Roy", "Timothy M. Jones"], "year": 2014, "MAG papers": [{"PaperId": 2095796145, "PaperTitle": "allarm optimizing sparse directories for thread local data", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient SMT-based ATPG for interconnect open defects.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 2093474179, "PaperTitle": "efficient smt based atpg for interconnect open defects", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of freiburg": 4.0}}], "source": "ES"}, {"DBLP title": "GPGPUs: How to combine high computational power with high reliability.", "DBLP authors": ["Leonardo Arturo Bautista-Gomez", "Franck Cappello", "Luigi Carro", "Nathan DeBardeleben", "Bo Fang", "Sudhanva Gurumurthi", "Karthik Pattabiraman", "Paolo Rech", "Matteo Sonza Reorda"], "year": 2014, "MAG papers": [{"PaperId": 2093962471, "PaperTitle": "gpgpus how to combine high computational power with high reliability", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": {"advanced micro devices": 1.0, "university of british columbia": 2.0, "argonne national laboratory": 2.0, "los alamos national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "INFORMER: An integrated framework for early-stage memory robustness analysis.", "DBLP authors": ["Shrikanth Ganapathy", "Ramon Canal", "Dan Alexandrescu", "Enrico Costenaro", "Antonio Gonz\u00e1lez", "Antonio Rubio"], "year": 2014, "MAG papers": [{"PaperId": 2106695288, "PaperTitle": "informer an integrated framework for early stage memory robustness analysis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "D2Cyber: A design automation tool for dependable cybercars.", "DBLP authors": ["Arslan Munir", "Farinaz Koushanfar"], "year": 2014, "MAG papers": [{"PaperId": 1994698420, "PaperTitle": "d2cyber a design automation tool for dependable cybercars", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "High-quality real-time hardware stereo matching based on guided image filtering.", "DBLP authors": ["Christos Ttofis", "Theocharis Theocharides"], "year": 2014, "MAG papers": [{"PaperId": 2114612715, "PaperTitle": "high quality real time hardware stereo matching based on guided image filtering", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of cyprus": 2.0}}], "source": "ES"}, {"DBLP title": "Context aware power management for motion-sensing body area network nodes.", "DBLP authors": ["Filippo Casamassima", "Elisabetta Farella", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2014248345, "PaperTitle": "context aware power management for motion sensing body area network nodes", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Fast STA prediction-based gate-level timing simulation.", "DBLP authors": ["Tariq B. Ahmad", "Maciej J. Ciesielski"], "year": 2014, "MAG papers": [{"PaperId": 2000267092, "PaperTitle": "fast sta prediction based gate level timing simulation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems.", "DBLP authors": ["Vito Giovanni Castellana", "Antonino Tumeo", "Fabrizio Ferrandi"], "year": 2014, "MAG papers": [{"PaperId": 2016225969, "PaperTitle": "an adaptive memory interface controller for improving bandwidth utilization of hybrid and reconfigurable systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Coverage evaluation of post-silicon validation tests with virtual prototypes.", "DBLP authors": ["Kai Cong", "Li Lei", "Zhenkun Yang", "Fei Xie"], "year": 2014, "MAG papers": [{"PaperId": 2016719596, "PaperTitle": "coverage evaluation of post silicon validation tests with virtual prototypes", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"portland state university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware/software approach for code synchronization in low-power multi-core sensor nodes.", "DBLP authors": ["Rub\u00e9n Braojos", "Ahmed Yasir Dogan", "Ivan Beretta", "Giovanni Ansaloni", "David Atienza"], "year": 2014, "MAG papers": [{"PaperId": 2134669304, "PaperTitle": "hardware software approach for code synchronization in low power multi core sensor nodes", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ecole normale superieure": 5.0}}], "source": "ES"}, {"DBLP title": "Improving efficiency of extensible processors by using approximate custom instructions.", "DBLP authors": ["Mehdi Kamal", "Amin Ghasemazar", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2156795948, "PaperTitle": "improving efficiency of extensible processors by using approximate custom instructions", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tehran": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Effective post-silicon failure localization using dynamic program slicing.", "DBLP authors": ["Ophir Friedler", "Wisam Kadry", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin"], "year": 2014, "MAG papers": [{"PaperId": 2097994445, "PaperTitle": "effective post silicon failure localization using dynamic program slicing", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "A tightly-coupled hardware controller to improve scalability and programmability of shared-memory heterogeneous clusters.", "DBLP authors": ["Paolo Burgio", "Robin Danilo", "Andrea Marongiu", "Philippe Coussy", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2086938297, "PaperTitle": "a tightly coupled hardware controller to improve scalability and programmability of shared memory heterogeneous clusters", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Advanced SIMD: Extending the reach of contemporary SIMD architectures.", "DBLP authors": ["Matthias Boettcher", "Bashir M. Al-Hashimi", "Mbou Eyole", "Giacomo Gabrielli", "Alastair Reid"], "year": 2014, "MAG papers": [{"PaperId": 2041310699, "PaperTitle": "advanced simd extending the reach of contemporary simd architectures", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "Improving STT-MRAM density through multibit error correction.", "DBLP authors": ["Brandon Del Bel", "Jongyeon Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2014, "MAG papers": [{"PaperId": 2144896327, "PaperTitle": "improving stt mram density through multibit error correction", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 67, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Design of safety critical systems by refinement.", "DBLP authors": ["Alex Iliasov", "Arseniy Alekseyev", "Danil Sokolov", "Andrey Mokhov"], "year": 2014, "MAG papers": [{"PaperId": 1976005216, "PaperTitle": "design of safety critical systems by refinement", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"newcastle university": 4.0}}], "source": "ES"}, {"DBLP title": "Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Qing Xie", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 1963552183, "PaperTitle": "minimizing state of health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of southern california": 4.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient FPGA implementation for binomial option pricing using OpenCL.", "DBLP authors": ["Valentin Mena Morales", "Pierre-Henri Horrein", "Amer Baghdadi", "Erik Hochapfel", "Sandrine Vaton"], "year": 2014, "MAG papers": [{"PaperId": 2053839625, "PaperTitle": "energy efficient fpga implementation for binomial option pricing using opencl", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ecole nationale superieure des telecommunications de bretagne": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Flip-Flop conversion to tolerate process variation in low power circuits.", "DBLP authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"], "year": 2014, "MAG papers": [{"PaperId": 2041646453, "PaperTitle": "dynamic flip flop conversion to tolerate process variation in low power circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant control synthesis and verification of distributed embedded systems.", "DBLP authors": ["Matthias Kauer", "Damoon Soudbakhsh", "Dip Goswami", "Samarjit Chakraborty", "Anuradha M. Annaswamy"], "year": 2014, "MAG papers": [{"PaperId": 2071355750, "PaperTitle": "fault tolerant control synthesis and verification of distributed embedded systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Video analytics using beyond CMOS devices.", "DBLP authors": ["Vijaykrishnan Narayanan", "Suman Datta", "Gert Cauwenberghs", "Donald M. Chiarulli", "Steven P. Levitan", "H.-S. Philip Wong"], "year": 2014, "MAG papers": [{"PaperId": 1979641950, "PaperTitle": "video analytics using beyond cmos devices", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pennsylvania state university": 1.0, "university of pittsburgh": 2.0, "stanford university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Physical vulnerabilities of Physically Unclonable Functions.", "DBLP authors": ["Clemens Helfmeier", "Christian Boit", "Dmitry Nedospasov", "Shahin Tajik", "Jean-Pierre Seifert"], "year": 2014, "MAG papers": [{"PaperId": 2064996819, "PaperTitle": "physical vulnerabilities of physically unclonable functions", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimized buffer allocation in multicore platforms.", "DBLP authors": ["Maximilian Odendahl", "Andres Goens", "Rainer Leupers", "Gerd Ascheid", "Benjamin Ries", "Berthold V\u00f6cking", "Tomas Henriksson"], "year": 2014, "MAG papers": [{"PaperId": 1977079484, "PaperTitle": "optimized buffer allocation in multicore platforms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"rwth aachen university": 6.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing the efficiency of syndrome coding for PUFs with helper data compression.", "DBLP authors": ["Matthias Hiller", "Georg Sigl"], "year": 2014, "MAG papers": [{"PaperId": 2005086888, "PaperTitle": "increasing the efficiency of syndrome coding for pufs with helper data compression", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reducing set-associative L1 data cache energy by early load data dependence detection (ELD3).", "DBLP authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Adaptive power allocation for many-core systems inspired from multiagent auction model.", "DBLP authors": ["Xiaohang Wang", "Baoxin Zhao", "Terrence S. T. Mak", "Mei Yang", "Yingtao Jiang", "Masoud Daneshtalab", "Maurizio Palesi"], "year": 2014, "MAG papers": [{"PaperId": 2116257626, "PaperTitle": "adaptive power allocation for many core systems inspired from multiagent auction model", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of nevada las vegas": 2.0, "the chinese university of hong kong": 1.0, "university of turku": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time trust evaluation in integrated circuits.", "DBLP authors": ["Yier Jin", "Dean Sullivan"], "year": 2014, "MAG papers": [{"PaperId": 2093397737, "PaperTitle": "real time trust evaluation in integrated circuits", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "A fault detection mechanism in a Data-flow scheduled Multithreaded processor.", "DBLP authors": ["Jian Fu", "Qiang Yang", "Raphael Poss", "Chris R. Jesshope", "Chunyuan Zhang"], "year": 2014, "MAG papers": [{"PaperId": 1998811294, "PaperTitle": "a fault detection mechanism in a data flow scheduled multithreaded processor", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of amsterdam": 4.0, "national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "SKETCHILOG: Sketching combinational circuits.", "DBLP authors": ["Andrew Becker", "David Novo", "Paolo Ienne"], "year": 2014, "MAG papers": [{"PaperId": 2002510558, "PaperTitle": "sketchilog sketching combinational circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "DBLP authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"], "year": 2014, "MAG papers": [{"PaperId": 2126841378, "PaperTitle": "coupling tdm noc and dram controller for cost and performance optimization of real time systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "PUFs at a glance.", "DBLP authors": ["Ulrich R\u00fchrmair", "Daniel E. Holcomb"], "year": 2014, "MAG papers": [{"PaperId": 2134047447, "PaperTitle": "pufs at a glance", "Year": 2014, "CitationCount": 90, "EstimatedCitation": 99, "Affiliations": {"university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy.", "DBLP authors": ["Zoran Jaksic", "Ramon Canal"], "year": 2014, "MAG papers": [{"PaperId": 2038780902, "PaperTitle": "dram based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An embedded offset and gain instrument for OpAmp IPs.", "DBLP authors": ["Jinbo Wan", "Hans G. Kerkhoff"], "year": 2014, "MAG papers": [{"PaperId": 2105262741, "PaperTitle": "an embedded offset and gain instrument for opamp ips", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2014, "MAG papers": [{"PaperId": 2070479411, "PaperTitle": "temperature aware energy reliability trade offs for mapping of throughput constrained applications on multimedia mpsocs", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network.", "DBLP authors": ["Adam Zygmontowicz", "Jennifer Dworak", "Al Crouch", "John C. Potter"], "year": 2014, "MAG papers": [{"PaperId": 2046459679, "PaperTitle": "making it harder to unlock an lsib honeytraps and misdirection in a p1687 network", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"southern methodist university": 2.0}}], "source": "ES"}, {"DBLP title": "Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks.", "DBLP authors": ["Bao Liu", "Brandon Wang"], "year": 2014, "MAG papers": [{"PaperId": 2075795621, "PaperTitle": "embedded reconfigurable logic for asic design obfuscation against supply chain attacks", "Year": 2014, "CitationCount": 56, "EstimatedCitation": 90, "Affiliations": {"university of texas at san antonio": 1.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time optimization of the battery banks lifetime in Hybrid Residential Electrical Systems.", "DBLP authors": ["Maurizio Rossi", "Alessandro Toppano", "Davide Brunelli"], "year": 2014, "MAG papers": [{"PaperId": 2039242789, "PaperTitle": "real time optimization of the battery banks lifetime in hybrid residential electrical systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of trento": 3.0}}], "source": "ES"}, {"DBLP title": "Verification-guided voter minimization in triple-modular redundant circuits.", "DBLP authors": ["Dmitry Burlyaev", "Pascal Fradet", "Alain Girault"], "year": 2014, "MAG papers": [{"PaperId": 2107076678, "PaperTitle": "verification guided voter minimization in triple modular redundant circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Spatial pattern prediction based management of faulty data caches.", "DBLP authors": ["Georgios Keramidas", "Michail Mavropoulos", "Anna Karvouniari", "Dimitris Nikolos"], "year": 2014, "MAG papers": [{"PaperId": 2041567848, "PaperTitle": "spatial pattern prediction based management of faulty data caches", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of patras": 4.0}}], "source": "ES"}, {"DBLP title": "EVX: Vector execution on low power EDGE cores.", "DBLP authors": ["Milovan Duric", "Oscar Palomar", "Aaron Smith", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero", "Doug Burger"], "year": 2014, "MAG papers": [{"PaperId": 1996364132, "PaperTitle": "evx vector execution on low power edge cores", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"barcelona supercomputing center": 6.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware virtualization support for shared resources in mixed-criticality multicore systems.", "DBLP authors": ["Oliver Sander", "Timo Sandmann", "Viet Vu Duy", "Steffen B\u00e4hr", "Falco Bapp", "J\u00fcrgen Becker", "Hans-Ulrich Michel", "Dirk Kaule", "Daniel Adam", "Enno L\u00fcbbers", "J\u00fcrgen Hairbucher", "Andre Richter", "Christian Herber", "Andreas Herkersdorf"], "year": 2014, "MAG papers": [{"PaperId": 2000255343, "PaperTitle": "hardware virtualization support for shared resources in mixed criticality multicore systems", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"karlsruhe institute of technology": 6.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Sub-threshold logic circuit design using feedback equalization.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2014, "MAG papers": [{"PaperId": 2014978824, "PaperTitle": "sub threshold logic circuit design using feedback equalization", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Functional test generation guided by steady-state probabilities of abstract design.", "DBLP authors": ["Jian Wang", "Huawei Li", "Tao Lv", "Tiancheng Wang", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2051699211, "PaperTitle": "functional test generation guided by steady state probabilities of abstract design", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives.", "DBLP authors": ["Lorenzo Zuolo", "Cristian Zambelli", "Rino Micheloni", "Salvatore Galfano", "Marco Indaco", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"], "year": 2014, "MAG papers": [{"PaperId": 1980140902, "PaperTitle": "ssdexplorer a virtual platform for fine grained design space exploration of solid state drives", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"pmc sierra": 1.0}}], "source": "ES"}, {"DBLP title": "Design and fabrication of a 315 \u03bc\u0397 bondwire micro-transformer for ultra-low voltage energy harvesting.", "DBLP authors": ["Enrico Macrelli", "Ningning Wang", "Saibal Roy", "Michael Hayes", "Rudi Paolo Paganelli", "Marco Tartagni", "Aldo Romani"], "year": 2014, "MAG papers": [{"PaperId": 2040154564, "PaperTitle": "design and fabrication of a 315 \u03bc\u03b7 bondwire micro transformer for ultra low voltage energy harvesting", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tyndall national institute": 3.0, "university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2054168857, "PaperTitle": "asynchronous asymmetrical write termination aawt for a low power stt mram", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Ultra-low power electronics with Si/Ge tunnel FET.", "DBLP authors": ["Amit Ranjan Trivedi", "Mohammad Faisal Amir", "Saibal Mukhopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 1995130198, "PaperTitle": "ultra low power electronics with si ge tunnel fet", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Startup error detection and containment to improve the robustness of hybrid FlexRay networks.", "DBLP authors": ["Alexander Kordes", "Bart Vermeulen", "Abhijit K. Deb", "Michael G. Wahl"], "year": 2014, "MAG papers": [{"PaperId": 2062719660, "PaperTitle": "startup error detection and containment to improve the robustness of hybrid flexray networks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 2.0, "university of siegen": 2.0}}], "source": "ES"}, {"DBLP title": "Asynchronous design for new on-chip wide dynamic range power electronics.", "DBLP authors": ["Delong Shang", "Xuefu Zhang", "Fei Xia", "Alex Yakovlev"], "year": 2014, "MAG papers": [{"PaperId": 2089352175, "PaperTitle": "asynchronous design for new on chip wide dynamic range power electronics", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"newcastle university": 4.0}}], "source": "ES"}, {"DBLP title": "Time-predictable execution of multithreaded applications on multicore systems.", "DBLP authors": ["Ahmed Alhammad", "Rodolfo Pellizzoni"], "year": 2014, "MAG papers": [{"PaperId": 2002004997, "PaperTitle": "time predictable execution of multithreaded applications on multicore systems", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming.", "DBLP authors": ["Xue-Yang Zhu", "Marc Geilen", "Twan Basten", "Sander Stuijk"], "year": 2014, "MAG papers": [{"PaperId": 2154285479, "PaperTitle": "memory constrained static rate optimal scheduling of synchronous dataflow graphs via retiming", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Co-optimization of memory BIST grouping, test scheduling, and logic placement.", "DBLP authors": ["Andrew B. Kahng", "Ilgweon Kang"], "year": 2014, "MAG papers": [{"PaperId": 1991039857, "PaperTitle": "co optimization of memory bist grouping test scheduling and logic placement", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "3D FPGA using high-density interconnect Monolithic Integration.", "DBLP authors": ["Ogun Turkyilmaz", "Gerald Cibrario", "Olivier Rozeau", "Perrine Batude", "Fabien Clermidy"], "year": 2014, "MAG papers": [{"PaperId": 2128337944, "PaperTitle": "3d fpga using high density interconnect monolithic integration", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SAFE: Security-Aware FlexRay Scheduling Engine.", "DBLP authors": ["Gang Han", "Haibo Zeng", "Yaping Li", "Wenhua Dou"], "year": 2014, "MAG papers": [{"PaperId": 2022669452, "PaperTitle": "safe security aware flexray scheduling engine", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national university of defense technology": 2.0, "university of california berkeley": 1.0, "mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures.", "DBLP authors": ["Waleed Dweik", "Murali Annavaram", "Michel Dubois"], "year": 2014, "MAG papers": [{"PaperId": 2042390493, "PaperTitle": "reliability aware exceptions tolerating intermittent faults in microprocessor array structures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Metal layer planning for silicon interposers with consideration of routability and manufacturing cost.", "DBLP authors": ["Wen-Hao Liu", "Tzu-Kai Chien", "Ting-Chi Wang"], "year": 2014, "MAG papers": [{"PaperId": 2094976766, "PaperTitle": "metal layer planning for silicon interposers with consideration of routability and manufacturing cost", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales.", "DBLP authors": ["Mojtaba Ebrahimi", "Adrian Evans", "Mehdi Baradaran Tahoori", "Razi Seyyedi", "Enrico Costenaro", "Dan Alexandrescu"], "year": 2014, "MAG papers": [{"PaperId": 1975904133, "PaperTitle": "comprehensive analysis of alpha and neutron particle induced soft errors in an embedded processor at nanoscales", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 59, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Testing PUF-based secure key storage circuits.", "DBLP authors": ["Mafalda Cortez", "Gijs Roelofs", "Said Hamdioui", "Giorgio Di Natale"], "year": 2014, "MAG papers": [{"PaperId": 2046161690, "PaperTitle": "testing puf based secure key storage circuits", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "mDTM: Multi-objective dynamic thermal management for on-chip systems.", "DBLP authors": ["Heba Khdr", "Thomas Ebi", "Muhammad Shafique", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 1994908438, "PaperTitle": "mdtm multi objective dynamic thermal management for on chip systems", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Application of Mission Profiles to enable cross-domain constraint-driven design.", "DBLP authors": ["C. Katzschke", "M.-P. Sohn", "Markus Olbrich", "Volker Meyer zu Bexten", "Markus Tristl", "Erich Barke"], "year": 2014, "MAG papers": [{"PaperId": 2057793198, "PaperTitle": "application of mission profiles to enable cross domain constraint driven design", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Concurrent placement, capacity provisioning, and request flow control for a distributed cloud infrastructure.", "DBLP authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2110431415, "PaperTitle": "concurrent placement capacity provisioning and request flow control for a distributed cloud infrastructure", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "A high performance SEU-tolerant latch for nanoscale CMOS technology.", "DBLP authors": ["Zhengfeng Huang"], "year": 2014, "MAG papers": [{"PaperId": 2061506901, "PaperTitle": "a high performance seu tolerant latch for nanoscale cmos technology", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"hefei university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire.", "DBLP authors": ["Yuhao Wang", "Hao Yu", "Dennis Sylvester", "Pingfan Kong"], "year": 2014, "MAG papers": [{"PaperId": 2051648871, "PaperTitle": "energy efficient in memory aes encryption based on nonvolatile domain wall nanowire", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of michigan": 1.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Wear-out analysis of Error Correction Techniques in Phase-Change Memory.", "DBLP authors": ["Caio Hoffman", "Luiz Ramos", "Rodolfo Azevedo", "Guido Araujo"], "year": 2014, "MAG papers": [{"PaperId": 2102137152, "PaperTitle": "wear out analysis of error correction techniques in phase change memory", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"state university of campinas": 4.0}}], "source": "ES"}, {"DBLP title": "Parallel probe based dynamic connection setup in TDM NoCs.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2014, "MAG papers": [{"PaperId": 2027226719, "PaperTitle": "parallel probe based dynamic connection setup in tdm nocs", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Aging-aware standard cell library design.", "DBLP authors": ["Saman Kiamehr", "Farshad Firouzi", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 1970845025, "PaperTitle": "aging aware standard cell library design", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "A deep learning methodology to proliferate golden signoff timing.", "DBLP authors": ["Seung-Soo Han", "Andrew B. Kahng", "Siddhartha Nath", "Ashok S. Vydyanathan"], "year": 2014, "MAG papers": [{"PaperId": 2094978106, "PaperTitle": "a deep learning methodology to proliferate golden signoff timing", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california san diego": 3.0, "myongji university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-voltage organic transistors for flexible electronics.", "DBLP authors": ["Ute Zschieschang", "Reinhold Rodel", "Ulrike Kraft", "Kazuo Takimiya", "Tarek Zaki", "Florian Letzkus", "Joerg Butschke", "Harald Richter", "Joachim N. Burghartz", "Wei Xiong", "Boris Murmann", "Hagen Klauk"], "year": 2014, "MAG papers": [{"PaperId": 2032159672, "PaperTitle": "low voltage organic transistors for flexible electronics", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"max planck society": 4.0, "stanford university": 2.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "Model-based protocol log generation for testing a telecommunication test harness using CLP.", "DBLP authors": ["Kenneth Balck", "Olga Grinchtein", "Justin Pearson"], "year": 2014, "MAG papers": [{"PaperId": 2027224518, "PaperTitle": "model based protocol log generation for testing a telecommunication test harness using clp", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ericsson": 2.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Bit-Flipping Scan - A unified architecture for fault tolerance and offline test.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2045597921, "PaperTitle": "bit flipping scan a unified architecture for fault tolerance and offline test", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Sensitivity-based weighting for passivity enforcement of linear macromodels in power integrity applications.", "DBLP authors": ["A. Ubolli", "Stefano Grivet-Talocia", "M. Bandinu", "Alessandro Chinea"], "year": 2014, "MAG papers": [{"PaperId": 2089771747, "PaperTitle": "sensitivity based weighting for passivity enforcement of linear macromodels in power integrity applications", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Minimizing stack memory for hard real-time applications on multicore platforms.", "DBLP authors": ["Chuansheng Dong", "Haibo Zeng"], "year": 2014, "MAG papers": [{"PaperId": 2070341871, "PaperTitle": "minimizing stack memory for hard real time applications on multicore platforms", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "A novel low power 11-bit hybrid ADC using flash and delay line architectures.", "DBLP authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"], "year": 2014, "MAG papers": [{"PaperId": 1969476078, "PaperTitle": "a novel low power 11 bit hybrid adc using flash and delay line architectures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems.", "DBLP authors": ["Alessandro Cilardo", "Edoardo Fusella", "Luca Gallo", "Antonino Mazzeo"], "year": 2014, "MAG papers": [{"PaperId": 2013719680, "PaperTitle": "joint communication scheduling and interconnect synthesis for fpga based many core systems", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of naples federico ii": 4.0}}], "source": "ES"}, {"DBLP title": "Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking.", "DBLP authors": ["Santanu Sarma", "Nikil D. Dutt"], "year": 2014, "MAG papers": [{"PaperId": 2090020166, "PaperTitle": "minimal sparse observability of complex networks application to mpsoc sensor placement and run time thermal estimation tracking", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Partial-SET: Write speedup of PCM main memory.", "DBLP authors": ["Bing Li", "Shuchang Shan", "Yu Hu", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2032818550, "PaperTitle": "partial set write speedup of pcm main memory", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2014, "MAG papers": [{"PaperId": 1975899710, "PaperTitle": "efficient transient thermal simulation of 3d ics with liquid cooling and through silicon vias", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "An analog non-volatile neural network platform for prototyping RF BIST solutions.", "DBLP authors": ["Dzmitry Maliuk", "Yiorgos Makris"], "year": 2014, "MAG papers": [{"PaperId": 1966754562, "PaperTitle": "an analog non volatile neural network platform for prototyping rf bist solutions", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yale university": 1.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor.", "DBLP authors": ["Myungsun Kim", "Kibeom Kim", "James R. Geraci", "Seongsoo Hong"], "year": 2014, "MAG papers": [{"PaperId": 2015951678, "PaperTitle": "utilization aware load balancing for the energy efficient operation of the big little processor", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"samsung": 2.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A minimalist approach to Remote Attestation.", "DBLP authors": ["Aur\u00e9lien Francillon", "Quan Nguyen", "Kasper Bonne Rasmussen", "Gene Tsudik"], "year": 2014, "MAG papers": [{"PaperId": 1991756896, "PaperTitle": "a minimalist approach to remote attestation", "Year": 2014, "CitationCount": 84, "EstimatedCitation": 125, "Affiliations": {"university of california irvine": 3.0, "institut eurecom": 1.0}}], "source": "ES"}, {"DBLP title": "Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh.", "DBLP authors": ["MohammadSadegh Sadri", "Matthias Jung", "Christian Weis", "Norbert Wehn", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 1964317420, "PaperTitle": "energy optimization in 3d mpsocs with wide i o dram using temperature variation aware bank wise refresh", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "EATBit: Effective automated test for binary translation with high code coverage.", "DBLP authors": ["Hui Guo", "Zhenjiang Wang", "Chenggang Wu", "Ruining He"], "year": 2014, "MAG papers": [{"PaperId": 1990512987, "PaperTitle": "eatbit effective automated test for binary translation with high code coverage", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Time-decoupled parallel SystemC simulation.", "DBLP authors": ["Jan Henrik Weinstock", "Christoph Schumacher", "Rainer Leupers", "Gerd Ascheid", "Laura Tosoratto"], "year": 2014, "MAG papers": [{"PaperId": 2000791263, "PaperTitle": "time decoupled parallel systemc simulation", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"rwth aachen university": 4.0}}], "source": "ES"}, {"DBLP title": "Panel: Future SoC verification methodology: UVM evolution or revolution?", "DBLP authors": ["Rolf Drechsler", "Christophe Chevallaz", "Franco Fummi", "Alan J. Hu", "Ronny Morad", "Frank Schirrmeister", "Alex Goryachev"], "year": 2014, "MAG papers": [{"PaperId": 2094342270, "PaperTitle": "panel future soc verification methodology uvm evolution or revolution", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bremen": 1.0, "ibm": 2.0, "university of verona": 1.0, "cadence design systems": 1.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Partitioned mixed-criticality scheduling on multiprocessor platforms.", "DBLP authors": ["Chuancai Gu", "Nan Guan", "Qingxu Deng", "Wang Yi"], "year": 2014, "MAG papers": [{"PaperId": 2161880630, "PaperTitle": "partitioned mixed criticality scheduling on multiprocessor platforms", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints.", "DBLP authors": ["Yi-Hang Chen", "Jian-Yu Chen", "Juinn-Dar Huang"], "year": 2014, "MAG papers": [{"PaperId": 1987964911, "PaperTitle": "area minimization synthesis for reconfigurable single electron transistor arrays with fabrication constraints", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling of an analog recording system design for ECoG and AP signals.", "DBLP authors": ["Nils Heidmann", "Nico Hellwege", "Tim Hohlein", "Thomas Westphal", "Dagmar Peters-Drolshagen", "Steffen Paul"], "year": 2014, "MAG papers": [{"PaperId": 2033855885, "PaperTitle": "modeling of an analog recording system design for ecog and ap signals", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of bremen": 6.0}}], "source": "ES"}, {"DBLP title": "Generation of communication schedules for multi-mode distributed real-time applications.", "DBLP authors": ["Akramul Azim", "Gonzalo Carvajal", "Rodolfo Pellizzoni", "Sebastian Fischmeister"], "year": 2014, "MAG papers": [{"PaperId": 2138878451, "PaperTitle": "generation of communication schedules for multi mode distributed real time applications", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of waterloo": 4.0}}], "source": "ES"}, {"DBLP title": "Garbage collection for multi-version index on flash memory.", "DBLP authors": ["Kam-yiu Lam", "Jiantao Wang", "Yuan-Hao Chang", "Jen-Wei Hsieh", "Po-Chun Huang", "Chung Keung Poon", "Chun Jiang Zhu"], "year": 2014, "MAG papers": [{"PaperId": 2032599336, "PaperTitle": "garbage collection for multi version index on flash memory", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"city university of hong kong": 4.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid side-channel/machine-learning attacks on PUFs: A new threat?", "DBLP authors": ["Xiaolin Xu", "Wayne P. Burleson"], "year": 2014, "MAG papers": [{"PaperId": 1978567019, "PaperTitle": "hybrid side channel machine learning attacks on pufs a new threat", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient hardware acceleration through computing in the memory.", "DBLP authors": ["Somnath Paul", "Robert Karam", "Swarup Bhunia", "Ruchir Puri"], "year": 2014, "MAG papers": [{"PaperId": 2029305709, "PaperTitle": "energy efficient hardware acceleration through computing in the memory", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"case western reserve university": 2.0, "ibm": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal design and management of a smart residential PV and energy storage system.", "DBLP authors": ["Di Zhu", "Yanzhi Wang", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2051647694, "PaperTitle": "optimal design and management of a smart residential pv and energy storage system", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southern california": 3.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "On the correctness, optimality and precision of Static Probabilistic Timing Analysis.", "DBLP authors": ["Sebastian Altmeyer", "Robert I. Davis"], "year": 2014, "MAG papers": [{"PaperId": 2142238397, "PaperTitle": "on the correctness optimality and precision of static probabilistic timing analysis", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"university of york": 1.0, "university of amsterdam": 1.0}}], "source": "ES"}, {"DBLP title": "p-OFTL: An object-based semantic-aware parallel flash translation layer.", "DBLP authors": ["Wei Wang", "Youyou Lu", "Jiwu Shu"], "year": 2014, "MAG papers": [{"PaperId": 1974963323, "PaperTitle": "p oftl an object based semantic aware parallel flash translation layer", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Lightweight code-based cryptography: QC-MDPC McEliece encryption on reconfigurable devices.", "DBLP authors": ["Ingo von Maurich", "Tim G\u00fcneysu"], "year": 2014, "MAG papers": [{"PaperId": 2004878800, "PaperTitle": "lightweight code based cryptography qc mdpc mceliece encryption on reconfigurable devices", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 60, "Affiliations": {"ruhr university bochum": 2.0}}], "source": "ES"}, {"DBLP title": "Simple interpolants for linear arithmetic.", "DBLP authors": ["Christoph Scholl", "Florian Pigorsch", "Stefan Disch", "Ernst Althaus"], "year": 2014, "MAG papers": [{"PaperId": 2106799743, "PaperTitle": "simple interpolants for linear arithmetic", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of freiburg": 3.0, "university of mainz": 1.0}}], "source": "ES"}, {"DBLP title": "Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures.", "DBLP authors": ["Ulrich Abelein", "Alejandro Cook", "Piet Engelke", "Michael Gla\u00df", "Felix Reimann", "Laura Rodr\u00edguez G\u00f3mez", "Thomas Russ", "J\u00fcrgen Teich", "Dominik Ull", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 1994533443, "PaperTitle": "non intrusive integration of advanced diagnosis features in automotive e e architectures", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"audi": 1.0, "university of erlangen nuremberg": 4.0, "university of stuttgart": 4.0}}], "source": "ES"}, {"DBLP title": "On the assumption of mutual independence of jitter realizations in P-TRNG stochastic models.", "DBLP authors": ["Patrick Haddad", "Yannick Teglia", "Florent Bernard", "Viktor Fischer"], "year": 2014, "MAG papers": [{"PaperId": 2017617516, "PaperTitle": "on the assumption of mutual independence of jitter realizations in p trng stochastic models", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"jean monnet university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi resolution touch panel with built-in fingerprint sensing support.", "DBLP authors": ["Pranav Koundinya", "Sandhya Theril", "Tao Feng", "Varun Prakash", "Jiming Bao", "Weidong Shi"], "year": 2014, "MAG papers": [{"PaperId": 2066473257, "PaperTitle": "multi resolution touch panel with built in fingerprint sensing support", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of houston": 6.0}}], "source": "ES"}, {"DBLP title": "hevcDTM: Application-driven Dynamic Thermal Management for High Efficiency Video Coding.", "DBLP authors": ["Daniel Palomino", "Muhammad Shafique", "Hussam Amrouch", "Altamiro Amadeu Susin", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2051455527, "PaperTitle": "hevcdtm application driven dynamic thermal management for high efficiency video coding", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 4.0, "university of rio grande": 1.0}}], "source": "ES"}, {"DBLP title": "Compiler-driven dynamic reliability management for on-chip systems under variabilities.", "DBLP authors": ["Semeen Rehman", "Florian Kriebel", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 1978994530, "PaperTitle": "compiler driven dynamic reliability management for on chip systems under variabilities", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Bus designs for time-probabilistic multicore processors.", "DBLP authors": ["Javier Jalle", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2014, "MAG papers": [{"PaperId": 2137789311, "PaperTitle": "bus designs for time probabilistic multicore processors", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 58, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis.", "DBLP authors": ["Manish Rana", "Ramon Canal"], "year": 2014, "MAG papers": [{"PaperId": 2059289109, "PaperTitle": "ssfb a highly efficient and scalable simulation reduction technique for sram yield analysis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Extreme-scale computer architecture: Energy efficiency from the ground up\u2021.", "DBLP authors": ["Josep Torrellas"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "General and efficient Response Time Analysis for EDF scheduling.", "DBLP authors": ["Nan Guan", "Wang Yi"], "year": 2014, "MAG papers": [{"PaperId": 2123230626, "PaperTitle": "general and efficient response time analysis for edf scheduling", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling.", "DBLP authors": ["Morteza Gholipour", "Ying-Yu Chen", "Amit Sangai", "Deming Chen"], "year": 2014, "MAG papers": [{"PaperId": 2055627032, "PaperTitle": "highly accurate spice compatible modeling for single and double gate gnrfets with studies on technology scaling", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling steep slope devices: From circuits to architectures.", "DBLP authors": ["Karthik Swaminathan", "Moon Seok Kim", "Nandhini Chandramoorthy", "Behnam Sedighi", "Robert Perricone", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 2064769135, "PaperTitle": "modeling steep slope devices from circuits to architectures", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"pennsylvania state university": 5.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Time-critical computing on a single-chip massively parallel processor.", "DBLP authors": ["Beno\u00eet Dupont de Dinechin", "Duco van Amstel", "Marc Poulhi\u00e8s", "Guillaume Lager"], "year": 2014, "MAG papers": [{"PaperId": 2105996829, "PaperTitle": "time critical computing on a single chip massively parallel processor", "Year": 2014, "CitationCount": 106, "EstimatedCitation": 179, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs.", "DBLP authors": ["Wolfgang B\u00fcter", "Christof Osewold", "Daniel Gregorek", "Alberto Garc\u00eda Ortiz"], "year": 2014, "MAG papers": [{"PaperId": 2058370739, "PaperTitle": "dcm an ip for the autonomous control of optical and electrical reconfigurable nocs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "Optimization of design complexity in time-multiplexed constant multiplications.", "DBLP authors": ["Levent Aksoy", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2014, "MAG papers": [{"PaperId": 2170461389, "PaperTitle": "optimization of design complexity in time multiplexed constant multiplications", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"inesc id": 3.0}}], "source": "ES"}, {"DBLP title": "Application mapping for express channel-based networks-on-chip.", "DBLP authors": ["Di Zhu", "Lizhong Chen", "Siyu Yue", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2002378934, "PaperTitle": "application mapping for express channel based networks on chip", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Built-in self-test and characterization of polar transmitter parameters in the loop-back mode.", "DBLP authors": ["Jae Woong Jeong", "Sule Ozev", "Shreyas Sen", "Vishwanath Natarajan", "Mustapha Slamani"], "year": 2014, "MAG papers": [{"PaperId": 2095105450, "PaperTitle": "built in self test and characterization of polar transmitter parameters in the loop back mode", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 2.0, "arizona state university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "DBLP authors": ["Libo Huang"], "year": 2014, "MAG papers": [{"PaperId": 2041468178, "PaperTitle": "leveraging on chip networks for efficient prediction on multicore coherence", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 1.0}}], "source": "ES"}, {"DBLP title": "Signature indexing of design layouts for hotspot detection.", "DBLP authors": ["Cristian Andrades", "M. Andrea Rodr\u00edguez", "Charles C. Chiang"], "year": 2014, "MAG papers": [{"PaperId": 1982141671, "PaperTitle": "signature indexing of design layouts for hotspot detection", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Resolving the memory bottleneck for single supply near-threshold computing.", "DBLP authors": ["Tobias Gemmeke", "Mohamed M. Sabry", "Jan Stuijt", "Praveen Raghavan", "Francky Catthoor", "David Atienza"], "year": 2014, "MAG papers": [{"PaperId": 2139434498, "PaperTitle": "resolving the memory bottleneck for single supply near threshold computing", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"imec": 2.0, "katholieke universiteit leuven": 2.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design.", "DBLP authors": ["Adarsh Reddy Ashammagari", "Hamid Mahmoodi", "Houman Homayoun"], "year": 2014, "MAG papers": [{"PaperId": 1968462272, "PaperTitle": "exploiting stt nv technology for reconfigurable high performance low power and low temperature functional unit design", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"george mason university": 2.0, "san francisco state university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting expendable process-margins in DRAMs for run-time performance optimization.", "DBLP authors": ["Karthik Chandrasekar", "Sven Goossens", "Christian Weis", "Martijn Koedam", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2014, "MAG papers": [{"PaperId": 2038212693, "PaperTitle": "exploiting expendable process margins in drams for run time performance optimization", "Year": 2014, "CitationCount": 70, "EstimatedCitation": 84, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A wear-leveling-aware dynamic stack for PCM memory in embedded systems.", "DBLP authors": ["Qing&aposan Li", "Yanxiang He", "Yong Chen", "Chun Jason Xue", "Nan Jiang", "Chao Xu"], "year": 2014, "MAG papers": [{"PaperId": 1978051091, "PaperTitle": "a wear leveling aware dynamic stack for pcm memory in embedded systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"wuhan university": 5.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Spintronics for low-power computing.", "DBLP authors": ["Yue Zhang", "Weisheng Zhao", "Jacques-Olivier Klein", "Wang Kang", "Damien Querlioz", "Youguang Zhang", "Dafine Ravelosona", "Claude Chappert"], "year": 2014, "MAG papers": [{"PaperId": 2142296857, "PaperTitle": "spintronics for low power computing", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CoMik: A predictable and cycle-accurately composable real-time microkernel.", "DBLP authors": ["Andrew Nelson", "Ashkan Beyranvand Nejad", "Anca Mariana Molnos", "Martijn Koedam", "Kees Goossens"], "year": 2014, "MAG papers": [{"PaperId": 2129553118, "PaperTitle": "comik a predictable and cycle accurately composable real time microkernel", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"eindhoven university of technology": 2.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "HEROIC: Homomorphically EncRypted One Instruction Computer.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2014, "MAG papers": [{"PaperId": 2120596458, "PaperTitle": "heroic homomorphically encrypted one instruction computer", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"new york university": 1.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "Distributed cooperative shared last-level caching in tiled multiprocessor system on chip.", "DBLP authors": ["Preethi P. Damodaran", "Stefan Wallentowitz", "Andreas Herkersdorf"], "year": 2014, "MAG papers": [{"PaperId": 2034137448, "PaperTitle": "distributed cooperative shared last level caching in tiled multiprocessor system on chip", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The schedulability region of two-level mixed-criticality systems based on EDF-VD.", "DBLP authors": ["Dirk M\u00fcller", "Alejandro Masrur"], "year": 2014, "MAG papers": [{"PaperId": 2064955339, "PaperTitle": "the schedulability region of two level mixed criticality systems based on edf vd", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Brain-inspired computing with spin torque devices.", "DBLP authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "year": 2014, "MAG papers": [{"PaperId": 2072888700, "PaperTitle": "brain inspired computing with spin torque devices", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "A unified methodology for a fast benchmarking of parallel architecture.", "DBLP authors": ["Alexandre Guerre", "Jean-Thomas Acquaviva", "Yves Lhuillier"], "year": 2014, "MAG papers": [{"PaperId": 2041872229, "PaperTitle": "a unified methodology for a fast benchmarking of parallel architecture", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 1999610112, "PaperTitle": "software architecture of high efficiency video coding for many core systems with power efficient workload balancing", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs.", "DBLP authors": ["Hayoung Kim", "Dongyoung Kim", "Jae-Joon Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2014, "MAG papers": [{"PaperId": 1967195173, "PaperTitle": "coarse grained bubble razor to exploit the potential of two phase transparent latch designs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pohang university of science and technology": 5.0}}], "source": "ES"}, {"DBLP title": "Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures.", "DBLP authors": ["Ricardo Martins", "Nuno Louren\u00e7o", "Ant\u00f3nio Canelas", "Nuno Horta"], "year": 2014, "MAG papers": [{"PaperId": 2030156619, "PaperTitle": "electromigration aware and ir drop avoidance routing in analog multiport terminal structures", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Probabilistic standard cell modeling considering non-Gaussian parameters and correlations.", "DBLP authors": ["Andr\u00e9 Lange", "Christoph Sohrmann", "Roland Jancke", "Joachim Haase", "Ingolf Lorenz", "Ulf Schlichtmann"], "year": 2014, "MAG papers": [{"PaperId": 2023595584, "PaperTitle": "probabilistic standard cell modeling considering non gaussian parameters and correlations", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"fraunhofer society": 4.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Connecting different worlds - Technology abstraction for reliability-aware design and Test.", "DBLP authors": ["Ulf Schlichtmann", "Veit Kleeberger", "Jacob A. Abraham", "Adrian Evans", "Christina Gimmler-Dumont", "Michael Gla\u00df", "Andreas Herkersdorf", "Sani R. Nassif", "Norbert Wehn"], "year": 2014, "MAG papers": [{"PaperId": 2046178430, "PaperTitle": "connecting different worlds technology abstraction for reliability aware design and test", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technische universitat munchen": 3.0, "kaiserslautern university of technology": 2.0, "university of erlangen nuremberg": 1.0, "university of texas at austin": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors.", "DBLP authors": ["Daniele Bortolotti", "Andrea Bartolini", "Christian Weis", "Davide Rossi", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2029320584, "PaperTitle": "hybrid memory architecture for voltage scaling in ultra low power multi core biomedical processors", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of bologna": 4.0, "kaiserslautern university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Width minimization in the Single-Electron Transistor array synthesis.", "DBLP authors": ["Chian-Wei Liu", "Chang-En Chiang", "Ching-Yi Huang", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 2114807118, "PaperTitle": "width minimization in the single electron transistor array synthesis", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national tsing hua university": 4.0, "pennsylvania state university": 2.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Model based hierarchical optimization strategies for analog design automation.", "DBLP authors": ["Engin Afacan", "Simge Ay", "Francisco V. Fern\u00e1ndez", "G\u00fcnhan D\u00fcndar", "I. Faik Baskaya"], "year": 2014, "MAG papers": [{"PaperId": 1966755218, "PaperTitle": "model based hierarchical optimization strategies for analog design automation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of seville": 1.0, "bogazici university": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-site test optimization for multi-Vdd SoCs using space- and time- division multiplexing.", "DBLP authors": ["Fotis Vartziotis", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Rubin A. Parekhji", "Arvind Jain"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Interconnect test for 3D stacked memory-on-logic.", "DBLP authors": ["Mottaqiallah Taouil", "Mahmoud Masadeh", "Said Hamdioui", "Erik Jan Marinissen"], "year": 2014, "MAG papers": [{"PaperId": 1977594038, "PaperTitle": "interconnect test for 3d stacked memory on logic", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"delft university of technology": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesis algorithm of parallel index generation units.", "DBLP authors": ["Yusuke Matsunaga"], "year": 2014, "MAG papers": [{"PaperId": 2006933489, "PaperTitle": "synthesis algorithm of parallel index generation units", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu university": 1.0}}], "source": "ES"}, {"DBLP title": "A layered approach for testing timing in the model-based implementation.", "DBLP authors": ["BaekGyu Kim", "Hyeon I. Hwang", "Taejoon Park", "Sang Hyuk Son", "Insup Lee"], "year": 2014, "MAG papers": [{"PaperId": 1974242792, "PaperTitle": "a layered approach for testing timing in the model based implementation", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"daegu gyeongbuk institute of science and technology": 3.0, "university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "P/G TSV planning for IR-drop reduction in 3D-ICs.", "DBLP authors": ["Shengcheng Wang", "Farshad Firouzi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2126444643, "PaperTitle": "p g tsv planning for ir drop reduction in 3d ics", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Quo vadis, PUF?: Trends and challenges of emerging physical-disorder based security.", "DBLP authors": ["Masoud Rostami", "James B. Wendt", "Miodrag Potkonjak", "Farinaz Koushanfar"], "year": 2014, "MAG papers": [{"PaperId": 2158044165, "PaperTitle": "quo vadis puf trends and challenges of emerging physical disorder based security", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"rice university": 2.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "MSim: A general cycle accurate simulation platform for memcomputing studies.", "DBLP authors": ["Chun Zhang", "Peng Deng", "Hui Geng", "Jianming Liu", "Qi Zhu", "Jinjun Xiong", "Yiyu Shi"], "year": 2014, "MAG papers": [{"PaperId": 2057298625, "PaperTitle": "msim a general cycle accurate simulation platform for memcomputing studies", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"missouri university of science and technology": 4.0, "ibm": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Equivalence checking for function pipelining in behavioral synthesis.", "DBLP authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "year": 2014, "MAG papers": [{"PaperId": 2073286306, "PaperTitle": "equivalence checking for function pipelining in behavioral synthesis", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"portland state university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Mission profile aware robustness assessment of automotive power devices.", "DBLP authors": ["Thomas Nirmaier", "Andreas Burger", "Manuel Harrant", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel", "Georg Pelz"], "year": 2014, "MAG papers": [{"PaperId": 2026955659, "PaperTitle": "mission profile aware robustness assessment of automotive power devices", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"center for information technology": 4.0}}], "source": "ES"}, {"DBLP title": "Temporal memoization for energy-efficient timing error recovery in GPGPUs.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2014, "MAG papers": [{"PaperId": 2169898120, "PaperTitle": "temporal memoization for energy efficient timing error recovery in gpgpus", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california san diego": 2.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Design of 3D nanomagnetic logic circuits: A full-adder case study.", "DBLP authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2014, "MAG papers": [{"PaperId": 2026332479, "PaperTitle": "design of 3d nanomagnetic logic circuits a full adder case study", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "Novel circuit topology synthesis method using circuit feature mining and symbolic comparison.", "DBLP authors": ["Cristian Ferent", "Alex Doboli"], "year": 2014, "MAG papers": [{"PaperId": 1994567062, "PaperTitle": "novel circuit topology synthesis method using circuit feature mining and symbolic comparison", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "Standard cell library tuning for variability tolerant designs.", "DBLP authors": ["Sebastien Fabrie", "Juan Diego Echeverri", "Maarten Vertregt", "Jos\u00e9 Pineda de Gyvez"], "year": 2014, "MAG papers": [{"PaperId": 1983430896, "PaperTitle": "standard cell library tuning for variability tolerant designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 1.0, "nxp semiconductors": 3.0}}], "source": "ES"}, {"DBLP title": "Bandwidth-efficient controller-server co-design with stability guarantees.", "DBLP authors": ["Amir Aminifar", "Enrico Bini", "Petru Eles", "Zebo Peng"], "year": 2014, "MAG papers": [{"PaperId": 2956747989, "PaperTitle": "bandwidth efficient controller server co design with stability guarantees", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}, {"PaperId": 2137608071, "PaperTitle": "bandwidth efficient controller server co design with stability guarantees", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Isochronous networks by construction.", "DBLP authors": ["Yu Bai", "Klaus Schneider"], "year": 2014, "MAG papers": [{"PaperId": 2065609898, "PaperTitle": "isochronous networks by construction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Joint Virtual Probe: Joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction.", "DBLP authors": ["Shuangyue Zhang", "Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng", "Hong Wang"], "year": 2014, "MAG papers": [{"PaperId": 2077723727, "PaperTitle": "joint virtual probe joint exploration of multiple test items spatial patterns for efficient silicon characterization and test prediction", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 3.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced system on a chip design based on controllable-polarity FETs.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Jian Zhang", "Giovanni De Micheli"], "year": 2014, "MAG papers": [{"PaperId": 2111832576, "PaperTitle": "advanced system on a chip design based on controllable polarity fets", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Implicit index-aware model order reduction for RLC/RC networks.", "DBLP authors": ["Nicodemus Banagaaya", "Giuseppe Al\u00ec", "Wil H. A. Schilders", "Caren Tischendorf"], "year": 2014, "MAG papers": [{"PaperId": 1968179287, "PaperTitle": "implicit index aware model order reduction for rlc rc networks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eindhoven university of technology": 2.0, "humboldt state university": 1.0, "university of calabria": 1.0}}], "source": "ES"}, {"DBLP title": "Empowering study of delay bound tightness with simulated annealing.", "DBLP authors": ["Xueqian Zhao", "Zhonghai Lu"], "year": 2014, "MAG papers": [{"PaperId": 2025391372, "PaperTitle": "empowering study of delay bound tightness with simulated annealing", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "From Simulink to NoC-based MPSoC on FPGA.", "DBLP authors": ["Francesco Robino", "Johnny \u00d6berg"], "year": 2014, "MAG papers": [{"PaperId": 2001832570, "PaperTitle": "from simulink to noc based mpsoc on fpga", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficiency of a glitch detector against electromagnetic fault injection.", "DBLP authors": ["Lo\u00efc Zussa", "Amine Dehbaoui", "Karim Tobich", "Jean-Max Dutertre", "Philippe Maurine", "Ludovic Guillaume-Sage", "Jessy Cl\u00e9di\u00e8re", "Assia Tria"], "year": 2014, "MAG papers": [{"PaperId": 2027462864, "PaperTitle": "efficiency of a glitch detector against electromagnetic fault injection", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 64, "Affiliations": {"commissariat a l energie atomique et aux energies alternatives": 2.0, "ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "Global fan speed control considering non-ideal temperature measurements in enterprise servers.", "DBLP authors": ["Jungsoo Kim", "Mohamed M. Sabry", "David Atienza", "Kalyan Vaidyanathan", "Kenny C. Gross"], "year": 2014, "MAG papers": [{"PaperId": 2011842865, "PaperTitle": "global fan speed control considering non ideal temperature measurements in enterprise servers", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "samsung": 1.0, "oracle corporation": 2.0}}], "source": "ES"}, {"DBLP title": "A low power and robust carbon nanotube 6T SRAM design with metallic tolerance.", "DBLP authors": ["Luo Sun", "Jimson Mathew", "Rishad A. Shafik", "Dhiraj K. Pradhan", "Zhen Li"], "year": 2014, "MAG papers": [{"PaperId": 2010483191, "PaperTitle": "a low power and robust carbon nanotube 6t sram design with metallic tolerance", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bristol": 5.0}}], "source": "ES"}, {"DBLP title": "PUF modeling attacks: An introduction and overview.", "DBLP authors": ["Ulrich R\u00fchrmair", "Jan S\u00f6lter"], "year": 2014, "MAG papers": [{"PaperId": 2123659998, "PaperTitle": "puf modeling attacks an introduction and overview", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"free university of berlin": 1.0}}], "source": "ES"}, {"DBLP title": "A power-efficient reconfigurable architecture using PCM configuration technology.", "DBLP authors": ["Ali Ahari", "Hossein Asadi", "Behnam Khaleghi", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 1987035046, "PaperTitle": "a power efficient reconfigurable architecture using pcm configuration technology", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sharif university of technology": 3.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A low-power, high-performance approximate multiplier with configurable partial error recovery.", "DBLP authors": ["Cong Liu", "Jie Han", "Fabrizio Lombardi"], "year": 2014, "MAG papers": [{"PaperId": 2114837206, "PaperTitle": "a low power high performance approximate multiplier with configurable partial error recovery", "Year": 2014, "CitationCount": 147, "EstimatedCitation": 262, "Affiliations": {"northeastern university": 1.0, "university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Tightly-coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters.", "DBLP authors": ["Paolo Burgio", "Giuseppe Tagliavini", "Francesco Conti", "Andrea Marongiu", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2072989594, "PaperTitle": "tightly coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Energy efficient data flow transformation for Givens Rotation based QR Decomposition.", "DBLP authors": ["Namita Sharma", "Preeti Ranjan Panda", "Min Li", "Prashant Agrawal", "Francky Catthoor"], "year": 2014, "MAG papers": [{"PaperId": 2057357445, "PaperTitle": "energy efficient data flow transformation for givens rotation based qr decomposition", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"katholieke universiteit leuven": 3.0, "indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "Recovery-based resilient latency-insensitive systems.", "DBLP authors": ["Yuankai Chen", "Xuan Zeng", "Hai Zhou"], "year": 2014, "MAG papers": [{"PaperId": 2033362030, "PaperTitle": "recovery based resilient latency insensitive systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwestern university": 2.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2014, "MAG papers": [{"PaperId": 2046832243, "PaperTitle": "introducing thread criticality awareness in prefetcher aggressiveness control", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Battery aware stochastic QoS boosting in mobile computing devices.", "DBLP authors": ["Hao Shen", "Qiuwen Chen", "Qinru Qiu"], "year": 2014, "MAG papers": [{"PaperId": 2002612284, "PaperTitle": "battery aware stochastic qos boosting in mobile computing devices", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"syracuse university": 3.0}}], "source": "ES"}, {"DBLP title": "A flexible BIST strategy for SDR transmitters.", "DBLP authors": ["Emanuel Dogaru", "Filipe Vinci dos Santos", "William Rebernak"], "year": 2014, "MAG papers": [{"PaperId": 2094581956, "PaperTitle": "a flexible bist strategy for sdr transmitters", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"supelec": 2.0, "thales communications": 1.0}}], "source": "ES"}, {"DBLP title": "Mission profile aware IC design - A case study.", "DBLP authors": ["Goeran Jerke", "Andrew B. Kahng"], "year": 2014, "MAG papers": [{"PaperId": 2038238314, "PaperTitle": "mission profile aware ic design a case study", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"bosch": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "ArChiVED: Architectural checking via event digests for high performance validation.", "DBLP authors": ["Chang-Hong Hsu", "Debapriya Chatterjee", "Ronny Morad", "Raviv Gal", "Valeria Bertacco"], "year": 2014, "MAG papers": [{"PaperId": 2071816564, "PaperTitle": "archived architectural checking via event digests for high performance validation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Moving from co-simulation to simulation for effective smart systems design.", "DBLP authors": ["Franco Fummi", "Michele Lora", "Francesco Stefanni", "Dimitrios Trachanis", "Jahn Vanhese", "Sara Vinco"], "year": 2014, "MAG papers": [{"PaperId": 2169621739, "PaperTitle": "moving from co simulation to simulation for effective smart systems design", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of verona": 2.0, "agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Energy optimization in Android applications through wakelock placement.", "DBLP authors": ["Faisal Alam", "Preeti Ranjan Panda", "Nikhil Tripathi", "Namita Sharma", "Sanjiv Narayan"], "year": 2014, "MAG papers": [{"PaperId": 1988452028, "PaperTitle": "energy optimization in android applications through wakelock placement", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware frequency scaling for adaptive workloads on heterogeneous MPSoCs.", "DBLP authors": ["Heng Yu", "Rizwan Syed", "Yajun Ha"], "year": 2014, "MAG papers": [{"PaperId": 2027375786, "PaperTitle": "thermal aware frequency scaling for adaptive workloads on heterogeneous mpsocs", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Model-based actor multiplexing with application to complex communication protocols.", "DBLP authors": ["Christian Zebelein", "Christian Haubelt", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"], "year": 2014, "MAG papers": [{"PaperId": 2091012730, "PaperTitle": "model based actor multiplexing with application to complex communication protocols", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of erlangen nuremberg": 3.0, "university of rostock": 2.0}}], "source": "ES"}, {"DBLP title": "Unveiling Eurora - Thermal and power characterization of the most energy-efficient supercomputer in the world.", "DBLP authors": ["Andrea Bartolini", "Matteo Cacciari", "Carlo Cavazzoni", "Giampietro Tecchiolli", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2042394041, "PaperTitle": "unveiling eurora thermal and power characterization of the most energy efficient supercomputer in the world", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "A novel embedded system for vision tracking.", "DBLP authors": ["Antonis Nikitakis", "Theofilos Paganos", "Ioannis Papaefstathiou"], "year": 2014, "MAG papers": [{"PaperId": 2030415739, "PaperTitle": "a novel embedded system for vision tracking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "ElastiStore: An elastic buffer architecture for Network-on-Chip routers.", "DBLP authors": ["I. Seitanidis", "Anastasios Psarras", "Giorgos Dimitrakopoulos", "Chrysostomos Nicopoulos"], "year": 2014, "MAG papers": [{"PaperId": 2024156769, "PaperTitle": "elastistore an elastic buffer architecture for network on chip routers", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of cyprus": 1.0, "democritus university of thrace": 3.0}}], "source": "ES"}, {"DBLP title": "A hybrid non-volatile SRAM cell with concurrent SEU detection and correction.", "DBLP authors": ["Pilin Junsangsri", "Fabrizio Lombardi", "Jie Han"], "year": 2014, "MAG papers": [{"PaperId": 1976927164, "PaperTitle": "a hybrid non volatile sram cell with concurrent seu detection and correction", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of alberta": 1.0, "northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling.", "DBLP authors": ["Giovanni Mariani", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2014, "MAG papers": [{"PaperId": 2068801859, "PaperTitle": "desperate speeding up design space exploration by using predictive simulation scheduling", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "RETLab: A fast design-automation framework for arbitrary RET networks.", "DBLP authors": ["Mohammad D. Mottaghi", "Arjun Rallapalli", "Chris Dwyer"], "year": 2014, "MAG papers": [{"PaperId": 2014835025, "PaperTitle": "retlab a fast design automation framework for arbitrary ret networks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Monitoring and WCET analysis in COTS multi-core-SoC-based mixed-criticality systems.", "DBLP authors": ["Jan Nowotsch", "Michael Paulitsch", "Arne Henrichsen", "Werner Pongratz", "Andreas Schacht"], "year": 2014, "MAG papers": [{"PaperId": 1995311607, "PaperTitle": "monitoring and wcet analysis in cots multi core soc based mixed criticality systems", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cache aging reduction with improved performance using dynamically re-sizable cache.", "DBLP authors": ["Haroon Mahmood", "Massimo Poncino", "Enrico Macii"], "year": 2014, "MAG papers": [{"PaperId": 2061521763, "PaperTitle": "cache aging reduction with improved performance using dynamically re sizable cache", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Scalability bottlenecks discovery in MPSoC platforms using data mining on simulation traces.", "DBLP authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2014, "MAG papers": [{"PaperId": 1989340575, "PaperTitle": "scalability bottlenecks discovery in mpsoc platforms using data mining on simulation traces", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Minimally buffered single-cycle deflection router.", "DBLP authors": ["Gnaneswara Rao Jonna", "John Jose", "Rachana Radhakrishnan", "Madhu Mutyam"], "year": 2014, "MAG papers": [{"PaperId": 2121244760, "PaperTitle": "minimally buffered single cycle deflection router", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of technology madras": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating graph computation with racetrack memory and pointer-assisted graph representation.", "DBLP authors": ["Eunhyuk Park", "Sungjoo Yoo", "Sunggu Lee", "Hai Helen Li"], "year": 2014, "MAG papers": [{"PaperId": 1971429397, "PaperTitle": "accelerating graph computation with racetrack memory and pointer assisted graph representation", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pohang university of science and technology": 3.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of steep-slope transistors on non-von Neumann architectures: CNN case study.", "DBLP authors": ["Indranil Palit", "Behnam Sedighi", "Andr\u00e1s Horv\u00e1th", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2014, "MAG papers": [{"PaperId": 2090413197, "PaperTitle": "impact of steep slope transistors on non von neumann architectures cnn case study", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of notre dame": 5.0, "the catholic university of america": 1.0}}], "source": "ES"}, {"DBLP title": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "DBLP authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Ikki Fujiwara", "Takahiro Kagami", "Yasuhiro Take", "Tadahiro Kuroda", "Paul Bogdan", "Radu Marculescu", "Hideharu Amano"], "year": 2014, "MAG papers": [{"PaperId": 1994881154, "PaperTitle": "low latency wireless 3d nocs via randomized shortcut chips", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"keio university": 5.0, "carnegie mellon university": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate computation using stochastic circuits.", "DBLP authors": ["Armin Alaghi", "John P. Hayes"], "year": 2014, "MAG papers": [{"PaperId": 2051898848, "PaperTitle": "fast and accurate computation using stochastic circuits", "Year": 2014, "CitationCount": 62, "EstimatedCitation": 90, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits.", "DBLP authors": ["Yu-Guang Chen", "Kuan-Yu Lai", "Ming-Chao Lee", "Yiyu Shi", "Wing-Kai Hon", "Shih-Chieh Chang"], "year": 2014, "MAG papers": [{"PaperId": 2007934862, "PaperTitle": "yield and timing constrained spare tsv assignment for three dimensional integrated circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mediatek": 1.0, "national tsing hua university": 4.0, "missouri university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Lifetime holes aware register allocation for clustered VLIW processors.", "DBLP authors": ["Xuemeng Zhang", "Hui Wu", "Haiyan Sun", "Jingling Xue"], "year": 2014, "MAG papers": [{"PaperId": 2067262697, "PaperTitle": "lifetime holes aware register allocation for clustered vliw processors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of new south wales": 2.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "Achieving efficient packet-based memory system by exploiting correlation of memory requests.", "DBLP authors": ["Tianyue Lu", "Licheng Chen", "Mingyu Chen"], "year": 2014, "MAG papers": [{"PaperId": 2558538919, "PaperTitle": "achieving efficient packet based memory system by exploiting correlation of memory requests", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2149251959, "PaperTitle": "achieving efficient packet based memory system by exploiting correlation of memory requests", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "IIR filters using stochastic arithmetic.", "DBLP authors": ["Naman Saraf", "Kia Bazargan", "David J. Lilja", "Marc D. Riedel"], "year": 2014, "MAG papers": [{"PaperId": 1984926087, "PaperTitle": "iir filters using stochastic arithmetic", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 60, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A smaller and faster variant of RSM.", "DBLP authors": ["Noritaka Yamashita", "Kazuhiko Minematsu", "Toshihiko Okamura", "Yukiyasu Tsunoo"], "year": 2014, "MAG papers": [{"PaperId": 1998067343, "PaperTitle": "a smaller and faster variant of rsm", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nec": 4.0}}], "source": "ES"}, {"DBLP title": "Contract-based design of control protocols for safety-critical cyber-physical systems.", "DBLP authors": ["Pierluigi Nuzzo", "John B. Finn", "Antonio Iannopollo", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "MAG papers": [{"PaperId": 2001091950, "PaperTitle": "contract based design of control protocols for safety critical cyber physical systems", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "On-device objective-C application optimization framework for high-performance mobile processors.", "DBLP authors": ["Garo Bournoutian", "Alex Orailoglu"], "year": 2014, "MAG papers": [{"PaperId": 2012114997, "PaperTitle": "on device objective c application optimization framework for high performance mobile processors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A Linux-governor based Dynamic Reliability Manager for android mobile devices.", "DBLP authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2071152185, "PaperTitle": "a linux governor based dynamic reliability manager for android mobile devices", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california san diego": 3.0, "university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "A multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms.", "DBLP authors": ["Igor Loi", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2142465136, "PaperTitle": "a multi banked multi ported non blocking shared l2 cache for mpsoc platforms", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "SuperRange: Wide operational range power delivery design for both STV and NTV computing.", "DBLP authors": ["Xin He", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2014, "MAG papers": [{"PaperId": 2085734959, "PaperTitle": "superrange wide operational range power delivery design for both stv and ntv computing", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "May-happen-in-parallel analysis based on segment graphs for safe ESL models.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2014, "MAG papers": [{"PaperId": 1993852547, "PaperTitle": "may happen in parallel analysis based on segment graphs for safe esl models", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Property directed invariant refinement for program verification.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2014, "MAG papers": [{"PaperId": 2060393677, "PaperTitle": "property directed invariant refinement for program verification", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Special session: How secure are PUFs really? On the reach and limits of recent PUF attacks.", "DBLP authors": ["Ulrich R\u00fchrmair", "Ulf Schlichtmann", "Wayne P. Burleson"], "year": 2014, "MAG papers": [{"PaperId": 2003905718, "PaperTitle": "special session how secure are pufs really on the reach and limits of recent puf attacks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Voltage island management in near threshold manycore architectures to mitigate dark silicon.", "DBLP authors": ["Cristina Silvano", "Gianluca Palermo", "Sotirios Xydis", "Ioannis S. Stamelakos"], "year": 2014, "MAG papers": [{"PaperId": 2027189346, "PaperTitle": "voltage island management in near threshold manycore architectures to mitigate dark silicon", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "PSP-Cache: A low-cost fault-tolerant cache memory architecture.", "DBLP authors": ["Hamed Farbeh", "Seyed Ghassem Miremadi"], "year": 2014, "MAG papers": [{"PaperId": 2020930166, "PaperTitle": "psp cache a low cost fault tolerant cache memory architecture", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "GPU-EvR: Run-time event based real-time scheduling framework on GPGPU platform.", "DBLP authors": ["Haeseung Lee", "Mohammad Abdullah Al Faruque"], "year": 2014, "MAG papers": [{"PaperId": 2020172164, "PaperTitle": "gpu evr run time event based real time scheduling framework on gpgpu platform", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware implementation of a Reed-Solomon soft decoder based on information set decoding.", "DBLP authors": ["Stefan Scholl", "Norbert Wehn"], "year": 2014, "MAG papers": [{"PaperId": 1964578465, "PaperTitle": "hardware implementation of a reed solomon soft decoder based on information set decoding", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Rate-adaptive tasks: Model, analysis, and design issues.", "DBLP authors": ["Giorgio C. Buttazzo", "Enrico Bini", "Darren Buttle"], "year": 2014, "MAG papers": [{"PaperId": 2109140016, "PaperTitle": "rate adaptive tasks model analysis and design issues", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 52, "Affiliations": {"lund university": 1.0, "sant anna school of advanced studies": 1.0, "etas group": 1.0}}, {"PaperId": 2246046491, "PaperTitle": "rate adaptive tasks model analysis and design issues", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sant anna school of advanced studies": 1.0, "etas group": 1.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Panel: The world is going... analog & mixed-signal! What about EDA?", "DBLP authors": ["Marco Casale-Rossi", "Pietro Palella", "Mario Anton", "Ori Galzur", "Robert Hum", "Rainer Kress", "Paul Lo"], "year": 2014, "MAG papers": [{"PaperId": 2094785172, "PaperTitle": "panel the world is going analog mixed signal what about eda", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Advancing CMOS with carbon electronics.", "DBLP authors": ["Franz Kreupl"], "year": 2014, "MAG papers": [{"PaperId": 2084971854, "PaperTitle": "advancing cmos with carbon electronics", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2950647237, "PaperTitle": "advancing cmos with carbon electronics", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hacking and protecting IC hardware.", "DBLP authors": ["Said Hamdioui", "Jean-Luc Danger", "Giorgio Di Natale", "Fethulah Smailbegovic", "Gerard van Battum", "Mark Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2008284146, "PaperTitle": "hacking and protecting ic hardware", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of connecticut": 1.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A flexible ASIP architecture for connected components labeling in embedded vision applications.", "DBLP authors": ["Juan Fernando Eusse", "Rainer Leupers", "Gerd Ascheid", "Patrick Sudowe", "Bastian Leibe", "Tamon Sadasue"], "year": 2014, "MAG papers": [{"PaperId": 1993331226, "PaperTitle": "a flexible asip architecture for connected components labeling in embedded vision applications", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rwth aachen university": 5.0, "ricoh": 1.0}}], "source": "ES"}, {"DBLP title": "Resistive memories: Which applications?", "DBLP authors": ["Fabien Clermidy", "Natalija Jovanovic", "Santhosh Onkaraiah", "Houcine Oucheikh", "Olivier Thomas", "Ogun Turkyilmaz", "Elisa Vianello", "Jean Michel Portal", "Marc Bocquet"], "year": 2014, "MAG papers": [{"PaperId": 1978919276, "PaperTitle": "resistive memories which applications", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A quality-scalable and energy-efficient approach for spectral analysis of heart rate variability.", "DBLP authors": ["Georgios Karakonstantis", "Aviinaash Sankaranarayanan", "Mohamed M. Sabry", "David Atienza", "Andreas Burg"], "year": 2014, "MAG papers": [{"PaperId": 2068307946, "PaperTitle": "a quality scalable and energy efficient approach for spectral analysis of heart rate variability", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole normale superieure": 5.0}}], "source": "ES"}, {"DBLP title": "Package geometric aware thermal analysis by infrared-radiation thermal images.", "DBLP authors": ["Jui-Hung Chien", "Hao Yu", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Shih-Chieh Chang"], "year": 2014, "MAG papers": [{"PaperId": 1979187018, "PaperTitle": "package geometric aware thermal analysis by infrared radiation thermal images", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 5.0}}], "source": "ES"}, {"DBLP title": "New implementions of predictive alternate analog/RF test with augmented model redundancy.", "DBLP authors": ["Haithem Ayari", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerzerho", "Michel Renovell"], "year": 2014, "MAG papers": [{"PaperId": 2150285396, "PaperTitle": "new implementions of predictive alternate analog rf test with augmented model redundancy", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Brisk and limited-impact NoC routing reconfiguration.", "DBLP authors": ["Doowon Lee", "Ritesh Parikh", "Valeria Bertacco"], "year": 2014, "MAG papers": [{"PaperId": 2091035813, "PaperTitle": "brisk and limited impact noc routing reconfiguration", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting narrow-width values for improving non-volatile cache lifetime.", "DBLP authors": ["Guangshan Duan", "Shuai Wang"], "year": 2014, "MAG papers": [{"PaperId": 2099550931, "PaperTitle": "exploiting narrow width values for improving non volatile cache lifetime", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nanjing university": 2.0}}], "source": "ES"}, {"DBLP title": "EDT: A specification notation for reactive systems.", "DBLP authors": ["R. Venkatesh", "Ulka Shrotri", "G. Murali Krishna", "Supriya Agrawal"], "year": 2014, "MAG papers": [{"PaperId": 2022079560, "PaperTitle": "edt a specification notation for reactive systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tata consultancy services": 4.0}}], "source": "ES"}, {"DBLP title": "Provably minimal energy using coordinated DVS and power gating.", "DBLP authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Foad Dabiri", "Miodrag Potkonjak"], "year": 2014, "MAG papers": [{"PaperId": 2124209552, "PaperTitle": "provably minimal energy using coordinated dvs and power gating", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "An energy-aware fault tolerant scheduling framework for soft error resilient cloud computing systems.", "DBLP authors": ["Yue Gao", "Sandeep K. Gupta", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2138970140, "PaperTitle": "an energy aware fault tolerant scheduling framework for soft error resilient cloud computing systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "A dynamic computation method for fast and accurate performance evaluation of multi-core architectures.", "DBLP authors": ["Sebastien Le Nours", "Adam Postula", "Neil W. Bergmann"], "year": 2014, "MAG papers": [{"PaperId": 2107850139, "PaperTitle": "a dynamic computation method for fast and accurate performance evaluation of multi core architectures", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of queensland": 2.0, "university of nantes": 1.0}}], "source": "ES"}, {"DBLP title": "Using MaxBMC for Pareto-optimal circuit initialization.", "DBLP authors": ["Sven Reimer", "Matthias Sauer", "Tobias Schubert", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 1969153071, "PaperTitle": "using maxbmc for pareto optimal circuit initialization", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of freiburg": 4.0}}], "source": "ES"}, {"DBLP title": "Facilitating timing debug by logic path correspondence.", "DBLP authors": ["Oshri Adler", "Eli Arbel", "Ilia Averbouch", "Ilan Beer", "Inna Grijnevitch"], "year": 2014, "MAG papers": [{"PaperId": 2132702091, "PaperTitle": "facilitating timing debug by logic path correspondence", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Program affinity performance models for performance and utilization.", "DBLP authors": ["Ryan W. Moore", "Bruce R. Childers"], "year": 2014, "MAG papers": [{"PaperId": 1998102549, "PaperTitle": "program affinity performance models for performance and utilization", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Feasibility exploration of NVM based I-cache through MSHR enhancements.", "DBLP authors": ["Manu Komalan", "Jos\u00e9 Ignacio G\u00f3mez P\u00e9rez", "Christian Tenllado", "Praveen Raghavan", "Matthias Hartmann", "Francky Catthoor"], "year": 2014, "MAG papers": [{"PaperId": 2088805041, "PaperTitle": "feasibility exploration of nvm based i cache through mshr enhancements", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"complutense university of madrid": 3.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Computing a language-based guarantee for timing properties of cyber-physical systems.", "DBLP authors": ["Neil Dhruva", "Pratyush Kumar", "Georgia Giannopoulou", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 1984761125, "PaperTitle": "computing a language based guarantee for timing properties of cyber physical systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eth zurich": 3.0, "birla institute of technology and science": 1.0}}], "source": "ES"}, {"DBLP title": "ABACUS: A technique for automated behavioral synthesis of approximate computing circuits.", "DBLP authors": ["Kumud Nepal", "Yueting Li", "R. Iris Bahar", "Sherief Reda"], "year": 2014, "MAG papers": [{"PaperId": 2140145164, "PaperTitle": "abacus a technique for automated behavioral synthesis of approximate computing circuits", "Year": 2014, "CitationCount": 102, "EstimatedCitation": 157, "Affiliations": {"brown university": 4.0}}], "source": "ES"}, {"DBLP title": "Make it real: Effective floating-point reasoning via exact arithmetic.", "DBLP authors": ["Miriam Leeser", "Saoni Mukherjee", "Jaideep Ramachandran", "Thomas Wahl"], "year": 2014, "MAG papers": [{"PaperId": 1986944060, "PaperTitle": "make it real effective floating point reasoning via exact arithmetic", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-objective distributed run-time resource management for many-cores.", "DBLP authors": ["Stefan Wildermann", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "MAG papers": [{"PaperId": 1970267574, "PaperTitle": "multi objective distributed run time resource management for many cores", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware primitives for the synthesis of multithreaded elastic systems.", "DBLP authors": ["Giorgos Dimitrakopoulos", "I. Seitanidis", "Anastasios Psarras", "K. Tsiouris", "Pavlos M. Mattheakis", "J. Cortadella"], "year": 2014, "MAG papers": [{"PaperId": 2051417683, "PaperTitle": "hardware primitives for the synthesis of multithreaded elastic systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 1.0, "democritus university of thrace": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient scheduling for memory-intensive GPGPU workloads.", "DBLP authors": ["Seokwoo Song", "Minseok Lee", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2014, "MAG papers": [{"PaperId": 2001828452, "PaperTitle": "energy efficient scheduling for memory intensive gpgpu workloads", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaist": 3.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Design and evaluation of fine-grained power-gating for embedded microprocessors.", "DBLP authors": ["Masaaki Kondo", "Hiroaki Kobayashi", "Ryuichi Sakamoto", "Motoki Wada", "Jun Tsukamoto", "Mitaro Namiki", "Weihan Wang", "Hideharu Amano", "Kensaku Matsunaga", "Masaru Kudo", "Kimiyoshi Usami", "Toshiya Komoda", "Hiroshi Nakamura"], "year": 2014, "MAG papers": [{"PaperId": 2055173572, "PaperTitle": "design and evaluation of fine grained power gating for embedded microprocessors", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"shibaura institute of technology": 3.0, "keio university": 2.0, "university of tokyo": 8.0}}], "source": "ES"}, {"DBLP title": "System-level design methodology enabling fast development of baseband MP-SoC for 4G small cell base station.", "DBLP authors": ["Shan Tang", "Ziyuan Zhu", "Yongtao Su"], "year": 2014, "MAG papers": [{"PaperId": 2035059405, "PaperTitle": "system level design methodology enabling fast development of baseband mp soc for 4g small cell base station", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Using guided local search for adaptive resource reservation in large-scale embedded systems.", "DBLP authors": ["Timon D. ter Braak"], "year": 2014, "MAG papers": [{"PaperId": 1987056038, "PaperTitle": "using guided local search for adaptive resource reservation in large scale embedded systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of twente": 1.0}}], "source": "ES"}, {"DBLP title": "Software-based Pauli tracking in fault-tolerant quantum circuits.", "DBLP authors": ["Alexandru Paler", "Simon J. Devitt", "Kae Nemoto", "Ilia Polian"], "year": 2014, "MAG papers": [{"PaperId": 2087987146, "PaperTitle": "software based pauli tracking in fault tolerant quantum circuits", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "Chameleon: Channel efficient Optical Network-on-Chip.", "DBLP authors": ["S\u00e9bastien Le Beux", "Hui Li", "Ian O&aposConnor", "Kazem Cheshmi", "Xuchen Liu", "Jelena Trajkovic", "Gabriela Nicolescu"], "year": 2014, "MAG papers": [{"PaperId": 1978648494, "PaperTitle": "chameleon channel efficient optical network on chip", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ecole centrale de lyon": 4.0, "concordia university": 2.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "DBLP authors": ["Luca Ramini", "Alberto Ghiribaldi", "Paolo Grani", "Sandro Bartolini", "Herv\u00e9 Tatenguem Fankem", "Davide Bertozzi"], "year": 2014, "MAG papers": [{"PaperId": 1969405477, "PaperTitle": "assessing the energy break even point between an optical noc architecture and an aggressive electronic baseline", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of ferrara": 4.0, "university of siena": 2.0}}], "source": "ES"}, {"DBLP title": "Resource optimization for CSDF-modeled streaming applications with latency constraints.", "DBLP authors": ["Di Liu", "Jelena Spasic", "Jiali Teddy Zhai", "Todor P. Stefanov", "Gang Chen"], "year": 2014, "MAG papers": [{"PaperId": 2064806120, "PaperTitle": "resource optimization for csdf modeled streaming applications with latency constraints", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ludwig maximilian university of munich": 1.0, "leiden university": 4.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges.", "DBLP authors": ["Walter M. Weber", "Jens Trommer", "Matthias Grube", "Andre Heinzig", "Markus K\u00f6nig", "Thomas Mikolajick"], "year": 2014, "MAG papers": [{"PaperId": 2057656873, "PaperTitle": "reconfigurable silicon nanowire devices and circuits opportunities and challenges", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient high-sigma yield analysis for high dimensional problems.", "DBLP authors": ["Moning Zhang", "Zuochang Ye", "Yan Wang"], "year": 2014, "MAG papers": [{"PaperId": 2171858610, "PaperTitle": "efficient high sigma yield analysis for high dimensional problems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Acceptance and random generation of event sequences under real time calculus constraints.", "DBLP authors": ["Kajori Banerjee", "Pallab Dasgupta"], "year": 2014, "MAG papers": [{"PaperId": 2040615765, "PaperTitle": "acceptance and random generation of event sequences under real time calculus constraints", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "EDA tools trust evaluation through security property proofs.", "DBLP authors": ["Yier Jin"], "year": 2014, "MAG papers": [{"PaperId": 2051218841, "PaperTitle": "eda tools trust evaluation through security property proofs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Protocol attacks on advanced PUF protocols and countermeasures.", "DBLP authors": ["Marten van Dijk", "Ulrich R\u00fchrmair"], "year": 2014, "MAG papers": [{"PaperId": 2049555316, "PaperTitle": "protocol attacks on advanced puf protocols and countermeasures", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of standard cell based detailed placement for 16 nm FinFET process.", "DBLP authors": ["Yuelin Du", "Martin D. F. Wong"], "year": 2014, "MAG papers": [{"PaperId": 2110436374, "PaperTitle": "optimization of standard cell based detailed placement for 16 nm finfet process", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient simulation and modelling of non-rectangular NoC topologies.", "DBLP authors": ["Ji Qi", "Mark Zwolinski"], "year": 2014, "MAG papers": [{"PaperId": 2160963877, "PaperTitle": "efficient simulation and modelling of non rectangular noc topologies", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "DBLP authors": ["Eberle A. Rambo", "Alexander Tschiene", "Jonas Diemer", "Leonie Ahrendts", "Rolf Ernst"], "year": 2014, "MAG papers": [{"PaperId": 2047000204, "PaperTitle": "failure analysis of a network on chip for real time mixed critical systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Pass-XNOR logic: A new logic style for P-N junction based graphene circuits.", "DBLP authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2014, "MAG papers": [{"PaperId": 2010643130, "PaperTitle": "pass xnor logic a new logic style for p n junction based graphene circuits", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards verifying determinism of SystemC designs.", "DBLP authors": ["Hoang Minh Le", "Rolf Drechsler"], "year": 2014, "MAG papers": [{"PaperId": 2075963488, "PaperTitle": "towards verifying determinism of systemc designs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient temperature-gradient based burn-in technique for 3D stacked ICs.", "DBLP authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"], "year": 2014, "MAG papers": [{"PaperId": 2004163118, "PaperTitle": "an efficient temperature gradient based burn in technique for 3d stacked ics", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "ICE: Inline calibration for memristor crossbar-based computing engine.", "DBLP authors": ["Boxun Li", "Yu Wang", "Yiran Chen", "Hai (Helen) Li", "Huazhong Yang"], "year": 2014, "MAG papers": [{"PaperId": 2008781847, "PaperTitle": "ice inline calibration for memristor crossbar based computing engine", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"tsinghua university": 3.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2007256736, "PaperTitle": "dsvm energy efficient distributed scratchpad video memory architecture for the next generation high efficiency video coding", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of rio grande": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient reliable PUF-based cryptographic key generator in 65nm CMOS.", "DBLP authors": ["Mudit Bhargava", "Ken Mai"], "year": 2014, "MAG papers": [{"PaperId": 1971935236, "PaperTitle": "an efficient reliable puf based cryptographic key generator in 65nm cmos", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 98, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Ambient variation-tolerant and inter components aware thermal management for mobile system on chips.", "DBLP authors": ["Francesco Paterna", "Joe Zanotelli", "Tajana Simunic Rosing"], "year": 2014, "MAG papers": [{"PaperId": 2025415803, "PaperTitle": "ambient variation tolerant and inter components aware thermal management for mobile system on chips", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"qualcomm": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Complementary resistive switch based stateful logic operations using material implication.", "DBLP authors": ["Yuanfan Yang", "Jimson Mathew", "Dhiraj K. Pradhan", "Marco Ottavi", "Salvatore Pontarelli"], "year": 2014, "MAG papers": [{"PaperId": 2072804543, "PaperTitle": "complementary resistive switch based stateful logic operations using material implication", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bristol": 3.0, "sapienza university of rome": 2.0}}], "source": "ES"}, {"DBLP title": "System integration - The bridge between More than Moore and More Moore.", "DBLP authors": ["Andy Heinig", "Manfred Dietrich", "Andreas Herkersdorf", "Felix Miller", "Thomas Wild", "Kai Hahn", "Armin Gr\u00fcnewald", "Rainer Br\u00fcck", "Steffen Krohnert", "Jochen Reisinger"], "year": 2014, "MAG papers": [{"PaperId": 2000423265, "PaperTitle": "system integration the bridge between more than moore and more moore", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"folkwang university of the arts": 3.0}}], "source": "ES"}, {"DBLP title": "Trade-offs in execution signature compression for reliable processor systems.", "DBLP authors": ["Jonah Caplan", "Maria Isabel Mera", "Peter A. Milder", "Brett H. Meyer"], "year": 2014, "MAG papers": [{"PaperId": 2089895929, "PaperTitle": "trade offs in execution signature compression for reliable processor systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stony brook university": 2.0, "mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic.", "DBLP authors": ["Swarup Bhunia", "Vaishnavi Ranganathan", "Tina He", "Srihari Rajgopal", "Rui Yang", "Mehran Mehregany", "Philip X.-L. Feng"], "year": 2014, "MAG papers": [{"PaperId": 2126297758, "PaperTitle": "toward ultralow power computing at exteme with silicon carbide sic nanoelectromechanical logic", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"case western reserve university": 7.0}}], "source": "ES"}, {"DBLP title": "Semi-symbolic analysis of mixed-signal systems including discontinuities.", "DBLP authors": ["Carna Radojicic", "Christoph Grimm", "Javier Moreno", "Xiao Pan"], "year": 2014, "MAG papers": [{"PaperId": 2055726753, "PaperTitle": "semi symbolic analysis of mixed signal systems including discontinuities", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaiserslautern university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Partial witnesses from preprocessed quantified Boolean formulas.", "DBLP authors": ["Martina Seidl", "Robert K\u00f6nighofer"], "year": 2014, "MAG papers": [{"PaperId": 2068976887, "PaperTitle": "partial witnesses from preprocessed quantified boolean formulas", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"graz university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Automated system testing using dynamic and resource restricted clients.", "DBLP authors": ["Mirko Caspar", "Mirko Lippmann", "Wolfram Hardt"], "year": 2014, "MAG papers": [{"PaperId": 2071539954, "PaperTitle": "automated system testing using dynamic and resource restricted clients", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatic specification granularity tuning for design space exploration.", "DBLP authors": ["Jiaxing Zhang", "Gunar Schirner"], "year": 2014, "MAG papers": [{"PaperId": 2161677490, "PaperTitle": "automatic specification granularity tuning for design space exploration", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Image progressive acquisition for hardware systems.", "DBLP authors": ["Jianxiong Liu", "Christos-Savvas Bouganis", "Peter Y. K. Cheung"], "year": 2014, "MAG papers": [{"PaperId": 2101905268, "PaperTitle": "image progressive acquisition for hardware systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Stochastic analysis of Bubble Razor.", "DBLP authors": ["Guowei Zhang", "Peter A. Beerel"], "year": 2014, "MAG papers": [{"PaperId": 2038990882, "PaperTitle": "stochastic analysis of bubble razor", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Clock-modulation based watermark for protection of embedded processors.", "DBLP authors": ["Jedrzej Kufel", "Peter R. Wilson", "Stephen Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough", "James Myers"], "year": 2014, "MAG papers": [{"PaperId": 2045853632, "PaperTitle": "clock modulation based watermark for protection of embedded processors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Unified, ultra compact, quadratic power proxies for multi-core processors.", "DBLP authors": ["Muhammad Yasin", "Anas Shahrour", "Ibrahim Abe M. Elfadel"], "year": 2014, "MAG papers": [{"PaperId": 2070160583, "PaperTitle": "unified ultra compact quadratic power proxies for multi core processors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"masdar institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "DBLP authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"], "year": 2014, "MAG papers": [{"PaperId": 2039914327, "PaperTitle": "an adaptive transmitting power technique for energy efficient mm wave wireless nocs", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of catania": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "DBLP authors": ["Yanchen Long", "Zhonghai Lu", "Xiaolang Yan"], "year": 2014, "MAG papers": [{"PaperId": 2024448739, "PaperTitle": "analysis and evaluation of per flow delay bound for multiplexing models", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"royal institute of technology": 1.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "DBLP authors": ["Syed Rameez Naqvi", "Andreas Steininger"], "year": 2014, "MAG papers": [{"PaperId": 1976000862, "PaperTitle": "a tree arbiter cell for high speed resource sharing in asynchronous environments", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "On GPU bus power reduction with 3D IC technologies.", "DBLP authors": ["Young-Joon Lee", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2087985451, "PaperTitle": "on gpu bus power reduction with 3d ic technologies", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Write-once-memory-code phase change memory.", "DBLP authors": ["Jiayin Li", "Kartik Mohanram"], "year": 2014, "MAG papers": [{"PaperId": 2035575158, "PaperTitle": "write once memory code phase change memory", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Tightening BDD-based approximate reachability with SAT-based clause generalization\u2217.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Pasini", "Stefano Quer", "Danilo Vendraminetto"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "DBLP authors": ["Marta Ort\u00edn", "Dar\u00edo Su\u00e1rez Gracia", "Mar\u00eda Villarroya-Gaud\u00f3", "Cruz Izu", "V\u00edctor Vi\u00f1als"], "year": 2014, "MAG papers": [{"PaperId": 2029212007, "PaperTitle": "dynamic construction of circuits for reactive traffic in homogeneous cmps", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of zaragoza": 4.0, "university of adelaide": 1.0}}], "source": "ES"}, {"DBLP title": "An effective approach to automatic functional processor test generation for small-delay faults.", "DBLP authors": ["Andreas Riefert", "Lyl M. Ciganda", "Matthias Sauer", "Paolo Bernardi", "Matteo Sonza Reorda", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 1992204614, "PaperTitle": "an effective approach to automatic functional processor test generation for small delay faults", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of freiburg": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation.", "DBLP authors": ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "year": 2014, "MAG papers": [{"PaperId": 1998915140, "PaperTitle": "efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"massachusetts institute of technology": 3.0, "pdf solutions": 2.0, "masdar institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability-aware mapping optimization of multi-core systems with mixed-criticality.", "DBLP authors": ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2086069480, "PaperTitle": "reliability aware mapping optimization of multi core systems with mixed criticality", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"chonbuk national university": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors.", "DBLP authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2014, "MAG papers": [{"PaperId": 2025413804, "PaperTitle": "darp dynamically adaptable resilient pipeline design in microprocessors", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Mask-cost-aware ECO routing\u2217.", "DBLP authors": ["Hsi-An Chien", "Zhen-Yu Peng", "Yun-Ru Wu", "Ting-Hsiung Wang", "Hsin-Chang Lin", "Chi-Feng Wu", "Ting-Chi Wang"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip.", "DBLP authors": ["Francesco Beneventi", "Andrea Bartolini", "Pascal Vivet", "Denis Dutoit", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2079856672, "PaperTitle": "thermal analysis and model identification techniques for a logic wideio stacked dram test chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Analyzing and eliminating the causes of fault sensitivity analysis.", "DBLP authors": ["Nahid Farhady Ghalaty", "Aydin Aysu", "Patrick Schaumont"], "year": 2014, "MAG papers": [{"PaperId": 2061729687, "PaperTitle": "analyzing and eliminating the causes of fault sensitivity analysis", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Contention aware frequency scaling on CMPs with guaranteed quality of service.", "DBLP authors": ["Hao Shen", "Qinru Qiu"], "year": 2014, "MAG papers": [{"PaperId": 2071785013, "PaperTitle": "contention aware frequency scaling on cmps with guaranteed quality of service", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"syracuse university": 2.0}}], "source": "ES"}, {"DBLP title": "Mapping mixed-criticality applications on multi-core architectures.", "DBLP authors": ["Georgia Giannopoulou", "Nikolay Stoimenov", "Pengcheng Huang", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2079691718, "PaperTitle": "mapping mixed criticality applications on multi core architectures", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Library-based scalable refinement checking for contract-based design.", "DBLP authors": ["Antonio Iannopollo", "Pierluigi Nuzzo", "Stavros Tripakis", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "MAG papers": [{"PaperId": 2118244677, "PaperTitle": "library based scalable refinement checking for contract based design", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "A self-propagating wakeup mechanism for point-to-point networks with partial network support.", "DBLP authors": ["Jan R. Seyler", "Thilo Streichert", "Juri Warkentin", "Matthias Spagele", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "MAG papers": [{"PaperId": 2020774838, "PaperTitle": "a self propagating wakeup mechanism for point to point networks with partial network support", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of erlangen nuremberg": 2.0, "mercedes benz": 4.0}}], "source": "ES"}, {"DBLP title": "A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os.", "DBLP authors": ["Sih-Sian Wu", "Kanwen Wang", "Sai Manoj Pudukotai Dinakarrao", "Tsung-Yi Ho", "Mingbin Yu", "Hao Yu"], "year": 2014, "MAG papers": [{"PaperId": 2067880750, "PaperTitle": "a thermal resilient integration of many core microprocessors and main memory by 2 5d tsi i os", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national cheng kung university": 1.0, "nanyang technological university": 4.0, "agency for science technology and research": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient analysis of variability impact on interconnect lines and resistor networks.", "DBLP authors": ["Jorge Fernandez Villena", "L. Miguel Silveira"], "year": 2014, "MAG papers": [{"PaperId": 2049329706, "PaperTitle": "efficient analysis of variability impact on interconnect lines and resistor networks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "A low-cost radiation hardened flip-flop.", "DBLP authors": ["Yang Lin", "Mark Zwolinski", "Basel Halak"], "year": 2014, "MAG papers": [{"PaperId": 2075680480, "PaperTitle": "a low cost radiation hardened flip flop", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable liveness verification for communication fabrics.", "DBLP authors": ["Sebastiaan J. C. Joosten", "Julien Schmaltz"], "year": 2014, "MAG papers": [{"PaperId": 2096238004, "PaperTitle": "scalable liveness verification for communication fabrics", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"open university": 2.0}}], "source": "ES"}, {"DBLP title": "Nostradamus: Low-cost hardware-only error detection for processor cores.", "DBLP authors": ["Ralph Nathan", "Daniel J. Sorin"], "year": 2014, "MAG papers": [{"PaperId": 1969607482, "PaperTitle": "nostradamus low cost hardware only error detection for processor cores", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms.", "DBLP authors": ["Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "year": 2014, "MAG papers": [{"PaperId": 2163128460, "PaperTitle": "extending lifetime of battery powered coarse grained reconfigurable computing platforms", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Attack-resilient sensor fusion.", "DBLP authors": ["Radoslav Ivanov", "Miroslav Pajic", "Insup Lee"], "year": 2014, "MAG papers": [{"PaperId": 2029526705, "PaperTitle": "attack resilient sensor fusion", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "The energy benefit of level-crossing sampling including the actuator's energy consumption.", "DBLP authors": ["Burkhard Hensel", "Klaus Kabitzsch"], "year": 2014, "MAG papers": [{"PaperId": 1965883895, "PaperTitle": "the energy benefit of level crossing sampling including the actuator s energy consumption", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ASLAN: Synthesis of approximate sequential circuits.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 1988290377, "PaperTitle": "aslan synthesis of approximate sequential circuits", "Year": 2014, "CitationCount": 79, "EstimatedCitation": 116, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Kevin J. Chen", "Xiaowen Wu", "Zhehui Wang"], "year": 2014, "MAG papers": [{"PaperId": 2042361594, "PaperTitle": "characterizing power delivery systems with on off chip voltage regulators for many core processors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"hong kong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Sigma-delta testability for pipeline A/D converters.", "DBLP authors": ["Antonio J. Gin\u00e9s", "Gildas L\u00e9ger"], "year": 2014, "MAG papers": [{"PaperId": 2146788382, "PaperTitle": "sigma delta testability for pipeline a d converters", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Rewiring for threshold logic circuit minimization.", "DBLP authors": ["Chia-Chun Lin", "Chun-Yao Wang", "Yung-Chih Chen", "Ching-Yi Huang"], "year": 2014, "MAG papers": [{"PaperId": 2043245762, "PaperTitle": "rewiring for threshold logic circuit minimization", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national tsing hua university": 3.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Test and non-test cubes for diagnostic test generation based on merging of test cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 1972545198, "PaperTitle": "test and non test cubes for diagnostic test generation based on merging of test cubes", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads?", "DBLP authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Rob Aitken", "Antun Domic", "Manfred Horstmann", "Robert Hum", "Philippe Magarshack"], "year": 2014, "MAG papers": [{"PaperId": 2138553963, "PaperTitle": "panel emerging vs established technologies a two sphinxes riddle at the crossroads", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "mentor graphics": 1.0, "synopsys": 2.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations.", "DBLP authors": ["Yang Song", "Sai Manoj Pudukotai Dinakarrao", "Hao Yu"], "year": 2014, "MAG papers": [{"PaperId": 2005711196, "PaperTitle": "zonotope based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple interval valued parameter variations", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Cost-effective decap selection for beyond die power integrity.", "DBLP authors": ["Yi-En Chen", "Tu-Hsiung Tsai", "Shi-Hao Chen", "Hung-Ming Chen"], "year": 2014, "MAG papers": [{"PaperId": 1964059347, "PaperTitle": "cost effective decap selection for beyond die power integrity", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 3.0, "global unichip corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "DBLP authors": ["Paul Wettin", "Jacob Murray", "Ryan Gary Kim", "Xinmin Yu", "Partha Pratim Pande", "Deuk Hyoun Heo"], "year": 2014, "MAG papers": [{"PaperId": 1991303187, "PaperTitle": "performance evaluation of wireless nocs in presence of irregular network routing strategies", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"washington state university": 6.0}}], "source": "ES"}, {"DBLP title": "Flexible and scalable implementation of H.264/AVC encoder for multiple resolutions using ASIPs.", "DBLP authors": ["Hong Chinh Doan", "Haris Javaid", "Sri Parameswaran"], "year": 2014, "MAG papers": [{"PaperId": 1967356818, "PaperTitle": "flexible and scalable implementation of h 264 avc encoder for multiple resolutions using asips", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "A universal symmetry detection algorithm.", "DBLP authors": ["Peter M. Maurer"], "year": 2014, "MAG papers": [{"PaperId": 1973847641, "PaperTitle": "a universal symmetry detection algorithm", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"baylor university": 1.0}}], "source": "ES"}, {"DBLP title": "Power modeling and analysis in early design phases.", "DBLP authors": ["Bernhard Fischer", "Christian Cech", "Hannes Muhr"], "year": 2014, "MAG papers": [{"PaperId": 2003084619, "PaperTitle": "power modeling and analysis in early design phases", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"siemens": 3.0}}], "source": "ES"}, {"DBLP title": "Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs.", "DBLP authors": ["Kitae Park", "Geunho Kim", "Taewhan Kim"], "year": 2014, "MAG papers": [{"PaperId": 1995647531, "PaperTitle": "mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Programmable decoder and shadow threads: Tolerate remote code injection exploits with diversified redundancy.", "DBLP authors": ["Ziyi Liu", "Weidong Shi", "Shouhuai Xu", "Zhiqiang Lin"], "year": 2014, "MAG papers": [{"PaperId": 2092913917, "PaperTitle": "programmable decoder and shadow threads tolerate remote code injection exploits with diversified redundancy", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of houston": 2.0, "university of texas at dallas": 1.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Automating data reuse in High-Level Synthesis.", "DBLP authors": ["Wim Meeus", "Dirk Stroobandt"], "year": 2014, "MAG papers": [{"PaperId": 2001139258, "PaperTitle": "automating data reuse in high level synthesis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Bias Temperature Instability analysis of FinFET based SRAM cells.", "DBLP authors": ["Seyab Khan", "Innocent Agbo", "Said Hamdioui", "Halil Kukner", "Ben Kaczer", "Praveen Raghavan", "Francky Catthoor"], "year": 2014, "MAG papers": [{"PaperId": 1997825961, "PaperTitle": "bias temperature instability analysis of finfet based sram cells", "Year": 2014, "CitationCount": 44, "EstimatedCitation": 58, "Affiliations": {"katholieke universiteit leuven": 4.0, "delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A constraint-based design space exploration framework for real-time applications on MPSoCs.", "DBLP authors": ["Kathrin Rosvall", "Ingo Sander"], "year": 2014, "MAG papers": [{"PaperId": 1963817896, "PaperTitle": "a constraint based design space exploration framework for real time applications on mpsocs", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatic generation of custom SIMD instructions for Superword Level Parallelism.", "DBLP authors": ["Taemin Kim", "Yatin Hoskote"], "year": 2014, "MAG papers": [{"PaperId": 2082875307, "PaperTitle": "automatic generation of custom simd instructions for superword level parallelism", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "ARO-PUF: An aging-resistant ring oscillator PUF design.", "DBLP authors": ["Md. Tauhidur Rahman", "Domenic Forte", "Jim Fahrny", "Mohammad Tehranipoor"], "year": 2014, "MAG papers": [{"PaperId": 2056378733, "PaperTitle": "aro puf an aging resistant ring oscillator puf design", "Year": 2014, "CitationCount": 64, "EstimatedCitation": 92, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli", "Cristiana Bolchini", "Antonio Miele"], "year": 2014, "MAG papers": [{"PaperId": 2047531244, "PaperTitle": "combined dvfs and mapping exploration for lifetime and soft error susceptibility improvement in mpsocs", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 73, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Energy efficient MIMO processing: A case study of opportunistic run-time approximations.", "DBLP authors": ["David Novo", "Nazanin Farahpour", "Paolo Ienne", "Ubaid Ahmad", "Francky Catthoor"], "year": 2014, "MAG papers": [{"PaperId": 2114956821, "PaperTitle": "energy efficient mimo processing a case study of opportunistic run time approximations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole normale superieure": 3.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal management of manycore systems with silicon-photonic networks.", "DBLP authors": ["Tiansheng Zhang", "Jos\u00e9 L. Abell\u00e1n", "Ajay Joshi", "Ayse K. Coskun"], "year": 2014, "MAG papers": [{"PaperId": 2004160594, "PaperTitle": "thermal management of manycore systems with silicon photonic networks", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"boston university": 4.0}}], "source": "ES"}, {"DBLP title": "Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs.", "DBLP authors": ["Meng-Ling Tsai", "Yi-Jung Chen", "Yi-Ting Chen", "Ru-Hua Chang"], "year": 2014, "MAG papers": [{"PaperId": 1970563679, "PaperTitle": "scenario aware data placement and memory area allocation for multi processor system on chips with reconfigurable 3d stacked srams", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chi nan university": 4.0}}], "source": "ES"}, {"DBLP title": "Design-for-debug routing for FIB probing.", "DBLP authors": ["Chia-Yi Lee", "Tai-Hung Li", "Tai-Chen Chen"], "year": 2014, "MAG papers": [{"PaperId": 2010507413, "PaperTitle": "design for debug routing for fib probing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform.", "DBLP authors": ["Woojoo Lee", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 1966988168, "PaperTitle": "vrcon dynamic reconfiguration of voltage regulators in a multicore platform", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal dimensioning of active cell balancing architectures.", "DBLP authors": ["Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Martin Lukasiewycz", "Matthias Kauer", "Samarjit Chakraborty"], "year": 2014, "MAG papers": [{"PaperId": 2033242303, "PaperTitle": "optimal dimensioning of active cell balancing architectures", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-variant-based design space exploration for automotive embedded systems.", "DBLP authors": ["Sebastian Graf", "Michael Gla\u00df", "J\u00fcrgen Teich", "Christoph Lauer"], "year": 2014, "MAG papers": [{"PaperId": 2036529651, "PaperTitle": "multi variant based design space exploration for automotive embedded systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of erlangen nuremberg": 3.0, "audi": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "DBLP authors": ["Ammar Karkar", "Nizar Dahir", "Ra&aposed Al-Dujaily", "Kenneth Tong", "Terrence S. T. Mak", "Alex Yakovlev"], "year": 2014, "MAG papers": [{"PaperId": 2020081716, "PaperTitle": "hybrid wire surface wave architecture for one to many communication in networks on chip", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"the chinese university of hong kong": 1.0, "newcastle university": 3.0, "university of kufa": 1.0}}], "source": "ES"}, {"DBLP title": "Transient errors resiliency analysis technique for automotive safety critical applications.", "DBLP authors": ["Sujan Pandey", "Bart Vermeulen"], "year": 2014, "MAG papers": [{"PaperId": 2090965727, "PaperTitle": "transient errors resiliency analysis technique for automotive safety critical applications", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Towards the formal analysis of microresonators based photonic systems.", "DBLP authors": ["Umair Siddique", "Sofi\u00e8ne Tahar"], "year": 2014, "MAG papers": [{"PaperId": 1966279811, "PaperTitle": "towards the formal analysis of microresonators based photonic systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"concordia university": 2.0}}], "source": "ES"}, {"DBLP title": "An activity-sensitive contention delay model for highly efficient deterministic full-system simulations.", "DBLP authors": ["Shu-Yung Chen", "Chien-Hao Chen", "Ren-Song Tsay"], "year": 2014, "MAG papers": [{"PaperId": 1987921229, "PaperTitle": "an activity sensitive contention delay model for highly efficient deterministic full system simulations", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks.", "DBLP authors": ["Athanasios Papadimitriou", "David H\u00e9ly", "Vincent Beroulle", "Paolo Maistri", "R\u00e9gis Leveugle"], "year": 2014, "MAG papers": [{"PaperId": 1975427173, "PaperTitle": "a multiple fault injection methodology based on cone partitioning towards rtl modeling of laser attacks", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"grenoble institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-based fast exploration of cache hierarchies in application specific MPSoCs.", "DBLP authors": ["Isuru Nawinne", "Josef Schneider", "Haris Javaid", "Sri Parameswaran"], "year": 2014, "MAG papers": [{"PaperId": 2000497415, "PaperTitle": "hardware based fast exploration of cache hierarchies in application specific mpsocs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of new south wales": 4.0}}], "source": "ES"}, {"DBLP title": "A logic integrated optimal pin-count design for digital microfluidic biochips.", "DBLP authors": ["Trung Anh Dinh", "Shigeru Yamashita", "Tsung-Yi Ho"], "year": 2014, "MAG papers": [{"PaperId": 2059557340, "PaperTitle": "a logic integrated optimal pin count design for digital microfluidic biochips", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ritsumeikan university": 2.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Word-line power supply selector for stability improvement of embedded SRAMs in high reliability applications.", "DBLP authors": ["Bartomeu Alorda", "Cristian Carmona", "Sebasti\u00e0 A. Bota"], "year": 2014, "MAG papers": [{"PaperId": 1979280283, "PaperTitle": "word line power supply selector for stability improvement of embedded srams in high reliability applications", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Emulation-based robustness assessment for automotive smart-power ICs.", "DBLP authors": ["Manuel Harrant", "Thomas Nirmaier", "J\u00e9r\u00f4me Kirscher", "Christoph Grimm", "Georg Pelz"], "year": 2014, "MAG papers": [{"PaperId": 2058780604, "PaperTitle": "emulation based robustness assessment for automotive smart power ics", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking.", "DBLP authors": ["Paula Aguilera", "Jungseob Lee", "Amin Farmahini Farahani", "Katherine Morrow", "Michael J. Schulte", "Nam Sung Kim"], "year": 2014, "MAG papers": [{"PaperId": 2064138772, "PaperTitle": "process variation aware workload partitioning algorithms for gpus supporting spatial multitasking", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of wisconsin madison": 5.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Mode-Controlled Dataflow based modeling & analysis of a 4G-LTE receiver.", "DBLP authors": ["Hrishikesh Salunkhe", "Orlando Moreira", "Kees van Berkel"], "year": 2014, "MAG papers": [{"PaperId": 2056398726, "PaperTitle": "mode controlled dataflow based modeling analysis of a 4g lte receiver", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "Substituting transition faults with path delay faults as a basic delay fault model.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "MAG papers": [{"PaperId": 2039111151, "PaperTitle": "substituting transition faults with path delay faults as a basic delay fault model", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "FEPMA: Fine-grained event-driven power meter for android smartphones based on device driver layer event monitoring.", "DBLP authors": ["Kitae Kim", "Donghwa Shin", "Qing Xie", "Yanzhi Wang", "Massoud Pedram", "Naehyuck Chang"], "year": 2014, "MAG papers": [{"PaperId": 2001597367, "PaperTitle": "fepma fine grained event driven power meter for android smartphones based on device driver layer event monitoring", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southern california": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Timing analysis of First-Come First-Served scheduled interval-timed Directed Acyclic Graphs.", "DBLP authors": ["Raymond Frijns", "Shreya Adyanthaya", "Sander Stuijk", "Jeroen Voeten", "Marc C. W. Geilen", "Ramon R. H. Schiffelers", "Henk Corporaal"], "year": 2014, "MAG papers": [{"PaperId": 2021352882, "PaperTitle": "timing analysis of first come first served scheduled interval timed directed acyclic graphs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 7.0}}], "source": "ES"}, {"DBLP title": "A cross-level verification methodology for digital IPs augmented with embedded timing monitors.", "DBLP authors": ["Valerio Guarnieri", "Massimo Petricca", "Alessandro Sassone", "Sara Vinco", "Nicola Bombieri", "Franco Fummi", "Enrico Macii", "Massimo Poncino"], "year": 2014, "MAG papers": [{"PaperId": 1994812506, "PaperTitle": "a cross level verification methodology for digital ips augmented with embedded timing monitors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Implementation issues in the hierarchical composition of performance models of analog circuits.", "DBLP authors": ["Manuel Velasco-Jimenez", "Rafael Castro-L\u00f3pez", "Elisenda Roca", "Francisco V. Fern\u00e1ndez"], "year": 2014, "MAG papers": [{"PaperId": 1999721897, "PaperTitle": "implementation issues in the hierarchical composition of performance models of analog circuits", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "WCET-Centric dynamic instruction cache locking.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2014, "MAG papers": [{"PaperId": 2086296481, "PaperTitle": "wcet centric dynamic instruction cache locking", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"national university of singapore": 2.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Improving hamiltonian-based routing methods for on-chip networks: A turn model approach.", "DBLP authors": ["Poona Bahrebar", "Dirk Stroobandt"], "year": 2014, "MAG papers": [{"PaperId": 2144532607, "PaperTitle": "improving hamiltonian based routing methods for on chip networks a turn model approach", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Code generation for embedded heterogeneous architectures on android.", "DBLP authors": ["Richard Membarth", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2014, "MAG papers": [{"PaperId": 2037089143, "PaperTitle": "code generation for embedded heterogeneous architectures on android", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors.", "DBLP authors": ["Pratyush Kumar", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"], "year": 2014, "MAG papers": [{"PaperId": 2087388118, "PaperTitle": "coolip simple yet effective job allocation for distributed thermally throttled processors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Key-recovery attacks on various RO PUF constructions via helper data manipulation.", "DBLP authors": ["Jeroen Delvaux", "Ingrid Verbauwhede"], "year": 2014, "MAG papers": [{"PaperId": 2007459082, "PaperTitle": "key recovery attacks on various ro puf constructions via helper data manipulation", "Year": 2014, "CitationCount": 43, "EstimatedCitation": 52, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "System-level scheduling of real-time streaming applications using a semi-partitioned approach.", "DBLP authors": ["Emanuele Cannella", "Mohamed Bamakhrama", "Todor P. Stefanov"], "year": 2014, "MAG papers": [{"PaperId": 2035500174, "PaperTitle": "system level scheduling of real time streaming applications using a semi partitioned approach", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"leiden university": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal management of batteries using a hybrid supercapacitor architecture.", "DBLP authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"], "year": 2014, "MAG papers": [{"PaperId": 2054755539, "PaperTitle": "thermal management of batteries using a hybrid supercapacitor architecture", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cross-correlation of specification and RTL for soft IP analysis.", "DBLP authors": ["Bhanu Pratap Singh", "Arunprasath Shankar", "Francis G. Wolff", "Christos A. Papachristou", "Daniel J. Weyer", "Steve Clay"], "year": 2014, "MAG papers": [{"PaperId": 2164583113, "PaperTitle": "cross correlation of specification and rtl for soft ip analysis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"rockwell automation": 2.0, "case western reserve university": 4.0}}], "source": "ES"}]