{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 12,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "9B1LAFuT7Y-b",
        "outputId": "38d57ebd-43e4-49f2-deac-851f3afcfdea"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (2.16.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.12.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.10.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.13.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.12.3)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.2)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.15.0)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.11)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2026.1.4)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.41.4 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.41.4)\n",
            "Requirement already satisfied: typing-inspection>=0.4.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.2)\n",
            "Hit:1 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease\n",
            "Hit:2 https://cli.github.com/packages stable InRelease\n",
            "Hit:3 http://security.ubuntu.com/ubuntu jammy-security InRelease\n",
            "Hit:4 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Hit:5 https://r2u.stat.illinois.edu/ubuntu jammy InRelease\n",
            "Hit:6 http://archive.ubuntu.com/ubuntu jammy-updates InRelease\n",
            "Hit:7 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease\n",
            "Hit:8 http://archive.ubuntu.com/ubuntu jammy-backports InRelease\n",
            "Hit:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 53 not upgraded.\n"
          ]
        }
      ],
      "source": [
        "!pip install openai\n",
        "\n",
        "!apt-get update\n",
        "!apt-get install -y iverilog"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt = '''\n",
        "Please design a Verilog module for a sequence detector that meets the following specifications, incorporating a new 'enable' feature:\n",
        "\n",
        "1. Interface:\n",
        "   - Inputs: clk (pos-edge), reset_n (active-low, synchronous), en (1-bit enable), and data (3-bit wide: [2:0] data).\n",
        "   - Output: sequence_found (1-bit, asserted high for one clock cycle only when the full sequence is matched).\n",
        "\n",
        "2. Functional Logic (Spec Change):\n",
        "   - The module must detect this sequence: 3'b001, 3'b101, 3'b110, 3'b000, 3'b110, 3'b110, 3'b011, 3'b101.\n",
        "   - Requirement: The FSM should only advance to the next state if 'en' is HIGH. If 'en' is LOW, the FSM must remain in its current state, regardless of the 'data' input.\n",
        "   - Use a Mealy FSM approach to ensure 'sequence_found' triggers in the same cycle as the last matching data when 'en' is active.\n",
        "\n",
        "3. Testbench Requirements (Update Testbench):\n",
        "   - Name the testbench 'sequence_detector_tb'.\n",
        "   - IMPORTANT: Use a 'reg' variable (e.g., 'found_pulse_latched') to capture if 'sequence_found' ever becomes HIGH during the entire simulation.\n",
        "   - All signal driving MUST be synchronized to the clock using '@(posedge clk); #1;'.\n",
        "   - Initial Setup: Reset the system for at least 2 cycles.\n",
        "   - The Test Sequence:\n",
        "     1. Feed the first 4 correct patterns.\n",
        "     2. Set 'en = 0' for exactly 2 cycles while providing the 5th pattern (3'b110).\n",
        "     3. Set 'en = 1' and finish the remaining sequence.\n",
        "   - Verification Logic:\n",
        "     - Use a separate 'always' block to latch the success: if (sequence_found) found_pulse_latched = 1;\n",
        "     - At the end of the simulation, check this latched variable.\n",
        "     - If it is 1, print \"All test cases pass!\". Otherwise, print \"FAIL\".\n",
        "   - Ensure the simulation runs long enough (e.g., extra 5 cycles after the last data) before the final check.\n",
        "   '''"
      ],
      "metadata": {
        "id": "7tr7ewq6qiNm"
      },
      "execution_count": 19,
      "outputs": []
    },
    {
      "cell_type": "code",
      "execution_count": 20,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "tDJDuex7xY1R",
        "outputId": "16a4f5a9-087e-443d-d2d6-e47e4644c286"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r100  2114  100  2114    0     0  10367      0 --:--:-- --:--:-- --:--:-- 10413\n"
          ]
        }
      ],
      "source": [
        "! mkdir -p sequence_detector\n",
        "! cd sequence_detector && curl -O https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/sequence_detector_tb.v"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "DPHK9qD-7l1p",
        "outputId": "7bd101ec-d8e3-4365-ee42-ecce97a732a8"
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Here's the Verilog code for a sequence detector using a Mealy FSM approach, along with a testbench that follows your updated specifications:\n",
            "\n",
            "### Sequence Detector Module\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input clk,\n",
            "    input reset_n,\n",
            "    input en,\n",
            "    input [2:0] data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State declaration\n",
            "    typedef enum reg [3:0] {\n",
            "        S0 = 4'b0000, // Initial state\n",
            "        S1 = 4'b0001, // After 001\n",
            "        S2 = 4'b0010, // After 101\n",
            "        S3 = 4'b0011, // After 110\n",
            "        S4 = 4'b0100, // After 000\n",
            "        S5 = 4'b0101, // After 110 (again)\n",
            "        S6 = 4'b0110, // After 110 (again)\n",
            "        S7 = 4'b0111, // After 011\n",
            "        S8 = 4'b1000  // After 101 (last)\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always @(*) begin\n",
            "        if (!en) begin\n",
            "            // If enable is low, stay in the current state\n",
            "            next_state = current_state;\n",
            "            sequence_found = 1'b0; // Do not assert found\n",
            "        end else begin\n",
            "            // State transitions based on current state and input data\n",
            "            sequence_found = 1'b0;\n",
            "            case (current_state)\n",
            "                S0: if (data == 3'b001) next_state = S1; else next_state = S0;\n",
            "                S1: if (data == 3'b101) next_state = S2; else next_state = S1;\n",
            "                S2: if (data == 3'b110) next_state = S3; else next_state = S2;\n",
            "                S3: if (data == 3'b000) next_state = S4; else next_state = S3;\n",
            "                S4: if (data == 3'b110) next_state = S5; else next_state = S4;\n",
            "                S5: if (data == 3'b110) next_state = S6; else next_state = S5;\n",
            "                S6: if (data == 3'b011) next_state = S7; else next_state = S6;\n",
            "                S7: if (data == 3'b101) begin \n",
            "                        next_state = S8; \n",
            "                        sequence_found = 1'b1; // Match found\n",
            "                     end else next_state = S7;\n",
            "                S8: begin\n",
            "                        next_state = S0; // Reset to initial\n",
            "                        sequence_found = 1'b1; // Match found\n",
            "                     end\n",
            "                default: next_state = S0;\n",
            "            endcase\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Sequential logic\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n) begin\n",
            "            current_state <= S0;\n",
            "            sequence_found <= 1'b0;\n",
            "        end else begin\n",
            "            current_state <= next_state;\n",
            "        end\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Testbench for the Sequence Detector\n",
            "\n",
            "```verilog\n",
            "module sequence_detector_tb;\n",
            "    reg clk;\n",
            "    reg reset_n;\n",
            "    reg en;\n",
            "    reg [2:0] data;\n",
            "    wire sequence_found;\n",
            "\n",
            "    // Instantiate the sequence detector\n",
            "    sequence_detector UUT (\n",
            "        .clk(clk),\n",
            "        .reset_n(reset_n),\n",
            "        .en(en),\n",
            "        .data(data),\n",
            "        .sequence_found(sequence_found)\n",
            "    );\n",
            "\n",
            "    // Clock generation\n",
            "    initial begin\n",
            "        clk = 0;\n",
            "        forever #5 clk = ~clk; // 10 time unit period\n",
            "    end\n",
            "\n",
            "    // Test sequence execution\n",
            "    initial begin\n",
            "        reset_n = 0;\n",
            "        en = 0;\n",
            "        data = 3'b000;\n",
            "\n",
            "        // Reset for at least 2 cycles\n",
            "        @(posedge clk); #1;\n",
            "        @(posedge clk); #1;\n",
            "        reset_n = 1; // Release reset\n",
            "\n",
            "        // Feed first 4 correct patterns\n",
            "        @(posedge clk); #1; en = 1; data = 3'b001; // S0 -> S1\n",
            "        @(posedge clk); #1; data = 3'b101; // S1 -> S2\n",
            "        @(posedge clk); #1; data = 3'b110; // S2 -> S3\n",
            "        @(posedge clk); #1; data = 3'b000; // S3 -> S4\n",
            "\n",
            "        // Set 'en = 0' for 2 cycles while providing the 5th pattern\n",
            "        @(posedge clk); #1; en = 0; data = 3'b110; // Stay in S4\n",
            "        @(posedge clk); #1; data = 3'b110; // Stay\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code = '''\n",
        "module sequence_detector (\n",
        "    input clk,\n",
        "    input reset_n,\n",
        "    input en,\n",
        "    input [2:0] data,\n",
        "    output reg sequence_found\n",
        ");\n",
        "    // State encoding\n",
        "    typedef enum logic [3:0] {\n",
        "        S0 = 4'b0000,\n",
        "        S1 = 4'b0001,\n",
        "        S2 = 4'b0010,\n",
        "        S3 = 4'b0011,\n",
        "        S4 = 4'b0100,\n",
        "        S5 = 4'b0101,\n",
        "        S6 = 4'b0110,\n",
        "        S7 = 4'b0111,\n",
        "        S_SEQ = 4'b1000 // Output State for sequence found\n",
        "    } state_t;\n",
        "\n",
        "    state_t current_state, next_state;\n",
        "\n",
        "    // Sequential Logic\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n) begin\n",
        "            current_state <= S0;\n",
        "            sequence_found <= 1'b0;\n",
        "        end else begin\n",
        "            if (en) begin\n",
        "                current_state <= next_state;\n",
        "            end\n",
        "            // Reset sequence_found if we're not in the output state\n",
        "            if (current_state != S_SEQ) begin\n",
        "                sequence_found <= 1'b0;\n",
        "            end\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // Combinatorial Logic\n",
        "    always @* begin\n",
        "        case (current_state)\n",
        "            S0: if (data == 3'b001) next_state = S1;\n",
        "                else next_state = S0;\n",
        "            S1: if (data == 3'b101) next_state = S2;\n",
        "                else next_state = S0;\n",
        "            S2: if (data == 3'b110) next_state = S3;\n",
        "                else next_state = S0;\n",
        "            S3: if (data == 3'b000) next_state = S4;\n",
        "                else next_state = S0;\n",
        "            S4: if (data == 3'b110) next_state = S5;\n",
        "                else next_state = S0;\n",
        "            S5: if (data == 3'b110) next_state = S6;\n",
        "                else next_state = S0;\n",
        "            S6: if (data == 3'b011) next_state = S7;\n",
        "                else next_state = S0;\n",
        "            S7: if (data == 3'b101) begin\n",
        "                    next_state = S_SEQ; // Output state\n",
        "                    sequence_found = 1'b1; // Assert output\n",
        "                end else next_state = S0;\n",
        "            S_SEQ: next_state = S0; // Reset to initial state after output\n",
        "            default: next_state = S0;\n",
        "        endcase\n",
        "    end\n",
        "endmodule\n",
        "'''\n",
        "with open(\"sequence_detector/sequence_detector.v\", \"w\") as f:\n",
        "    f.write(output_verilog_code)"
      ],
      "metadata": {
        "id": "_fIfj4Dm8MvQ"
      },
      "execution_count": 22,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "7bd101ec-d8e3-4365-ee42-ecce97a732a8",
        "id": "Rnn0-qhl-ctE"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Here's the Verilog code for a sequence detector using a Mealy FSM approach, along with a testbench that follows your updated specifications:\n",
            "\n",
            "### Sequence Detector Module\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input clk,\n",
            "    input reset_n,\n",
            "    input en,\n",
            "    input [2:0] data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State declaration\n",
            "    typedef enum reg [3:0] {\n",
            "        S0 = 4'b0000, // Initial state\n",
            "        S1 = 4'b0001, // After 001\n",
            "        S2 = 4'b0010, // After 101\n",
            "        S3 = 4'b0011, // After 110\n",
            "        S4 = 4'b0100, // After 000\n",
            "        S5 = 4'b0101, // After 110 (again)\n",
            "        S6 = 4'b0110, // After 110 (again)\n",
            "        S7 = 4'b0111, // After 011\n",
            "        S8 = 4'b1000  // After 101 (last)\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always @(*) begin\n",
            "        if (!en) begin\n",
            "            // If enable is low, stay in the current state\n",
            "            next_state = current_state;\n",
            "            sequence_found = 1'b0; // Do not assert found\n",
            "        end else begin\n",
            "            // State transitions based on current state and input data\n",
            "            sequence_found = 1'b0;\n",
            "            case (current_state)\n",
            "                S0: if (data == 3'b001) next_state = S1; else next_state = S0;\n",
            "                S1: if (data == 3'b101) next_state = S2; else next_state = S1;\n",
            "                S2: if (data == 3'b110) next_state = S3; else next_state = S2;\n",
            "                S3: if (data == 3'b000) next_state = S4; else next_state = S3;\n",
            "                S4: if (data == 3'b110) next_state = S5; else next_state = S4;\n",
            "                S5: if (data == 3'b110) next_state = S6; else next_state = S5;\n",
            "                S6: if (data == 3'b011) next_state = S7; else next_state = S6;\n",
            "                S7: if (data == 3'b101) begin \n",
            "                        next_state = S8; \n",
            "                        sequence_found = 1'b1; // Match found\n",
            "                     end else next_state = S7;\n",
            "                S8: begin\n",
            "                        next_state = S0; // Reset to initial\n",
            "                        sequence_found = 1'b1; // Match found\n",
            "                     end\n",
            "                default: next_state = S0;\n",
            "            endcase\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Sequential logic\n",
            "    always @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n) begin\n",
            "            current_state <= S0;\n",
            "            sequence_found <= 1'b0;\n",
            "        end else begin\n",
            "            current_state <= next_state;\n",
            "        end\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Testbench for the Sequence Detector\n",
            "\n",
            "```verilog\n",
            "module sequence_detector_tb;\n",
            "    reg clk;\n",
            "    reg reset_n;\n",
            "    reg en;\n",
            "    reg [2:0] data;\n",
            "    wire sequence_found;\n",
            "\n",
            "    // Instantiate the sequence detector\n",
            "    sequence_detector UUT (\n",
            "        .clk(clk),\n",
            "        .reset_n(reset_n),\n",
            "        .en(en),\n",
            "        .data(data),\n",
            "        .sequence_found(sequence_found)\n",
            "    );\n",
            "\n",
            "    // Clock generation\n",
            "    initial begin\n",
            "        clk = 0;\n",
            "        forever #5 clk = ~clk; // 10 time unit period\n",
            "    end\n",
            "\n",
            "    // Test sequence execution\n",
            "    initial begin\n",
            "        reset_n = 0;\n",
            "        en = 0;\n",
            "        data = 3'b000;\n",
            "\n",
            "        // Reset for at least 2 cycles\n",
            "        @(posedge clk); #1;\n",
            "        @(posedge clk); #1;\n",
            "        reset_n = 1; // Release reset\n",
            "\n",
            "        // Feed first 4 correct patterns\n",
            "        @(posedge clk); #1; en = 1; data = 3'b001; // S0 -> S1\n",
            "        @(posedge clk); #1; data = 3'b101; // S1 -> S2\n",
            "        @(posedge clk); #1; data = 3'b110; // S2 -> S3\n",
            "        @(posedge clk); #1; data = 3'b000; // S3 -> S4\n",
            "\n",
            "        // Set 'en = 0' for 2 cycles while providing the 5th pattern\n",
            "        @(posedge clk); #1; en = 0; data = 3'b110; // Stay in S4\n",
            "        @(posedge clk); #1; data = 3'b110; // Stay\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile sequence_detector/sequence_detector_tb.v\n",
        "`timescale 1ns/1ps\n",
        "\n",
        "module sequence_detector_tb;\n",
        "    reg clk;\n",
        "    reg reset_n;\n",
        "    reg en;\n",
        "    reg [2:0] data;\n",
        "    wire sequence_found;\n",
        "\n",
        "    // Flag to capture the pulse even if it lasts only one cycle\n",
        "    reg success_latched;\n",
        "\n",
        "    // Instantiate the sequence detector\n",
        "    sequence_detector UUT (\n",
        "        .clk(clk),\n",
        "        .reset_n(reset_n),\n",
        "        .en(en),\n",
        "        .data(data),\n",
        "        .sequence_found(sequence_found)\n",
        "    );\n",
        "\n",
        "    // Clock generation\n",
        "    initial begin\n",
        "        clk = 0;\n",
        "        forever #5 clk = ~clk; // 10 time unit period\n",
        "    end\n",
        "\n",
        "    // Latch logic: If sequence_found ever goes high, keep success_latched high\n",
        "    initial success_latched = 0;\n",
        "    always @(posedge clk) begin\n",
        "        if (sequence_found) success_latched <= 1;\n",
        "    end\n",
        "\n",
        "    // Test sequence execution\n",
        "    initial begin\n",
        "        reset_n = 0;\n",
        "        en = 0;\n",
        "        data = 3'b000;\n",
        "\n",
        "        // Reset for 2 cycles\n",
        "        @(posedge clk); #1;\n",
        "        @(posedge clk); #1;\n",
        "        reset_n = 1; // Release reset\n",
        "\n",
        "        // Feed first 4 correct patterns\n",
        "        @(posedge clk); #1; en = 1; data = 3'b001; // S0 -> S1\n",
        "        @(posedge clk); #1; data = 3'b101; // S1 -> S2\n",
        "        @(posedge clk); #1; data = 3'b110; // S2 -> S3\n",
        "        @(posedge clk); #1; data = 3'b000; // S3 -> S4\n",
        "\n",
        "        // Set 'en = 0' for 2 cycles while providing the 5th pattern\n",
        "        @(posedge clk); #1; en = 0; data = 3'b110; // Stay in S4\n",
        "        @(posedge clk); #1; data = 3'b110;         // Stay in S4\n",
        "\n",
        "        // Resume: Set 'en = 1' and finish the remaining 4 patterns\n",
        "        @(posedge clk); #1; en = 1; data = 3'b110; // S4 -> S5\n",
        "        @(posedge clk); #1; data = 3'b110;         // S5 -> S6\n",
        "        @(posedge clk); #1; data = 3'b011;         // S6 -> S7\n",
        "        @(posedge clk); #1; data = 3'b101;         // S7 -> S8 (Match!)\n",
        "\n",
        "        // Wait a few cycles for the latch to catch the result\n",
        "        repeat(5) @(posedge clk);\n",
        "\n",
        "        // Final Verification\n",
        "        $display(\"---------------------------------------\");\n",
        "        if (success_latched) begin\n",
        "            $display(\"All test cases pass!\");\n",
        "        end else begin\n",
        "            $display(\"FAIL: Sequence was not detected.\");\n",
        "        end\n",
        "        $display(\"---------------------------------------\");\n",
        "\n",
        "        $finish;\n",
        "    end\n",
        "\n",
        "    // Monitor\n",
        "    initial begin\n",
        "        $monitor(\"Time=%0t | en=%b | data=%b | found=%b\", $time, en, data, sequence_found);\n",
        "    end\n",
        "\n",
        "endmodule"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "VAMEhkeE8dGw",
        "outputId": "97f044d5-8bbd-4aac-8372-9cca51e31cc8"
      },
      "execution_count": 23,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Overwriting sequence_detector/sequence_detector_tb.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 -o sequence_detector_sim sequence_detector/sequence_detector.v sequence_detector/sequence_detector_tb.v\n",
        "!vvp sequence_detector_sim"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "8X6Qj4Ye864l",
        "outputId": "7de698a7-d018-47ab-825f-66bd3d25c60f"
      },
      "execution_count": 26,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Time=0 | en=0 | data=000 | found=0\n",
            "Time=26000 | en=1 | data=001 | found=0\n",
            "Time=36000 | en=1 | data=101 | found=0\n",
            "Time=46000 | en=1 | data=110 | found=0\n",
            "Time=56000 | en=1 | data=000 | found=0\n",
            "Time=66000 | en=0 | data=110 | found=0\n",
            "Time=86000 | en=1 | data=110 | found=0\n",
            "Time=106000 | en=1 | data=011 | found=0\n",
            "Time=116000 | en=1 | data=101 | found=1\n",
            "Time=125000 | en=1 | data=101 | found=0\n",
            "---------------------------------------\n",
            "All test cases pass!\n",
            "---------------------------------------\n"
          ]
        }
      ]
    }
  ]
}