vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf
design_name = UNI_Projektas
instance = comp, \this_setup_manager|config_command_counter[6]\, this_setup_manager|config_command_counter[6], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[0]\, adc_spi_controller|spi_tx_component|clk_counter[0], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[0]\, this_write_out_mram_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]\, this_write_out_mram_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[8]\, Corr_Main_1|address_counter[8], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[9]\, this_write_out_mram_manager|address_counter[9], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[6]~26\, this_setup_manager|config_command_counter[6]~26, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[1]\, adc_spi_controller|spi_tx_component|bits_sent[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[0]~5\, adc_spi_controller|spi_tx_component|clk_counter[0]~5, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter[3]\, Corr_Main_1|read_counter[3], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[0]~14\, this_write_out_mram_manager|address_counter[0]~14, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]~19\, this_write_out_mram_manager|address_counter[2]~19, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[8]~31\, Corr_Main_1|address_counter[8]~31, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[9]~33\, this_write_out_mram_manager|address_counter[9]~33, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4\, Corr_Main_1|Add7~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~0\, Corr_Main_1|Add6~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~2\, Corr_Main_1|Add6~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~4\, Corr_Main_1|Add6~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~6\, Corr_Main_1|Add6~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~8\, Corr_Main_1|Add6~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~10\, Corr_Main_1|Add6~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~12\, Corr_Main_1|Add6~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~14\, Corr_Main_1|Add6~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~16\, Corr_Main_1|Add6~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~2\, Corr_Main_1|Add11~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~6\, Corr_Main_1|Add11~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~12\, Corr_Main_1|Add11~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~14\, Corr_Main_1|Add11~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~16\, Corr_Main_1|Add11~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~18\, Corr_Main_1|Add11~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0\, Corr_Main_1|Add5~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4\, Corr_Main_1|Add5~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6\, Corr_Main_1|Add5~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10\, Corr_Main_1|Add5~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12\, Corr_Main_1|Add5~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14\, Corr_Main_1|Add5~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16\, Corr_Main_1|Add5~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2\, Corr_Main_1|Add4~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8\, Corr_Main_1|Add4~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10\, Corr_Main_1|Add4~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~0\, Corr_Main_1|Add10~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~4\, Corr_Main_1|Add10~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~8\, Corr_Main_1|Add10~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~10\, Corr_Main_1|Add10~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~16\, Corr_Main_1|Add10~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~0\, Corr_Main_1|Add13~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~2\, Corr_Main_1|Add13~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~8\, Corr_Main_1|Add13~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~14\, Corr_Main_1|Add13~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0\, Corr_Main_1|Add3~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2\, Corr_Main_1|Add3~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4\, Corr_Main_1|Add3~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8\, Corr_Main_1|Add3~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10\, Corr_Main_1|Add3~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12\, Corr_Main_1|Add3~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14\, Corr_Main_1|Add3~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16\, Corr_Main_1|Add3~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~6\, Corr_Main_1|Add2~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~10\, Corr_Main_1|Add2~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~12\, Corr_Main_1|Add2~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~14\, Corr_Main_1|Add2~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~16\, Corr_Main_1|Add2~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~0\, Corr_Main_1|Add9~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~4\, Corr_Main_1|Add9~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~8\, Corr_Main_1|Add9~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~12\, Corr_Main_1|Add9~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~14\, Corr_Main_1|Add9~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~16\, Corr_Main_1|Add9~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~18\, Corr_Main_1|Add9~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~2\, Corr_Main_1|Add1~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~10\, Corr_Main_1|Add1~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~12\, Corr_Main_1|Add1~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~14\, Corr_Main_1|Add1~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~16\, Corr_Main_1|Add1~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~0\, Corr_Main_1|Add0~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~4\, Corr_Main_1|Add0~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~6\, Corr_Main_1|Add0~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~8\, Corr_Main_1|Add0~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~12\, Corr_Main_1|Add0~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~14\, Corr_Main_1|Add0~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~16\, Corr_Main_1|Add0~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~2\, Corr_Main_1|Add8~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~6\, Corr_Main_1|Add8~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~10\, Corr_Main_1|Add8~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~12\, Corr_Main_1|Add8~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~14\, Corr_Main_1|Add8~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~16\, Corr_Main_1|Add8~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~18\, Corr_Main_1|Add8~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~4\, Corr_Main_1|Add12~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~6\, Corr_Main_1|Add12~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~10\, Corr_Main_1|Add12~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~12\, Corr_Main_1|Add12~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~14\, Corr_Main_1|Add12~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~16\, Corr_Main_1|Add12~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~18\, Corr_Main_1|Add12~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~20\, Corr_Main_1|Add12~20, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~2\, adc_spi_controller|spi_tx_component|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~4\, adc_spi_controller|spi_tx_component|Add0~4, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]\, this_read_adc_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[10]\, this_read_adc_manager|address_counter[10], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[13]\, this_read_adc_manager|address_counter[13], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[12]\, this_read_adc_manager|address_counter[12], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~2\, UART_Controller_1|uart_tx_1|Add0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~4\, UART_Controller_1|uart_tx_1|Add0~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~6\, UART_Controller_1|uart_tx_1|Add0~6, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~8\, UART_Controller_1|uart_tx_1|Add0~8, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~16\, UART_Controller_1|uart_tx_1|Add0~16, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~18\, UART_Controller_1|uart_tx_1|Add0~18, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~20\, UART_Controller_1|uart_tx_1|Add0~20, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[2]\, this_read_adc_manager|read_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[0]\, this_read_adc_manager|read_counter[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[1]\, this_read_adc_manager|read_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]~28\, this_read_adc_manager|address_counter[6]~28, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[10]~36\, this_read_adc_manager|address_counter[10]~36, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[11]~38\, this_read_adc_manager|address_counter[11]~38, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[12]~40\, this_read_adc_manager|address_counter[12]~40, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[13]~42\, this_read_adc_manager|address_counter[13]~42, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~6\, this_state_manager|Add0~6, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~10\, this_state_manager|Add0~10, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~12\, this_state_manager|Add0~12, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~20\, this_state_manager|Add0~20, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~38\, this_state_manager|Add0~38, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~42\, this_state_manager|Add0~42, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~44\, this_state_manager|Add0~44, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~56\, this_state_manager|Add0~56, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|ADC_BIT_VALID\, this_read_adc_manager|ADC_BIT_VALID, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~6\, this_setup_manager|Equal0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~0\, adc_spi_controller|spi_tx_component|Equal0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.reading_fifo\, adc_spi_controller|curr_state.reading_fifo, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~0\, this_mram_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector22~1\, this_mram_controller|Selector22~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux21~0\, this_mram_controller|Mux21~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux60~0\, this_mram_controller|Mux60~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[5]\, UART_Controller_1|uart_tx_1|data_send[5], UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.idle\, adc_spi_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector4~0\, adc_spi_controller|Selector4~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~0\, adc_spi_controller|Equal0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[1]\, UART_Controller_1|uart_tx_1|counter[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~0\, UART_Controller_1|uart_tx_1|Equal0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add1~0\, UART_Controller_1|uart_tx_1|Add1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[11]\, Corr_Main_1|buff|buffer_6[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[11]\, Corr_Main_1|buff|buffer_4[11], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~11\, adc_spi_controller|spi_tx_component|Add0~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector3~0\, adc_spi_controller|Selector3~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~0\, this_write_out_mram_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~1\, this_write_out_mram_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~2\, this_write_out_mram_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~3\, this_write_out_mram_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~4\, this_write_out_mram_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~3\, this_read_adc_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter~0\, Corr_Main_1|read_counter~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[10]\, this_state_manager|counter[10], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[3]\, this_state_manager|counter[3], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~2\, this_state_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[19]\, this_state_manager|counter[19], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~5\, this_state_manager|Equal0~5, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[21]\, this_state_manager|counter[21], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~6\, this_state_manager|Equal0~6, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[22]\, this_state_manager|counter[22], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~7\, this_state_manager|Equal0~7, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[28]\, this_state_manager|counter[28], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector15~0\, UART_Controller_1|uart_tx_1|Selector15~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_buffer_update\, Corr_Main_1|corr_buffer_update, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal1~0\, this_read_adc_manager|Equal1~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~0\, this_read_adc_manager|read_counter~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~1\, this_read_adc_manager|read_counter~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|process_0~0\, this_read_adc_manager|process_0~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~2\, this_read_adc_manager|read_counter~2, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~3\, this_read_adc_manager|read_counter~3, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|ADC_BIT_VALID~0\, this_read_adc_manager|ADC_BIT_VALID~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]\, adc_spi_controller|spi_tx_component|tx_buf[10], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]\, adc_spi_controller|spi_tx_component|tx_buf[9], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~7\, adc_spi_controller|spi_tx_component|tx_buf~7, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]\, adc_spi_controller|spi_tx_component|tx_buf[8], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~8\, adc_spi_controller|spi_tx_component|tx_buf~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]\, adc_spi_controller|spi_tx_component|tx_buf[7], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~9\, adc_spi_controller|spi_tx_component|tx_buf~9, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]\, adc_spi_controller|spi_tx_component|tx_buf[6], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~10\, adc_spi_controller|spi_tx_component|tx_buf~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]\, adc_spi_controller|spi_tx_component|tx_buf[5], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~11\, adc_spi_controller|spi_tx_component|tx_buf~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]\, adc_spi_controller|spi_tx_component|tx_buf[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~12\, adc_spi_controller|spi_tx_component|tx_buf~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]\, adc_spi_controller|spi_tx_component|tx_buf[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~13\, adc_spi_controller|spi_tx_component|tx_buf~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]\, adc_spi_controller|spi_tx_component|tx_buf[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~14\, adc_spi_controller|spi_tx_component|tx_buf~14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]\, adc_spi_controller|spi_tx_component|tx_buf[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~15\, adc_spi_controller|spi_tx_component|tx_buf~15, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal4~0\, this_setup_manager|Equal4~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]\, adc_spi_controller|spi_tx_component|tx_buf[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~16\, adc_spi_controller|spi_tx_component|tx_buf~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~17\, adc_spi_controller|spi_tx_component|tx_buf~17, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[5]~0\, UART_Controller_1|uart_tx_1|data_send[5]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_buffer_update~clkctrl\, Corr_Main_1|corr_buffer_update~clkctrl, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG0\, Corr_Main_1|Add5~16_NEW_REG0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG2\, Corr_Main_1|Add5~14_NEW_REG2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG4\, Corr_Main_1|Add5~12_NEW_REG4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG10\, Corr_Main_1|Add5~6_NEW_REG10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG12\, Corr_Main_1|Add5~4_NEW_REG12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG16\, Corr_Main_1|Add5~0_NEW_REG16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG18\, Corr_Main_1|Add5~16_NEW_REG18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG20\, Corr_Main_1|Add5~14_NEW_REG20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG22\, Corr_Main_1|Add5~12_NEW_REG22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG28\, Corr_Main_1|Add5~6_NEW_REG28, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG30\, Corr_Main_1|Add5~4_NEW_REG30, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG34\, Corr_Main_1|Add5~0_NEW_REG34, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG42\, Corr_Main_1|Add4~10_NEW_REG42, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG44\, Corr_Main_1|Add4~8_NEW_REG44, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG50\, Corr_Main_1|Add4~2_NEW_REG50, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG54\, Corr_Main_1|Add5~16_NEW_REG54, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG56\, Corr_Main_1|Add5~14_NEW_REG56, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG58\, Corr_Main_1|Add5~12_NEW_REG58, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG64\, Corr_Main_1|Add5~6_NEW_REG64, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG66\, Corr_Main_1|Add5~4_NEW_REG66, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG70\, Corr_Main_1|Add5~0_NEW_REG70, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG78\, Corr_Main_1|Add4~10_NEW_REG78, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG80\, Corr_Main_1|Add4~8_NEW_REG80, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG86\, Corr_Main_1|Add4~2_NEW_REG86, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG90\, Corr_Main_1|Add5~16_NEW_REG90, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG92\, Corr_Main_1|Add5~14_NEW_REG92, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG94\, Corr_Main_1|Add5~12_NEW_REG94, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG100\, Corr_Main_1|Add5~6_NEW_REG100, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG102\, Corr_Main_1|Add5~4_NEW_REG102, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG106\, Corr_Main_1|Add5~0_NEW_REG106, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_NEW_REG108\, Corr_Main_1|Add3~16_NEW_REG108, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_NEW_REG110\, Corr_Main_1|Add3~14_NEW_REG110, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_NEW_REG112\, Corr_Main_1|Add3~12_NEW_REG112, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_NEW_REG116\, Corr_Main_1|Add3~8_NEW_REG116, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_NEW_REG120\, Corr_Main_1|Add3~4_NEW_REG120, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_NEW_REG122\, Corr_Main_1|Add3~2_NEW_REG122, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_NEW_REG124\, Corr_Main_1|Add3~0_NEW_REG124, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG132\, Corr_Main_1|Add4~10_NEW_REG132, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG134\, Corr_Main_1|Add4~8_NEW_REG134, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG140\, Corr_Main_1|Add4~2_NEW_REG140, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG144\, Corr_Main_1|Add5~16_NEW_REG144, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG146\, Corr_Main_1|Add5~14_NEW_REG146, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG148\, Corr_Main_1|Add5~12_NEW_REG148, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG154\, Corr_Main_1|Add5~6_NEW_REG154, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG156\, Corr_Main_1|Add5~4_NEW_REG156, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG160\, Corr_Main_1|Add5~0_NEW_REG160, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_NEW_REG162\, Corr_Main_1|Add3~16_NEW_REG162, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_NEW_REG164\, Corr_Main_1|Add3~14_NEW_REG164, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_NEW_REG166\, Corr_Main_1|Add3~12_NEW_REG166, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_NEW_REG170\, Corr_Main_1|Add3~8_NEW_REG170, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_NEW_REG174\, Corr_Main_1|Add3~4_NEW_REG174, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_NEW_REG176\, Corr_Main_1|Add3~2_NEW_REG176, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_NEW_REG178\, Corr_Main_1|Add3~0_NEW_REG178, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG186\, Corr_Main_1|Add4~10_NEW_REG186, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG188\, Corr_Main_1|Add4~8_NEW_REG188, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG194\, Corr_Main_1|Add4~2_NEW_REG194, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG198\, Corr_Main_1|Add5~16_NEW_REG198, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG200\, Corr_Main_1|Add5~14_NEW_REG200, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG202\, Corr_Main_1|Add5~12_NEW_REG202, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG208\, Corr_Main_1|Add5~6_NEW_REG208, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG210\, Corr_Main_1|Add5~4_NEW_REG210, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG214\, Corr_Main_1|Add5~0_NEW_REG214, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~16_NEW_REG216\, Corr_Main_1|Add1~16_NEW_REG216, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~12_NEW_REG220\, Corr_Main_1|Add1~12_NEW_REG220, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~10_NEW_REG222\, Corr_Main_1|Add1~10_NEW_REG222, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~2_NEW_REG230\, Corr_Main_1|Add1~2_NEW_REG230, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~16_NEW_REG234\, Corr_Main_1|Add1~16_NEW_REG234, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~12_NEW_REG238\, Corr_Main_1|Add1~12_NEW_REG238, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~10_NEW_REG240\, Corr_Main_1|Add1~10_NEW_REG240, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~2_NEW_REG248\, Corr_Main_1|Add1~2_NEW_REG248, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_NEW_REG264\, Corr_Main_1|Add7~4_NEW_REG264, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_NEW_REG282\, Corr_Main_1|Add7~4_NEW_REG282, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~16_NEW_REG288\, Corr_Main_1|Add2~16_NEW_REG288, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~14_NEW_REG290\, Corr_Main_1|Add2~14_NEW_REG290, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~10_NEW_REG294\, Corr_Main_1|Add2~10_NEW_REG294, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~6_NEW_REG298\, Corr_Main_1|Add2~6_NEW_REG298, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_NEW_REG306\, Corr_Main_1|Add3~16_NEW_REG306, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_NEW_REG308\, Corr_Main_1|Add3~14_NEW_REG308, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_NEW_REG310\, Corr_Main_1|Add3~12_NEW_REG310, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_NEW_REG314\, Corr_Main_1|Add3~8_NEW_REG314, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_NEW_REG318\, Corr_Main_1|Add3~4_NEW_REG318, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_NEW_REG320\, Corr_Main_1|Add3~2_NEW_REG320, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_NEW_REG322\, Corr_Main_1|Add3~0_NEW_REG322, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG330\, Corr_Main_1|Add4~10_NEW_REG330, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG332\, Corr_Main_1|Add4~8_NEW_REG332, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG338\, Corr_Main_1|Add4~2_NEW_REG338, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG342\, Corr_Main_1|Add5~16_NEW_REG342, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG344\, Corr_Main_1|Add5~14_NEW_REG344, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG346\, Corr_Main_1|Add5~12_NEW_REG346, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG352\, Corr_Main_1|Add5~6_NEW_REG352, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG354\, Corr_Main_1|Add5~4_NEW_REG354, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG358\, Corr_Main_1|Add5~0_NEW_REG358, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~16_NEW_REG360\, Corr_Main_1|Add2~16_NEW_REG360, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~14_NEW_REG362\, Corr_Main_1|Add2~14_NEW_REG362, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~10_NEW_REG366\, Corr_Main_1|Add2~10_NEW_REG366, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~6_NEW_REG370\, Corr_Main_1|Add2~6_NEW_REG370, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_NEW_REG378\, Corr_Main_1|Add3~16_NEW_REG378, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_NEW_REG380\, Corr_Main_1|Add3~14_NEW_REG380, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_NEW_REG382\, Corr_Main_1|Add3~12_NEW_REG382, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_NEW_REG386\, Corr_Main_1|Add3~8_NEW_REG386, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_NEW_REG390\, Corr_Main_1|Add3~4_NEW_REG390, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_NEW_REG392\, Corr_Main_1|Add3~2_NEW_REG392, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_NEW_REG394\, Corr_Main_1|Add3~0_NEW_REG394, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_NEW_REG402\, Corr_Main_1|Add4~10_NEW_REG402, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_NEW_REG404\, Corr_Main_1|Add4~8_NEW_REG404, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_NEW_REG410\, Corr_Main_1|Add4~2_NEW_REG410, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_NEW_REG414\, Corr_Main_1|Add5~16_NEW_REG414, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_NEW_REG416\, Corr_Main_1|Add5~14_NEW_REG416, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_NEW_REG418\, Corr_Main_1|Add5~12_NEW_REG418, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_NEW_REG424\, Corr_Main_1|Add5~6_NEW_REG424, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_NEW_REG426\, Corr_Main_1|Add5~4_NEW_REG426, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_NEW_REG430\, Corr_Main_1|Add5~0_NEW_REG430, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~16_NEW_REG432\, Corr_Main_1|Add6~16_NEW_REG432, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~14_NEW_REG434\, Corr_Main_1|Add6~14_NEW_REG434, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~12_NEW_REG436\, Corr_Main_1|Add6~12_NEW_REG436, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~10_NEW_REG438\, Corr_Main_1|Add6~10_NEW_REG438, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~8_NEW_REG440\, Corr_Main_1|Add6~8_NEW_REG440, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~6_NEW_REG442\, Corr_Main_1|Add6~6_NEW_REG442, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~2_NEW_REG446\, Corr_Main_1|Add6~2_NEW_REG446, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~0_NEW_REG448\, Corr_Main_1|Add6~0_NEW_REG448, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_NEW_REG462\, Corr_Main_1|Add7~4_NEW_REG462, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~16_NEW_REG468\, Corr_Main_1|Add6~16_NEW_REG468, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~14_NEW_REG470\, Corr_Main_1|Add6~14_NEW_REG470, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~12_NEW_REG472\, Corr_Main_1|Add6~12_NEW_REG472, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~10_NEW_REG474\, Corr_Main_1|Add6~10_NEW_REG474, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~8_NEW_REG476\, Corr_Main_1|Add6~8_NEW_REG476, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~6_NEW_REG478\, Corr_Main_1|Add6~6_NEW_REG478, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~2_NEW_REG482\, Corr_Main_1|Add6~2_NEW_REG482, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~0_NEW_REG484\, Corr_Main_1|Add6~0_NEW_REG484, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_NEW_REG498\, Corr_Main_1|Add7~4_NEW_REG498, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_buffer_update~feeder\, Corr_Main_1|corr_buffer_update~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[11]~feeder\, Corr_Main_1|buff|buffer_6[11]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM11feeder\, Corr_Main_1|Add5~6_OTERM11feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM13feeder\, Corr_Main_1|Add5~4_OTERM13feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM17feeder\, Corr_Main_1|Add5~0_OTERM17feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_OTERM19feeder\, Corr_Main_1|Add5~16_OTERM19feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_OTERM21feeder\, Corr_Main_1|Add5~14_OTERM21feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM29feeder\, Corr_Main_1|Add5~6_OTERM29feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM31feeder\, Corr_Main_1|Add5~4_OTERM31feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM35feeder\, Corr_Main_1|Add5~0_OTERM35feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_OTERM55feeder\, Corr_Main_1|Add5~16_OTERM55feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_OTERM57feeder\, Corr_Main_1|Add5~14_OTERM57feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_OTERM59feeder\, Corr_Main_1|Add5~12_OTERM59feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM65feeder\, Corr_Main_1|Add5~6_OTERM65feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM67feeder\, Corr_Main_1|Add5~4_OTERM67feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM71feeder\, Corr_Main_1|Add5~0_OTERM71feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_OTERM79feeder\, Corr_Main_1|Add4~10_OTERM79feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_OTERM81feeder\, Corr_Main_1|Add4~8_OTERM81feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_OTERM87feeder\, Corr_Main_1|Add4~2_OTERM87feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_OTERM91feeder\, Corr_Main_1|Add5~16_OTERM91feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_OTERM95feeder\, Corr_Main_1|Add5~12_OTERM95feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM101feeder\, Corr_Main_1|Add5~6_OTERM101feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM103feeder\, Corr_Main_1|Add5~4_OTERM103feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM107feeder\, Corr_Main_1|Add5~0_OTERM107feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_OTERM109feeder\, Corr_Main_1|Add3~16_OTERM109feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_OTERM111feeder\, Corr_Main_1|Add3~14_OTERM111feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_OTERM117feeder\, Corr_Main_1|Add3~8_OTERM117feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_OTERM121feeder\, Corr_Main_1|Add3~4_OTERM121feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_OTERM123feeder\, Corr_Main_1|Add3~2_OTERM123feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_OTERM133feeder\, Corr_Main_1|Add4~10_OTERM133feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_OTERM135feeder\, Corr_Main_1|Add4~8_OTERM135feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_OTERM141feeder\, Corr_Main_1|Add4~2_OTERM141feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_OTERM145feeder\, Corr_Main_1|Add5~16_OTERM145feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_OTERM147feeder\, Corr_Main_1|Add5~14_OTERM147feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_OTERM149feeder\, Corr_Main_1|Add5~12_OTERM149feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM161feeder\, Corr_Main_1|Add5~0_OTERM161feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_OTERM265feeder\, Corr_Main_1|Add7~4_OTERM265feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16_OTERM163feeder\, Corr_Main_1|Add3~16_OTERM163feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_OTERM165feeder\, Corr_Main_1|Add3~14_OTERM165feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_OTERM167feeder\, Corr_Main_1|Add3~12_OTERM167feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_OTERM171feeder\, Corr_Main_1|Add3~8_OTERM171feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_OTERM177feeder\, Corr_Main_1|Add3~2_OTERM177feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_OTERM179feeder\, Corr_Main_1|Add3~0_OTERM179feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_OTERM187feeder\, Corr_Main_1|Add4~10_OTERM187feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_OTERM189feeder\, Corr_Main_1|Add4~8_OTERM189feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2_OTERM195feeder\, Corr_Main_1|Add4~2_OTERM195feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16_OTERM199feeder\, Corr_Main_1|Add5~16_OTERM199feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14_OTERM201feeder\, Corr_Main_1|Add5~14_OTERM201feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12_OTERM203feeder\, Corr_Main_1|Add5~12_OTERM203feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM209feeder\, Corr_Main_1|Add5~6_OTERM209feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM211feeder\, Corr_Main_1|Add5~4_OTERM211feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0_OTERM215feeder\, Corr_Main_1|Add5~0_OTERM215feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14_OTERM309feeder\, Corr_Main_1|Add3~14_OTERM309feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12_OTERM311feeder\, Corr_Main_1|Add3~12_OTERM311feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8_OTERM315feeder\, Corr_Main_1|Add3~8_OTERM315feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4_OTERM319feeder\, Corr_Main_1|Add3~4_OTERM319feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2_OTERM321feeder\, Corr_Main_1|Add3~2_OTERM321feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0_OTERM323feeder\, Corr_Main_1|Add3~0_OTERM323feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10_OTERM331feeder\, Corr_Main_1|Add4~10_OTERM331feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8_OTERM333feeder\, Corr_Main_1|Add4~8_OTERM333feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6_OTERM353feeder\, Corr_Main_1|Add5~6_OTERM353feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4_OTERM355feeder\, Corr_Main_1|Add5~4_OTERM355feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4_OTERM283feeder\, Corr_Main_1|Add7~4_OTERM283feeder, UNI_Projektas, 1
instance = comp, \MRAM_D[0]~I\, MRAM_D[0], UNI_Projektas, 1
instance = comp, \MRAM_D[1]~I\, MRAM_D[1], UNI_Projektas, 1
instance = comp, \MRAM_D[2]~I\, MRAM_D[2], UNI_Projektas, 1
instance = comp, \MRAM_D[3]~I\, MRAM_D[3], UNI_Projektas, 1
instance = comp, \MRAM_D[4]~I\, MRAM_D[4], UNI_Projektas, 1
instance = comp, \MRAM_D[5]~I\, MRAM_D[5], UNI_Projektas, 1
instance = comp, \MRAM_D[6]~I\, MRAM_D[6], UNI_Projektas, 1
instance = comp, \MRAM_D[7]~I\, MRAM_D[7], UNI_Projektas, 1
instance = comp, \MRAM_D[8]~I\, MRAM_D[8], UNI_Projektas, 1
instance = comp, \MRAM_D[9]~I\, MRAM_D[9], UNI_Projektas, 1
instance = comp, \MRAM_D[10]~I\, MRAM_D[10], UNI_Projektas, 1
instance = comp, \MRAM_D[11]~I\, MRAM_D[11], UNI_Projektas, 1
instance = comp, \MRAM_D[12]~I\, MRAM_D[12], UNI_Projektas, 1
instance = comp, \MRAM_D[13]~I\, MRAM_D[13], UNI_Projektas, 1
instance = comp, \MRAM_D[14]~I\, MRAM_D[14], UNI_Projektas, 1
instance = comp, \MRAM_D[15]~I\, MRAM_D[15], UNI_Projektas, 1
instance = comp, \CLK~I\, CLK, UNI_Projektas, 1
instance = comp, \pl|altpll_component|pll\, pl|altpll_component|pll, UNI_Projektas, 1
instance = comp, \pl|altpll_component|_clk0~clkctrl\, pl|altpll_component|_clk0~clkctrl, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[1]~7\, adc_spi_controller|spi_tx_component|clk_counter[1]~7, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[1]\, adc_spi_controller|spi_tx_component|clk_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]~9\, adc_spi_controller|spi_tx_component|clk_counter[2]~9, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[3]~11\, adc_spi_controller|spi_tx_component|clk_counter[3]~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[3]\, adc_spi_controller|spi_tx_component|clk_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]\, adc_spi_controller|spi_tx_component|clk_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[4]~13\, adc_spi_controller|spi_tx_component|clk_counter[4]~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[4]\, adc_spi_controller|spi_tx_component|clk_counter[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~1\, adc_spi_controller|spi_tx_component|Equal0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~12\, adc_spi_controller|spi_tx_component|Add0~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[2]\, adc_spi_controller|spi_tx_component|bits_sent[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk~0\, adc_spi_controller|spi_tx_component|sclk~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk\, adc_spi_controller|spi_tx_component|sclk, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~0\, adc_spi_controller|spi_tx_component|process_0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~1\, adc_spi_controller|spi_tx_component|process_0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent~0\, adc_spi_controller|spi_tx_component|bits_sent~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[0]\, adc_spi_controller|spi_tx_component|bits_sent[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~0\, adc_spi_controller|spi_tx_component|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~6\, adc_spi_controller|spi_tx_component|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~13\, adc_spi_controller|spi_tx_component|Add0~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[3]\, adc_spi_controller|spi_tx_component|bits_sent[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~8\, adc_spi_controller|spi_tx_component|Add0~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~10\, adc_spi_controller|spi_tx_component|Add0~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[4]\, adc_spi_controller|spi_tx_component|bits_sent[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~0\, adc_spi_controller|spi_tx_component|curr_state~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~feeder\, adc_spi_controller|spi_tx_component|curr_state~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~2\, adc_spi_controller|cs_up_counter~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[0]\, adc_spi_controller|cs_up_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~0\, adc_spi_controller|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~2\, adc_spi_controller|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[1]\, adc_spi_controller|cs_up_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~4\, adc_spi_controller|Add0~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~1\, adc_spi_controller|cs_up_counter~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[2]\, adc_spi_controller|cs_up_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~6\, adc_spi_controller|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[3]\, adc_spi_controller|cs_up_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~8\, adc_spi_controller|Add0~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~0\, adc_spi_controller|cs_up_counter~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[4]\, adc_spi_controller|cs_up_counter[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~1\, adc_spi_controller|Equal0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE~0\, adc_spi_controller|spi_tx_component|SEND_DONE~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE\, adc_spi_controller|spi_tx_component|SEND_DONE, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector5~0\, adc_spi_controller|Selector5~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.transmiting\, adc_spi_controller|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~0\, adc_spi_controller|Selector6~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.cs_up\, adc_spi_controller|curr_state.cs_up, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector1~0\, adc_spi_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|tx_send_irq\, adc_spi_controller|tx_send_irq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state\, adc_spi_controller|spi_tx_component|curr_state, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[4]~22\, this_setup_manager|config_command_counter[4]~22, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[10]~34\, this_setup_manager|config_command_counter[10]~34, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[11]~36\, this_setup_manager|config_command_counter[11]~36, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[12]~38\, this_setup_manager|config_command_counter[12]~38, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[12]\, this_setup_manager|config_command_counter[12], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[13]~40\, this_setup_manager|config_command_counter[13]~40, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[14]~42\, this_setup_manager|config_command_counter[14]~42, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[14]\, this_setup_manager|config_command_counter[14], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[1]~16\, this_setup_manager|config_command_counter[1]~16, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[1]\, this_setup_manager|config_command_counter[1], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[7]~28\, this_setup_manager|config_command_counter[7]~28, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[7]\, this_setup_manager|config_command_counter[7], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~2\, this_setup_manager|Equal10~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[13]\, this_setup_manager|config_command_counter[13], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~3\, this_setup_manager|Equal10~3, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal12~1\, this_setup_manager|Equal12~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[4]\, this_setup_manager|config_command_counter[4], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal12~0\, this_setup_manager|Equal12~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[0]~48\, this_setup_manager|config_command_counter[0]~48, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[0]\, this_setup_manager|config_command_counter[0], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[2]~18\, this_setup_manager|config_command_counter[2]~18, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[2]\, this_setup_manager|config_command_counter[2], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[3]~20\, this_setup_manager|config_command_counter[3]~20, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[3]\, this_setup_manager|config_command_counter[3], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[5]~24\, this_setup_manager|config_command_counter[5]~24, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[5]\, this_setup_manager|config_command_counter[5], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[8]~30\, this_setup_manager|config_command_counter[8]~30, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[8]\, this_setup_manager|config_command_counter[8], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[9]~32\, this_setup_manager|config_command_counter[9]~32, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[10]\, this_setup_manager|config_command_counter[10], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~1\, this_setup_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[15]~44\, this_setup_manager|config_command_counter[15]~44, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[15]\, this_setup_manager|config_command_counter[15], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~7\, this_setup_manager|Equal0~7, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[9]\, this_setup_manager|config_command_counter[9], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[11]\, this_setup_manager|config_command_counter[11], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~0\, this_setup_manager|Equal10~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~8\, this_setup_manager|Equal0~8, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~4\, this_setup_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal8~0\, this_setup_manager|Equal8~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector8~2\, this_setup_manager|Selector8~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_irq\, this_setup_manager|SPI_send_irq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector2~0\, adc_spi_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|fifo_rdreq\, adc_spi_controller|fifo_rdreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector7~0\, this_setup_manager|Selector7~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]\, this_setup_manager|SPI_send_data[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \~GND\, ~GND, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector1~0\, this_setup_manager|Selector1~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[11]\, this_setup_manager|SPI_send_data[11], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~0\, this_setup_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~4\, this_setup_manager|Equal10~4, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideOr1~2\, this_setup_manager|WideOr1~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector4~0\, this_setup_manager|Selector4~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[4]\, this_setup_manager|SPI_send_data[4], UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector2~0\, this_setup_manager|Selector2~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[10]\, this_setup_manager|SPI_send_data[10], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[16]~46\, this_setup_manager|config_command_counter[16]~46, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[16]\, this_setup_manager|config_command_counter[16], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~2\, this_setup_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~3\, this_setup_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal2~0\, this_setup_manager|Equal2~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector0~0\, this_setup_manager|Selector0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[15]\, this_setup_manager|SPI_send_data[15], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~6\, adc_spi_controller|spi_tx_component|tx_buf~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|is_read~0\, adc_spi_controller|spi_tx_component|is_read~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|is_read\, adc_spi_controller|spi_tx_component|is_read, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~2\, adc_spi_controller|spi_tx_component|process_0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~1\, adc_spi_controller|spi_tx_component|tx_buf~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~2\, adc_spi_controller|spi_tx_component|tx_buf~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]\, adc_spi_controller|spi_tx_component|tx_buf[11], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~5\, adc_spi_controller|spi_tx_component|tx_buf~5, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]\, adc_spi_controller|spi_tx_component|tx_buf[12], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~4\, adc_spi_controller|spi_tx_component|tx_buf~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]\, adc_spi_controller|spi_tx_component|tx_buf[13], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~3\, adc_spi_controller|spi_tx_component|tx_buf~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]\, adc_spi_controller|spi_tx_component|tx_buf[14], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~0\, adc_spi_controller|spi_tx_component|tx_buf~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]\, adc_spi_controller|spi_tx_component|tx_buf[15], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~1\, adc_spi_controller|spi_tx_component|SPI_MOSI~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~2\, adc_spi_controller|spi_tx_component|SPI_MOSI~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~reg0\, adc_spi_controller|spi_tx_component|SPI_MOSI~reg0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~3\, adc_spi_controller|spi_tx_component|SPI_MOSI~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~en\, adc_spi_controller|spi_tx_component|SPI_MOSI~en, UNI_Projektas, 1
instance = comp, \ADC_BIT_A[9]~I\, ADC_BIT_A[9], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[9]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[9]~feeder, UNI_Projektas, 1
instance = comp, \ADC_DCLKA~I\, ADC_DCLKA, UNI_Projektas, 1
instance = comp, \this_setup_manager|SETUP_DONE\, this_setup_manager|SETUP_DONE, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.setup~0\, this_state_manager|curr_state.setup~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.setup\, this_state_manager|curr_state.setup, UNI_Projektas, 1
instance = comp, \this_state_manager|counter~0\, this_state_manager|counter~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[6]\, this_state_manager|counter[6], UNI_Projektas, 1
instance = comp, \this_state_manager|counter~1\, this_state_manager|counter~1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[5]\, this_state_manager|counter[5], UNI_Projektas, 1
instance = comp, \this_state_manager|counter~3\, this_state_manager|counter~3, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[0]\, this_state_manager|counter[0], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~0\, this_state_manager|Add0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~2\, this_state_manager|Add0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[1]\, this_state_manager|counter[1], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~4\, this_state_manager|Add0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|counter~2\, this_state_manager|counter~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[2]\, this_state_manager|counter[2], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~8\, this_state_manager|Add0~8, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[4]\, this_state_manager|counter[4], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~14\, this_state_manager|Add0~14, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[7]\, this_state_manager|counter[7], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~16\, this_state_manager|Add0~16, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~18\, this_state_manager|Add0~18, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[9]\, this_state_manager|counter[9], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~22\, this_state_manager|Add0~22, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[11]\, this_state_manager|counter[11], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~24\, this_state_manager|Add0~24, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~26\, this_state_manager|Add0~26, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[13]\, this_state_manager|counter[13], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~28\, this_state_manager|Add0~28, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[14]\, this_state_manager|counter[14], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~30\, this_state_manager|Add0~30, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[15]\, this_state_manager|counter[15], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~32\, this_state_manager|Add0~32, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[16]\, this_state_manager|counter[16], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~34\, this_state_manager|Add0~34, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[17]\, this_state_manager|counter[17], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~36\, this_state_manager|Add0~36, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[18]\, this_state_manager|counter[18], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~40\, this_state_manager|Add0~40, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[20]\, this_state_manager|counter[20], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~46\, this_state_manager|Add0~46, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[23]\, this_state_manager|counter[23], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~48\, this_state_manager|Add0~48, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~50\, this_state_manager|Add0~50, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[25]\, this_state_manager|counter[25], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~52\, this_state_manager|Add0~52, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~54\, this_state_manager|Add0~54, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[27]\, this_state_manager|counter[27], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~58\, this_state_manager|Add0~58, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[29]\, this_state_manager|counter[29], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~60\, this_state_manager|Add0~60, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[30]\, this_state_manager|counter[30], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~62\, this_state_manager|Add0~62, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[31]\, this_state_manager|counter[31], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~9\, this_state_manager|Equal0~9, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~1\, this_state_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[12]\, this_state_manager|counter[12], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~3\, this_state_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[8]\, this_state_manager|counter[8], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~0\, this_state_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~4\, this_state_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[24]\, this_state_manager|counter[24], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[26]\, this_state_manager|counter[26], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~8\, this_state_manager|Equal0~8, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~10\, this_state_manager|Equal0~10, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector3~0\, this_state_manager|Selector3~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.wait_1\, this_state_manager|curr_state.wait_1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector2~0\, this_state_manager|Selector2~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.write_out_mram\, this_state_manager|curr_state.write_out_mram, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]~14\, this_read_adc_manager|address_counter[0]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter~4\, Corr_Main_1|read_counter~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter[0]\, Corr_Main_1|read_counter[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter~2\, Corr_Main_1|read_counter~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter~1\, Corr_Main_1|read_counter~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter[2]\, Corr_Main_1|read_counter[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter~3\, Corr_Main_1|read_counter~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|read_counter[1]\, Corr_Main_1|read_counter[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal1~0\, Corr_Main_1|Equal1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter~43\, Corr_Main_1|address_counter~43, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_WRITE_DATA\, Corr_Main_1|MRAM_WRITE_DATA, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|getting_data~0\, this_write_out_mram_manager|getting_data~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|getting_data\, this_write_out_mram_manager|getting_data, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data~0\, this_write_out_mram_manager|have_data~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data\, this_write_out_mram_manager|have_data, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb~0\, this_write_out_mram_manager|msb~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|MRAM_READ_DATA~feeder\, this_write_out_mram_manager|MRAM_READ_DATA~feeder, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|MRAM_READ_DATA\, this_write_out_mram_manager|MRAM_READ_DATA, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter~0\, this_mram_controller|counter~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[0]\, this_mram_controller|counter[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~5\, this_mram_controller|curr_state~5, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~6\, this_mram_controller|curr_state~6, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.reading\, this_mram_controller|curr_state.reading, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~7\, this_mram_controller|curr_state~7, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.writing\, this_mram_controller|curr_state.writing, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~8\, this_mram_controller|curr_state~8, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~9\, this_mram_controller|curr_state~9, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.idle\, this_mram_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~16\, this_read_adc_manager|address_counter~16, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~17\, this_read_adc_manager|address_counter~17, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]\, this_read_adc_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]~18\, this_read_adc_manager|address_counter[1]~18, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]\, this_read_adc_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]~20\, this_read_adc_manager|address_counter[2]~20, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]\, this_read_adc_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]~22\, this_read_adc_manager|address_counter[3]~22, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]~24\, this_read_adc_manager|address_counter[4]~24, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]\, this_read_adc_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]~26\, this_read_adc_manager|address_counter[5]~26, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]\, this_read_adc_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[7]~30\, this_read_adc_manager|address_counter[7]~30, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[7]\, this_read_adc_manager|address_counter[7], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~1\, this_read_adc_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]\, this_read_adc_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~0\, this_read_adc_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[8]~32\, this_read_adc_manager|address_counter[8]~32, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[9]~34\, this_read_adc_manager|address_counter[9]~34, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[9]\, this_read_adc_manager|address_counter[9], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[11]\, this_read_adc_manager|address_counter[11], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[8]\, this_read_adc_manager|address_counter[8], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~2\, this_read_adc_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~4\, this_read_adc_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector1~0\, this_state_manager|Selector1~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector1~1\, this_state_manager|Selector1~1, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.read_adc\, this_state_manager|curr_state.read_adc, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|last_state~0\, this_read_adc_manager|last_state~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|last_state\, this_read_adc_manager|last_state, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]~0\, this_read_adc_manager|MRAM_DATA_OUT[2]~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]~1\, this_read_adc_manager|MRAM_DATA_OUT[2]~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[9]\, this_read_adc_manager|MRAM_DATA_OUT[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[0]\, Corr_Main_1|buff|buffer_7[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[1]\, Corr_Main_1|buff|buffer_7[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[2]~feeder\, Corr_Main_1|buff|buffer_7[2]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[2]\, Corr_Main_1|buff|buffer_7[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[3]~feeder\, Corr_Main_1|buff|buffer_7[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[3]\, Corr_Main_1|buff|buffer_7[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[8]~I\, ADC_BIT_A[8], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[8]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[8]\, this_read_adc_manager|MRAM_DATA_OUT[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[0]\, Corr_Main_1|buff|buffer_6[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[1]\, Corr_Main_1|buff|buffer_6[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[2]\, Corr_Main_1|buff|buffer_6[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[7]~I\, ADC_BIT_A[7], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[7]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[7]\, this_read_adc_manager|MRAM_DATA_OUT[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[0]\, Corr_Main_1|buff|buffer_5[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[1]\, Corr_Main_1|buff|buffer_5[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[2]~feeder\, Corr_Main_1|buff|buffer_5[2]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[2]\, Corr_Main_1|buff|buffer_5[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[3]~feeder\, Corr_Main_1|buff|buffer_5[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[3]\, Corr_Main_1|buff|buffer_5[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[6]~I\, ADC_BIT_A[6], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[6]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[6]\, this_read_adc_manager|MRAM_DATA_OUT[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[0]\, Corr_Main_1|buff|buffer_4[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[1]\, Corr_Main_1|buff|buffer_4[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[2]~feeder\, Corr_Main_1|buff|buffer_4[2]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[2]\, Corr_Main_1|buff|buffer_4[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[5]~I\, ADC_BIT_A[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[5]\, this_read_adc_manager|MRAM_DATA_OUT[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[0]~feeder\, Corr_Main_1|buff|buffer_3[0]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[0]\, Corr_Main_1|buff|buffer_3[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[1]\, Corr_Main_1|buff|buffer_3[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[2]\, Corr_Main_1|buff|buffer_3[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[3]~feeder\, Corr_Main_1|buff|buffer_3[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[3]\, Corr_Main_1|buff|buffer_3[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[4]~I\, ADC_BIT_A[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[4]\, this_read_adc_manager|MRAM_DATA_OUT[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[0]~feeder\, Corr_Main_1|buff|buffer_2[0]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[0]\, Corr_Main_1|buff|buffer_2[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[1]~feeder\, Corr_Main_1|buff|buffer_2[1]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[1]\, Corr_Main_1|buff|buffer_2[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[2]~feeder\, Corr_Main_1|buff|buffer_2[2]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[2]\, Corr_Main_1|buff|buffer_2[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[3]~feeder\, Corr_Main_1|buff|buffer_2[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[3]\, Corr_Main_1|buff|buffer_2[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[3]~I\, ADC_BIT_A[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[3]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]\, this_read_adc_manager|MRAM_DATA_OUT[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[0]~feeder\, Corr_Main_1|buff|buffer_1[0]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[0]\, Corr_Main_1|buff|buffer_1[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[1]~feeder\, Corr_Main_1|buff|buffer_1[1]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[1]\, Corr_Main_1|buff|buffer_1[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[2]~feeder\, Corr_Main_1|buff|buffer_1[2]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[2]\, Corr_Main_1|buff|buffer_1[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[2]~I\, ADC_BIT_A[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[2]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]\, this_read_adc_manager|MRAM_DATA_OUT[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[0]~feeder\, Corr_Main_1|buff|buffer_0[0]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[0]\, Corr_Main_1|buff|buffer_0[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[1]~feeder\, Corr_Main_1|buff|buffer_0[1]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[1]\, Corr_Main_1|buff|buffer_0[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[2]\, Corr_Main_1|buff|buffer_0[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0\, Corr_Main_1|Add4~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4\, Corr_Main_1|Add4~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6\, Corr_Main_1|Add4~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12\, Corr_Main_1|Add4~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14\, Corr_Main_1|Add4~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16\, Corr_Main_1|Add4~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG396\, Corr_Main_1|Add4~16_NEW_REG396, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_OTERM325feeder\, Corr_Main_1|Add4~16_OTERM325feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG324\, Corr_Main_1|Add4~16_NEW_REG324, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_OTERM181feeder\, Corr_Main_1|Add4~16_OTERM181feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG180\, Corr_Main_1|Add4~16_NEW_REG180, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_OTERM127feeder\, Corr_Main_1|Add4~16_OTERM127feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG126\, Corr_Main_1|Add4~16_NEW_REG126, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG72\, Corr_Main_1|Add4~16_NEW_REG72, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16_NEW_REG36\, Corr_Main_1|Add4~16_NEW_REG36, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG398\, Corr_Main_1|Add4~14_NEW_REG398, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG326\, Corr_Main_1|Add4~14_NEW_REG326, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_OTERM183feeder\, Corr_Main_1|Add4~14_OTERM183feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG182\, Corr_Main_1|Add4~14_NEW_REG182, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_OTERM129feeder\, Corr_Main_1|Add4~14_OTERM129feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG128\, Corr_Main_1|Add4~14_NEW_REG128, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_OTERM75feeder\, Corr_Main_1|Add4~14_OTERM75feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG74\, Corr_Main_1|Add4~14_NEW_REG74, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14_NEW_REG38\, Corr_Main_1|Add4~14_NEW_REG38, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG400\, Corr_Main_1|Add4~12_NEW_REG400, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_OTERM329feeder\, Corr_Main_1|Add4~12_OTERM329feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG328\, Corr_Main_1|Add4~12_NEW_REG328, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_OTERM185feeder\, Corr_Main_1|Add4~12_OTERM185feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG184\, Corr_Main_1|Add4~12_NEW_REG184, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG130\, Corr_Main_1|Add4~12_NEW_REG130, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_OTERM77feeder\, Corr_Main_1|Add4~12_OTERM77feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG76\, Corr_Main_1|Add4~12_NEW_REG76, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12_NEW_REG40\, Corr_Main_1|Add4~12_NEW_REG40, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[3]\, Corr_Main_1|buff|buffer_4[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[3]~feeder\, Corr_Main_1|buff|buffer_1[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[3]\, Corr_Main_1|buff|buffer_1[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2\, Corr_Main_1|Add5~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8\, Corr_Main_1|Add5~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG420\, Corr_Main_1|Add5~10_NEW_REG420, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM349feeder\, Corr_Main_1|Add5~10_OTERM349feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG348\, Corr_Main_1|Add5~10_NEW_REG348, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM205feeder\, Corr_Main_1|Add5~10_OTERM205feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG204\, Corr_Main_1|Add5~10_NEW_REG204, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM151feeder\, Corr_Main_1|Add5~10_OTERM151feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG150\, Corr_Main_1|Add5~10_NEW_REG150, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM97feeder\, Corr_Main_1|Add5~10_OTERM97feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG96\, Corr_Main_1|Add5~10_NEW_REG96, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM61feeder\, Corr_Main_1|Add5~10_OTERM61feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG60\, Corr_Main_1|Add5~10_NEW_REG60, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG24\, Corr_Main_1|Add5~10_NEW_REG24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_OTERM7feeder\, Corr_Main_1|Add5~10_OTERM7feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10_NEW_REG6\, Corr_Main_1|Add5~10_NEW_REG6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG422\, Corr_Main_1|Add5~8_NEW_REG422, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM351feeder\, Corr_Main_1|Add5~8_OTERM351feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG350\, Corr_Main_1|Add5~8_NEW_REG350, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM207feeder\, Corr_Main_1|Add5~8_OTERM207feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG206\, Corr_Main_1|Add5~8_NEW_REG206, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM153feeder\, Corr_Main_1|Add5~8_OTERM153feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG152\, Corr_Main_1|Add5~8_NEW_REG152, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM99feeder\, Corr_Main_1|Add5~8_OTERM99feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG98\, Corr_Main_1|Add5~8_NEW_REG98, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM63feeder\, Corr_Main_1|Add5~8_OTERM63feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG62\, Corr_Main_1|Add5~8_NEW_REG62, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM27feeder\, Corr_Main_1|Add5~8_OTERM27feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG26\, Corr_Main_1|Add5~8_NEW_REG26, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_OTERM9feeder\, Corr_Main_1|Add5~8_OTERM9feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8_NEW_REG8\, Corr_Main_1|Add5~8_NEW_REG8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG406\, Corr_Main_1|Add4~6_NEW_REG406, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG334\, Corr_Main_1|Add4~6_NEW_REG334, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_OTERM191feeder\, Corr_Main_1|Add4~6_OTERM191feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG190\, Corr_Main_1|Add4~6_NEW_REG190, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG136\, Corr_Main_1|Add4~6_NEW_REG136, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_OTERM83feeder\, Corr_Main_1|Add4~6_OTERM83feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG82\, Corr_Main_1|Add4~6_NEW_REG82, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6_NEW_REG46\, Corr_Main_1|Add4~6_NEW_REG46, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG408\, Corr_Main_1|Add4~4_NEW_REG408, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG336\, Corr_Main_1|Add4~4_NEW_REG336, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_OTERM193feeder\, Corr_Main_1|Add4~4_OTERM193feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG192\, Corr_Main_1|Add4~4_NEW_REG192, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_OTERM139feeder\, Corr_Main_1|Add4~4_OTERM139feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG138\, Corr_Main_1|Add4~4_NEW_REG138, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG84\, Corr_Main_1|Add4~4_NEW_REG84, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4_NEW_REG48\, Corr_Main_1|Add4~4_NEW_REG48, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG428\, Corr_Main_1|Add5~2_NEW_REG428, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_OTERM357feeder\, Corr_Main_1|Add5~2_OTERM357feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG356\, Corr_Main_1|Add5~2_NEW_REG356, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_OTERM213feeder\, Corr_Main_1|Add5~2_OTERM213feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG212\, Corr_Main_1|Add5~2_NEW_REG212, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG158\, Corr_Main_1|Add5~2_NEW_REG158, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG104\, Corr_Main_1|Add5~2_NEW_REG104, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG68\, Corr_Main_1|Add5~2_NEW_REG68, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_OTERM33feeder\, Corr_Main_1|Add5~2_OTERM33feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG32\, Corr_Main_1|Add5~2_NEW_REG32, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_OTERM15feeder\, Corr_Main_1|Add5~2_OTERM15feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2_NEW_REG14\, Corr_Main_1|Add5~2_NEW_REG14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG412\, Corr_Main_1|Add4~0_NEW_REG412, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_OTERM341feeder\, Corr_Main_1|Add4~0_OTERM341feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG340\, Corr_Main_1|Add4~0_NEW_REG340, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_OTERM197feeder\, Corr_Main_1|Add4~0_OTERM197feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG196\, Corr_Main_1|Add4~0_NEW_REG196, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_OTERM143feeder\, Corr_Main_1|Add4~0_OTERM143feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG142\, Corr_Main_1|Add4~0_NEW_REG142, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_OTERM89feeder\, Corr_Main_1|Add4~0_OTERM89feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG88\, Corr_Main_1|Add4~0_NEW_REG88, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~0_NEW_REG52\, Corr_Main_1|Add4~0_NEW_REG52, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~2\, Corr_Main_1|Add10~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~6\, Corr_Main_1|Add10~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~12\, Corr_Main_1|Add10~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~14\, Corr_Main_1|Add10~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add10~18\, Corr_Main_1|Add10~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[4]~feeder\, Corr_Main_1|buff|buffer_7[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[4]\, Corr_Main_1|buff|buffer_7[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[5]~feeder\, Corr_Main_1|buff|buffer_7[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[5]\, Corr_Main_1|buff|buffer_7[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[6]\, Corr_Main_1|buff|buffer_7[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[7]~feeder\, Corr_Main_1|buff|buffer_7[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[7]\, Corr_Main_1|buff|buffer_7[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[8]~feeder\, Corr_Main_1|buff|buffer_7[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[8]\, Corr_Main_1|buff|buffer_7[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[9]\, Corr_Main_1|buff|buffer_7[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[10]~feeder\, Corr_Main_1|buff|buffer_7[10]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[10]\, Corr_Main_1|buff|buffer_7[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[11]\, Corr_Main_1|buff|buffer_7[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[3]~feeder\, Corr_Main_1|buff|buffer_6[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[3]\, Corr_Main_1|buff|buffer_6[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[4]\, Corr_Main_1|buff|buffer_6[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[5]~feeder\, Corr_Main_1|buff|buffer_6[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[5]\, Corr_Main_1|buff|buffer_6[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[6]~feeder\, Corr_Main_1|buff|buffer_6[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[6]\, Corr_Main_1|buff|buffer_6[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[7]~feeder\, Corr_Main_1|buff|buffer_6[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[7]\, Corr_Main_1|buff|buffer_6[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[8]~feeder\, Corr_Main_1|buff|buffer_6[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[8]\, Corr_Main_1|buff|buffer_6[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[9]~feeder\, Corr_Main_1|buff|buffer_6[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[9]\, Corr_Main_1|buff|buffer_6[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[10]~feeder\, Corr_Main_1|buff|buffer_6[10]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[10]\, Corr_Main_1|buff|buffer_6[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[4]~feeder\, Corr_Main_1|buff|buffer_5[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[4]\, Corr_Main_1|buff|buffer_5[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[5]~feeder\, Corr_Main_1|buff|buffer_5[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[5]\, Corr_Main_1|buff|buffer_5[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[6]~feeder\, Corr_Main_1|buff|buffer_5[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[6]\, Corr_Main_1|buff|buffer_5[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[7]~feeder\, Corr_Main_1|buff|buffer_5[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[7]\, Corr_Main_1|buff|buffer_5[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[8]~feeder\, Corr_Main_1|buff|buffer_5[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[8]\, Corr_Main_1|buff|buffer_5[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[9]~feeder\, Corr_Main_1|buff|buffer_5[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[9]\, Corr_Main_1|buff|buffer_5[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[10]\, Corr_Main_1|buff|buffer_5[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[11]\, Corr_Main_1|buff|buffer_5[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[4]\, Corr_Main_1|buff|buffer_4[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[5]~feeder\, Corr_Main_1|buff|buffer_4[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[5]\, Corr_Main_1|buff|buffer_4[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[6]~feeder\, Corr_Main_1|buff|buffer_4[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[6]\, Corr_Main_1|buff|buffer_4[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[7]~feeder\, Corr_Main_1|buff|buffer_4[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[7]\, Corr_Main_1|buff|buffer_4[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[8]~feeder\, Corr_Main_1|buff|buffer_4[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[8]\, Corr_Main_1|buff|buffer_4[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[9]~feeder\, Corr_Main_1|buff|buffer_4[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[9]\, Corr_Main_1|buff|buffer_4[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[10]\, Corr_Main_1|buff|buffer_4[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[4]\, Corr_Main_1|buff|buffer_3[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[5]~feeder\, Corr_Main_1|buff|buffer_3[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[5]\, Corr_Main_1|buff|buffer_3[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[6]~feeder\, Corr_Main_1|buff|buffer_3[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[6]\, Corr_Main_1|buff|buffer_3[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[7]~feeder\, Corr_Main_1|buff|buffer_3[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[7]\, Corr_Main_1|buff|buffer_3[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[8]~feeder\, Corr_Main_1|buff|buffer_3[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[8]\, Corr_Main_1|buff|buffer_3[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[9]~feeder\, Corr_Main_1|buff|buffer_3[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[9]\, Corr_Main_1|buff|buffer_3[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[10]\, Corr_Main_1|buff|buffer_3[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[11]~feeder\, Corr_Main_1|buff|buffer_3[11]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[11]\, Corr_Main_1|buff|buffer_3[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[4]\, Corr_Main_1|buff|buffer_2[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[5]~feeder\, Corr_Main_1|buff|buffer_2[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[5]\, Corr_Main_1|buff|buffer_2[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[6]~feeder\, Corr_Main_1|buff|buffer_2[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[6]\, Corr_Main_1|buff|buffer_2[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[7]~feeder\, Corr_Main_1|buff|buffer_2[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[7]\, Corr_Main_1|buff|buffer_2[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[8]~feeder\, Corr_Main_1|buff|buffer_2[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[8]\, Corr_Main_1|buff|buffer_2[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[9]~feeder\, Corr_Main_1|buff|buffer_2[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[9]\, Corr_Main_1|buff|buffer_2[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[10]~feeder\, Corr_Main_1|buff|buffer_2[10]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[10]\, Corr_Main_1|buff|buffer_2[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[4]\, Corr_Main_1|buff|buffer_1[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[5]\, Corr_Main_1|buff|buffer_1[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[6]\, Corr_Main_1|buff|buffer_1[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[7]\, Corr_Main_1|buff|buffer_1[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[8]~feeder\, Corr_Main_1|buff|buffer_1[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[8]\, Corr_Main_1|buff|buffer_1[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[9]~feeder\, Corr_Main_1|buff|buffer_1[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[9]\, Corr_Main_1|buff|buffer_1[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[10]\, Corr_Main_1|buff|buffer_1[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[11]\, Corr_Main_1|buff|buffer_1[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[3]~feeder\, Corr_Main_1|buff|buffer_0[3]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[3]\, Corr_Main_1|buff|buffer_0[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[4]~feeder\, Corr_Main_1|buff|buffer_0[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[4]\, Corr_Main_1|buff|buffer_0[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[5]~feeder\, Corr_Main_1|buff|buffer_0[5]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[5]\, Corr_Main_1|buff|buffer_0[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[6]~feeder\, Corr_Main_1|buff|buffer_0[6]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[6]\, Corr_Main_1|buff|buffer_0[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[7]~feeder\, Corr_Main_1|buff|buffer_0[7]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[7]\, Corr_Main_1|buff|buffer_0[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[8]~feeder\, Corr_Main_1|buff|buffer_0[8]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[8]\, Corr_Main_1|buff|buffer_0[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[9]~feeder\, Corr_Main_1|buff|buffer_0[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[9]\, Corr_Main_1|buff|buffer_0[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[10]~feeder\, Corr_Main_1|buff|buffer_0[10]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[10]\, Corr_Main_1|buff|buffer_0[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[11]\, Corr_Main_1|buff|buffer_0[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0\, Corr_Main_1|Add7~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2\, Corr_Main_1|Add7~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6\, Corr_Main_1|Add7~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8\, Corr_Main_1|Add7~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10\, Corr_Main_1|Add7~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12\, Corr_Main_1|Add7~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14\, Corr_Main_1|Add7~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16\, Corr_Main_1|Add7~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_NEW_REG486\, Corr_Main_1|Add7~16_NEW_REG486, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_OTERM451feeder\, Corr_Main_1|Add7~16_OTERM451feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_NEW_REG450\, Corr_Main_1|Add7~16_NEW_REG450, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_OTERM271feeder\, Corr_Main_1|Add7~16_OTERM271feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_NEW_REG270\, Corr_Main_1|Add7~16_NEW_REG270, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_OTERM253feeder\, Corr_Main_1|Add7~16_OTERM253feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16_NEW_REG252\, Corr_Main_1|Add7~16_NEW_REG252, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_NEW_REG488\, Corr_Main_1|Add7~14_NEW_REG488, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_OTERM453feeder\, Corr_Main_1|Add7~14_OTERM453feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_NEW_REG452\, Corr_Main_1|Add7~14_NEW_REG452, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_OTERM273feeder\, Corr_Main_1|Add7~14_OTERM273feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_NEW_REG272\, Corr_Main_1|Add7~14_NEW_REG272, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14_NEW_REG254\, Corr_Main_1|Add7~14_NEW_REG254, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_NEW_REG490\, Corr_Main_1|Add7~12_NEW_REG490, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_OTERM455feeder\, Corr_Main_1|Add7~12_OTERM455feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_NEW_REG454\, Corr_Main_1|Add7~12_NEW_REG454, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_OTERM275feeder\, Corr_Main_1|Add7~12_OTERM275feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_NEW_REG274\, Corr_Main_1|Add7~12_NEW_REG274, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_OTERM257feeder\, Corr_Main_1|Add7~12_OTERM257feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12_NEW_REG256\, Corr_Main_1|Add7~12_NEW_REG256, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_NEW_REG492\, Corr_Main_1|Add7~10_NEW_REG492, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_NEW_REG456\, Corr_Main_1|Add7~10_NEW_REG456, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_OTERM277feeder\, Corr_Main_1|Add7~10_OTERM277feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_NEW_REG276\, Corr_Main_1|Add7~10_NEW_REG276, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_OTERM259feeder\, Corr_Main_1|Add7~10_OTERM259feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10_NEW_REG258\, Corr_Main_1|Add7~10_NEW_REG258, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8_NEW_REG494\, Corr_Main_1|Add7~8_NEW_REG494, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8_NEW_REG458\, Corr_Main_1|Add7~8_NEW_REG458, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8_OTERM279feeder\, Corr_Main_1|Add7~8_OTERM279feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8_NEW_REG278\, Corr_Main_1|Add7~8_NEW_REG278, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8_NEW_REG260\, Corr_Main_1|Add7~8_NEW_REG260, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_NEW_REG496\, Corr_Main_1|Add7~6_NEW_REG496, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_OTERM461feeder\, Corr_Main_1|Add7~6_OTERM461feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_NEW_REG460\, Corr_Main_1|Add7~6_NEW_REG460, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_OTERM281feeder\, Corr_Main_1|Add7~6_OTERM281feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_NEW_REG280\, Corr_Main_1|Add7~6_NEW_REG280, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_OTERM263feeder\, Corr_Main_1|Add7~6_OTERM263feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6_NEW_REG262\, Corr_Main_1|Add7~6_NEW_REG262, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[11]~feeder\, Corr_Main_1|buff|buffer_2[11]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[11]\, Corr_Main_1|buff|buffer_2[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~4_NEW_REG480\, Corr_Main_1|Add6~4_NEW_REG480, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add6~4_NEW_REG444\, Corr_Main_1|Add6~4_NEW_REG444, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2_NEW_REG500\, Corr_Main_1|Add7~2_NEW_REG500, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2_NEW_REG464\, Corr_Main_1|Add7~2_NEW_REG464, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2_OTERM285feeder\, Corr_Main_1|Add7~2_OTERM285feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2_NEW_REG284\, Corr_Main_1|Add7~2_NEW_REG284, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2_NEW_REG266\, Corr_Main_1|Add7~2_NEW_REG266, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_NEW_REG502\, Corr_Main_1|Add7~0_NEW_REG502, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_OTERM467feeder\, Corr_Main_1|Add7~0_OTERM467feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_NEW_REG466\, Corr_Main_1|Add7~0_NEW_REG466, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_OTERM287feeder\, Corr_Main_1|Add7~0_OTERM287feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_NEW_REG286\, Corr_Main_1|Add7~0_NEW_REG286, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_OTERM269feeder\, Corr_Main_1|Add7~0_OTERM269feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0_NEW_REG268\, Corr_Main_1|Add7~0_NEW_REG268, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~0\, Corr_Main_1|Add11~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~4\, Corr_Main_1|Add11~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~8\, Corr_Main_1|Add11~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~10\, Corr_Main_1|Add11~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~4\, Corr_Main_1|Add13~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~6\, Corr_Main_1|Add13~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~10\, Corr_Main_1|Add13~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~12\, Corr_Main_1|Add13~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~16\, Corr_Main_1|Add13~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~18\, Corr_Main_1|Add13~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~20\, Corr_Main_1|Add13~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~0\, Corr_Main_1|Add1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~4\, Corr_Main_1|Add1~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~6\, Corr_Main_1|Add1~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~8\, Corr_Main_1|Add1~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~14_NEW_REG236\, Corr_Main_1|Add1~14_NEW_REG236, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~14_NEW_REG218\, Corr_Main_1|Add1~14_NEW_REG218, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~2\, Corr_Main_1|Add0~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~10\, Corr_Main_1|Add0~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~8_NEW_REG242\, Corr_Main_1|Add1~8_NEW_REG242, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~8_NEW_REG224\, Corr_Main_1|Add1~8_NEW_REG224, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~6_NEW_REG244\, Corr_Main_1|Add1~6_NEW_REG244, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~6_NEW_REG226\, Corr_Main_1|Add1~6_NEW_REG226, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~4_NEW_REG246\, Corr_Main_1|Add1~4_NEW_REG246, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~4_NEW_REG228\, Corr_Main_1|Add1~4_NEW_REG228, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~0_NEW_REG250\, Corr_Main_1|Add1~0_NEW_REG250, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~0_NEW_REG232\, Corr_Main_1|Add1~0_NEW_REG232, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~0\, Corr_Main_1|Add8~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~4\, Corr_Main_1|Add8~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~8\, Corr_Main_1|Add8~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~0\, Corr_Main_1|Add2~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~2\, Corr_Main_1|Add2~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~4\, Corr_Main_1|Add2~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~8\, Corr_Main_1|Add2~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~12_NEW_REG364\, Corr_Main_1|Add2~12_NEW_REG364, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~12_NEW_REG292\, Corr_Main_1|Add2~12_NEW_REG292, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6\, Corr_Main_1|Add3~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_NEW_REG384\, Corr_Main_1|Add3~10_NEW_REG384, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_NEW_REG312\, Corr_Main_1|Add3~10_NEW_REG312, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_OTERM169feeder\, Corr_Main_1|Add3~10_OTERM169feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_NEW_REG168\, Corr_Main_1|Add3~10_NEW_REG168, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_OTERM115feeder\, Corr_Main_1|Add3~10_OTERM115feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10_NEW_REG114\, Corr_Main_1|Add3~10_NEW_REG114, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~8_NEW_REG368\, Corr_Main_1|Add2~8_NEW_REG368, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~8_NEW_REG296\, Corr_Main_1|Add2~8_NEW_REG296, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_NEW_REG388\, Corr_Main_1|Add3~6_NEW_REG388, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_OTERM317feeder\, Corr_Main_1|Add3~6_OTERM317feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_NEW_REG316\, Corr_Main_1|Add3~6_NEW_REG316, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_OTERM173feeder\, Corr_Main_1|Add3~6_OTERM173feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_NEW_REG172\, Corr_Main_1|Add3~6_NEW_REG172, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_OTERM119feeder\, Corr_Main_1|Add3~6_OTERM119feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6_NEW_REG118\, Corr_Main_1|Add3~6_NEW_REG118, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~4_NEW_REG372\, Corr_Main_1|Add2~4_NEW_REG372, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~4_NEW_REG300\, Corr_Main_1|Add2~4_NEW_REG300, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~2_NEW_REG374\, Corr_Main_1|Add2~2_NEW_REG374, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~2_NEW_REG302\, Corr_Main_1|Add2~2_NEW_REG302, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~0_NEW_REG376\, Corr_Main_1|Add2~0_NEW_REG376, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~0_NEW_REG304\, Corr_Main_1|Add2~0_NEW_REG304, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~2\, Corr_Main_1|Add9~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~6\, Corr_Main_1|Add9~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~10\, Corr_Main_1|Add9~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~0\, Corr_Main_1|Add12~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~2\, Corr_Main_1|Add12~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~8\, Corr_Main_1|Add12~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~0\, Corr_Main_1|Add14~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~2\, Corr_Main_1|Add14~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~4\, Corr_Main_1|Add14~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~6\, Corr_Main_1|Add14~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~8\, Corr_Main_1|Add14~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~10\, Corr_Main_1|Add14~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~12\, Corr_Main_1|Add14~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~14\, Corr_Main_1|Add14~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~16\, Corr_Main_1|Add14~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~18\, Corr_Main_1|Add14~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~20\, Corr_Main_1|Add14~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add14~22\, Corr_Main_1|Add14~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|LessThan0~6\, Corr_Main_1|LessThan0~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|LessThan0~3\, Corr_Main_1|LessThan0~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|LessThan0~23\, Corr_Main_1|LessThan0~23, UNI_Projektas, 1
instance = comp, \Corr_Main_1|LessThan0~22\, Corr_Main_1|LessThan0~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_value[0]~0\, Corr_Main_1|corr_value[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[0]~0\, Corr_Main_1|MRAM_DATA_OUT[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[0]\, Corr_Main_1|MRAM_DATA_OUT[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux61~0\, this_mram_controller|Mux61~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~1\, this_mram_controller|Add0~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[1]\, this_mram_controller|counter[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~0\, this_mram_controller|Add0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[2]\, this_mram_controller|counter[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~2\, this_mram_controller|Add0~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[3]\, this_mram_controller|counter[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux79~0\, this_mram_controller|Mux79~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux78~0\, this_mram_controller|Mux78~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector39~0\, this_mram_controller|Selector39~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~reg0\, this_mram_controller|MRAM_D[0]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux62~0\, this_mram_controller|Mux62~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector24~0\, this_mram_controller|Selector24~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~enfeeder\, this_mram_controller|MRAM_D[0]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~en\, this_mram_controller|MRAM_D[0]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_value[1]~1\, Corr_Main_1|corr_value[1]~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[1]\, Corr_Main_1|MRAM_DATA_OUT[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux64~0\, this_mram_controller|Mux64~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~reg0\, this_mram_controller|MRAM_D[1]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~enfeeder\, this_mram_controller|MRAM_D[1]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~en\, this_mram_controller|MRAM_D[1]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_value[2]~2\, Corr_Main_1|corr_value[2]~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[2]\, Corr_Main_1|MRAM_DATA_OUT[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux65~0\, this_mram_controller|Mux65~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~reg0\, this_mram_controller|MRAM_D[2]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~enfeeder\, this_mram_controller|MRAM_D[2]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~en\, this_mram_controller|MRAM_D[2]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_value[3]~3\, Corr_Main_1|corr_value[3]~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[3]\, Corr_Main_1|MRAM_DATA_OUT[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux66~0\, this_mram_controller|Mux66~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~reg0\, this_mram_controller|MRAM_D[3]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~en\, this_mram_controller|MRAM_D[3]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[4]\, Corr_Main_1|MRAM_DATA_OUT[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux67~0\, this_mram_controller|Mux67~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~reg0\, this_mram_controller|MRAM_D[4]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~en\, this_mram_controller|MRAM_D[4]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[5]\, Corr_Main_1|MRAM_DATA_OUT[5], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux68~0\, this_mram_controller|Mux68~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~reg0\, this_mram_controller|MRAM_D[5]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~en\, this_mram_controller|MRAM_D[5]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[6]\, Corr_Main_1|MRAM_DATA_OUT[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux69~0\, this_mram_controller|Mux69~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~reg0\, this_mram_controller|MRAM_D[6]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~enfeeder\, this_mram_controller|MRAM_D[6]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~en\, this_mram_controller|MRAM_D[6]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[7]\, Corr_Main_1|MRAM_DATA_OUT[7], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux70~0\, this_mram_controller|Mux70~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~reg0\, this_mram_controller|MRAM_D[7]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~enfeeder\, this_mram_controller|MRAM_D[7]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~en\, this_mram_controller|MRAM_D[7]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[8]\, Corr_Main_1|MRAM_DATA_OUT[8], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux71~0\, this_mram_controller|Mux71~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~reg0\, this_mram_controller|MRAM_D[8]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~enfeeder\, this_mram_controller|MRAM_D[8]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~en\, this_mram_controller|MRAM_D[8]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[9]\, Corr_Main_1|MRAM_DATA_OUT[9], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux72~0\, this_mram_controller|Mux72~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~reg0\, this_mram_controller|MRAM_D[9]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~enfeeder\, this_mram_controller|MRAM_D[9]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~en\, this_mram_controller|MRAM_D[9]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[10]\, Corr_Main_1|MRAM_DATA_OUT[10], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux73~0\, this_mram_controller|Mux73~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~reg0\, this_mram_controller|MRAM_D[10]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~enfeeder\, this_mram_controller|MRAM_D[10]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~en\, this_mram_controller|MRAM_D[10]~en, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[11]\, Corr_Main_1|MRAM_DATA_OUT[11], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux74~0\, this_mram_controller|Mux74~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~reg0\, this_mram_controller|MRAM_D[11]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~enfeeder\, this_mram_controller|MRAM_D[11]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~en\, this_mram_controller|MRAM_D[11]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~enfeeder\, this_mram_controller|MRAM_D[12]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~en\, this_mram_controller|MRAM_D[12]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~enfeeder\, this_mram_controller|MRAM_D[13]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~en\, this_mram_controller|MRAM_D[13]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~enfeeder\, this_mram_controller|MRAM_D[14]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~en\, this_mram_controller|MRAM_D[14]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[15]~enfeeder\, this_mram_controller|MRAM_D[15]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[15]~en\, this_mram_controller|MRAM_D[15]~en, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~1\, this_setup_manager|Equal10~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~5\, this_setup_manager|Equal0~5, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~2\, this_setup_manager|WideNor0~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~3\, this_setup_manager|WideNor0~3, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~4\, this_setup_manager|WideNor0~4, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector9~0\, this_setup_manager|Selector9~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|ADC_SYNC\, this_setup_manager|ADC_SYNC, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~0\, adc_spi_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~1\, adc_spi_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|SPI_CS\, adc_spi_controller|SPI_CS, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux41~0\, this_mram_controller|Mux41~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~0\, this_mram_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~1\, this_mram_controller|Selector1~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_OUTPUT_EN\, this_mram_controller|MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[0]~14\, Corr_Main_1|address_counter[0]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter~16\, Corr_Main_1|address_counter~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[0]\, Corr_Main_1|address_counter[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector22~0\, this_mram_controller|Selector22~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector22~2\, this_mram_controller|Selector22~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[0]\, this_mram_controller|MRAM_A[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[1]~17\, Corr_Main_1|address_counter[1]~17, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[1]\, Corr_Main_1|address_counter[1], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb~1\, this_write_out_mram_manager|msb~1, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb\, this_write_out_mram_manager|msb, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]~17\, this_write_out_mram_manager|address_counter[1]~17, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter~16\, this_write_out_mram_manager|address_counter~16, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]\, this_write_out_mram_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector21~0\, this_mram_controller|Selector21~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[1]\, this_mram_controller|MRAM_A[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[2]~19\, Corr_Main_1|address_counter[2]~19, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[2]\, Corr_Main_1|address_counter[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector20~0\, this_mram_controller|Selector20~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[2]\, this_mram_controller|MRAM_A[2], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]~21\, this_write_out_mram_manager|address_counter[3]~21, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]\, this_write_out_mram_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[3]~21\, Corr_Main_1|address_counter[3]~21, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[3]\, Corr_Main_1|address_counter[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector19~0\, this_mram_controller|Selector19~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[3]\, this_mram_controller|MRAM_A[3], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]~23\, this_write_out_mram_manager|address_counter[4]~23, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]\, this_write_out_mram_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[4]~23\, Corr_Main_1|address_counter[4]~23, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[4]\, Corr_Main_1|address_counter[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector18~0\, this_mram_controller|Selector18~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[4]\, this_mram_controller|MRAM_A[4], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]~25\, this_write_out_mram_manager|address_counter[5]~25, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]\, this_write_out_mram_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[5]~25\, Corr_Main_1|address_counter[5]~25, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[5]\, Corr_Main_1|address_counter[5], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector17~0\, this_mram_controller|Selector17~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[5]\, this_mram_controller|MRAM_A[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]~27\, this_write_out_mram_manager|address_counter[6]~27, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]\, this_write_out_mram_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[6]~27\, Corr_Main_1|address_counter[6]~27, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[6]\, Corr_Main_1|address_counter[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector16~0\, this_mram_controller|Selector16~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[6]\, this_mram_controller|MRAM_A[6], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[7]~29\, this_write_out_mram_manager|address_counter[7]~29, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[7]\, this_write_out_mram_manager|address_counter[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[7]~29\, Corr_Main_1|address_counter[7]~29, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[7]\, Corr_Main_1|address_counter[7], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector15~0\, this_mram_controller|Selector15~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[7]\, this_mram_controller|MRAM_A[7], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[8]~31\, this_write_out_mram_manager|address_counter[8]~31, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[8]\, this_write_out_mram_manager|address_counter[8], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector14~0\, this_mram_controller|Selector14~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[8]\, this_mram_controller|MRAM_A[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[9]~33\, Corr_Main_1|address_counter[9]~33, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[9]\, Corr_Main_1|address_counter[9], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector13~0\, this_mram_controller|Selector13~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[9]\, this_mram_controller|MRAM_A[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[10]~35\, Corr_Main_1|address_counter[10]~35, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[10]\, Corr_Main_1|address_counter[10], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[10]~35\, this_write_out_mram_manager|address_counter[10]~35, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[10]\, this_write_out_mram_manager|address_counter[10], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector12~0\, this_mram_controller|Selector12~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[10]\, this_mram_controller|MRAM_A[10], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[11]~37\, this_write_out_mram_manager|address_counter[11]~37, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[11]\, this_write_out_mram_manager|address_counter[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[11]~37\, Corr_Main_1|address_counter[11]~37, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[11]\, Corr_Main_1|address_counter[11], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector11~0\, this_mram_controller|Selector11~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[11]\, this_mram_controller|MRAM_A[11], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[12]~39\, this_write_out_mram_manager|address_counter[12]~39, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[12]\, this_write_out_mram_manager|address_counter[12], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[12]~39\, Corr_Main_1|address_counter[12]~39, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[12]\, Corr_Main_1|address_counter[12], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector10~0\, this_mram_controller|Selector10~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[12]\, this_mram_controller|MRAM_A[12], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[13]~41\, Corr_Main_1|address_counter[13]~41, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[13]\, Corr_Main_1|address_counter[13], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[13]~41\, this_write_out_mram_manager|address_counter[13]~41, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[13]\, this_write_out_mram_manager|address_counter[13], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector9~0\, this_mram_controller|Selector9~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[13]\, this_mram_controller|MRAM_A[13], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~1\, this_mram_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~2\, this_mram_controller|Selector0~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_EN\, this_mram_controller|MRAM_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux18~0\, this_mram_controller|Mux18~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~0\, this_mram_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~1\, this_mram_controller|Selector2~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_WRITE_EN\, this_mram_controller|MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector4~0\, this_mram_controller|Selector4~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector4~1\, this_mram_controller|Selector4~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_LOWER_EN\, this_mram_controller|MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX_BUSY\, UART_Controller_1|uart_tx_1|TX_BUSY, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ~0\, this_write_out_mram_manager|UART_DATA_IRQ~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ\, this_write_out_mram_manager|UART_DATA_IRQ, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector3~0\, UART_Controller_1|Selector3~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector3~1\, UART_Controller_1|Selector3~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.transmiting\, UART_Controller_1|next_state.transmiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.transmiting\, UART_Controller_1|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector2~0\, UART_Controller_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector2~1\, UART_Controller_1|Selector2~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.reading_fifo2\, UART_Controller_1|next_state.reading_fifo2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo2\, UART_Controller_1|curr_state.reading_fifo2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector0~0\, UART_Controller_1|Selector0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector0~1\, UART_Controller_1|Selector0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.idle\, UART_Controller_1|next_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.idle\, UART_Controller_1|curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector1~1\, UART_Controller_1|uart_tx_1|Selector1~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~2\, UART_Controller_1|uart_tx_1|Selector4~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.stop\, UART_Controller_1|uart_tx_1|tx_curr_state.stop, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector0~0\, UART_Controller_1|uart_tx_1|Selector0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.idle\, UART_Controller_1|uart_tx_1|tx_curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector19~0\, UART_Controller_1|uart_tx_1|Selector19~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector19~2\, UART_Controller_1|uart_tx_1|Selector19~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[1]\, UART_Controller_1|uart_tx_1|data_index[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector19~1\, UART_Controller_1|uart_tx_1|Selector19~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector18~0\, UART_Controller_1|uart_tx_1|Selector18~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[2]\, UART_Controller_1|uart_tx_1|data_index[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~1\, UART_Controller_1|uart_tx_1|Selector4~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector17~0\, UART_Controller_1|uart_tx_1|Selector17~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[3]\, UART_Controller_1|uart_tx_1|data_index[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~0\, UART_Controller_1|uart_tx_1|Selector4~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector1~0\, UART_Controller_1|uart_tx_1|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.sync\, UART_Controller_1|uart_tx_1|tx_curr_state.sync, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector6~0\, UART_Controller_1|uart_tx_1|Selector6~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[10]\, UART_Controller_1|uart_tx_1|counter[10], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector8~0\, UART_Controller_1|uart_tx_1|Selector8~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[8]\, UART_Controller_1|uart_tx_1|counter[8], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector12~0\, UART_Controller_1|uart_tx_1|Selector12~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[4]\, UART_Controller_1|uart_tx_1|counter[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector13~0\, UART_Controller_1|uart_tx_1|Selector13~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[3]\, UART_Controller_1|uart_tx_1|counter[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector14~0\, UART_Controller_1|uart_tx_1|Selector14~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[2]\, UART_Controller_1|uart_tx_1|counter[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector16~0\, UART_Controller_1|uart_tx_1|Selector16~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[0]\, UART_Controller_1|uart_tx_1|counter[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~0\, UART_Controller_1|uart_tx_1|Add0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~10\, UART_Controller_1|uart_tx_1|Add0~10, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector11~0\, UART_Controller_1|uart_tx_1|Selector11~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[5]\, UART_Controller_1|uart_tx_1|counter[5], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~12\, UART_Controller_1|uart_tx_1|Add0~12, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector10~0\, UART_Controller_1|uart_tx_1|Selector10~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[6]\, UART_Controller_1|uart_tx_1|counter[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~14\, UART_Controller_1|uart_tx_1|Add0~14, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector9~0\, UART_Controller_1|uart_tx_1|Selector9~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[7]\, UART_Controller_1|uart_tx_1|counter[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector7~0\, UART_Controller_1|uart_tx_1|Selector7~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[9]\, UART_Controller_1|uart_tx_1|counter[9], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~2\, UART_Controller_1|uart_tx_1|Equal0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~1\, UART_Controller_1|uart_tx_1|Equal0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~3\, UART_Controller_1|uart_tx_1|Equal0~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector3~0\, UART_Controller_1|uart_tx_1|Selector3~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.data\, UART_Controller_1|uart_tx_1|tx_curr_state.data, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector20~0\, UART_Controller_1|uart_tx_1|Selector20~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[0]\, UART_Controller_1|uart_tx_1|data_index[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector1~0\, UART_Controller_1|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector1~1\, UART_Controller_1|Selector1~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.reading_fifo1\, UART_Controller_1|next_state.reading_fifo1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo1~feeder\, UART_Controller_1|curr_state.reading_fifo1~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo1\, UART_Controller_1|curr_state.reading_fifo1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~0\, this_mram_controller|data_out[0]~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~1\, this_mram_controller|data_out[0]~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[8]\, this_mram_controller|data_out[8], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~feeder\, this_mram_controller|data_out[0]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]\, this_mram_controller|data_out[0], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[0]~6\, this_write_out_mram_manager|UART_SEND_DATA[0]~6, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[9]\, this_mram_controller|data_out[9], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[1]~feeder\, this_mram_controller|data_out[1]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[1]\, this_mram_controller|data_out[1], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[1]~5\, this_write_out_mram_manager|UART_SEND_DATA[1]~5, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[10]\, this_mram_controller|data_out[10], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]~feeder\, this_mram_controller|data_out[2]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]\, this_mram_controller|data_out[2], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[2]~4\, this_write_out_mram_manager|UART_SEND_DATA[2]~4, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[11]\, this_mram_controller|data_out[11], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]~feeder\, this_mram_controller|data_out[3]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]\, this_mram_controller|data_out[3], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[3]~7\, this_write_out_mram_manager|UART_SEND_DATA[3]~7, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[12]\, this_mram_controller|data_out[12], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[4]~feeder\, this_mram_controller|data_out[4]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[4]\, this_mram_controller|data_out[4], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[4]~2\, this_write_out_mram_manager|UART_SEND_DATA[4]~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[13]\, this_mram_controller|data_out[13], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[5]~feeder\, this_mram_controller|data_out[5]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[5]\, this_mram_controller|data_out[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[5]~0\, this_write_out_mram_manager|UART_SEND_DATA[5]~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[14]\, this_mram_controller|data_out[14], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[6]~feeder\, this_mram_controller|data_out[6]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[6]\, this_mram_controller|data_out[6], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[6]~1\, this_write_out_mram_manager|UART_SEND_DATA[6]~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[15]\, this_mram_controller|data_out[15], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[7]~feeder\, this_mram_controller|data_out[7]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[7]\, this_mram_controller|data_out[7], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[7]~3\, this_write_out_mram_manager|UART_SEND_DATA[7]~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[0]\, UART_Controller_1|uart_tx_1|data_send[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[1]~4\, UART_Controller_1|uart_tx_1|data_send[1]~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[1]\, UART_Controller_1|uart_tx_1|data_send[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~2\, UART_Controller_1|uart_tx_1|Mux0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[3]\, UART_Controller_1|uart_tx_1|data_send[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[2]~3\, UART_Controller_1|uart_tx_1|data_send[2]~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[2]\, UART_Controller_1|uart_tx_1|data_send[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~3\, UART_Controller_1|uart_tx_1|Mux0~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]~2\, UART_Controller_1|uart_tx_1|data_send[4]~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]\, UART_Controller_1|uart_tx_1|data_send[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[6]~1\, UART_Controller_1|uart_tx_1|data_send[6]~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[6]\, UART_Controller_1|uart_tx_1|data_send[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~0\, UART_Controller_1|uart_tx_1|Mux0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[7]\, UART_Controller_1|uart_tx_1|data_send[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~1\, UART_Controller_1|uart_tx_1|Mux0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~4\, UART_Controller_1|uart_tx_1|Mux0~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector2~0\, UART_Controller_1|uart_tx_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.start\, UART_Controller_1|uart_tx_1|tx_curr_state.start, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell\, UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX\, UART_Controller_1|uart_tx_1|TX, UNI_Projektas, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, UNI_Projektas, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, UNI_Projektas, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_SDIN~I\, ADC_SPI_SDIN, UNI_Projektas, 1
instance = comp, \SPI_CS~I\, SPI_CS, UNI_Projektas, 1
instance = comp, \BUTTON~I\, BUTTON, UNI_Projektas, 1
instance = comp, \ADC_SHDN~I\, ADC_SHDN, UNI_Projektas, 1
instance = comp, \ADC_SYNC~I\, ADC_SYNC, UNI_Projektas, 1
instance = comp, \ADC_CLK~I\, ADC_CLK, UNI_Projektas, 1
instance = comp, \ADC_DORB~I\, ADC_DORB, UNI_Projektas, 1
instance = comp, \ADC_DORA~I\, ADC_DORA, UNI_Projektas, 1
instance = comp, \ADC_DCLKB~I\, ADC_DCLKB, UNI_Projektas, 1
instance = comp, \ADC_BIT_B[0]~I\, ADC_BIT_B[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[1]~I\, ADC_BIT_B[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[2]~I\, ADC_BIT_B[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[3]~I\, ADC_BIT_B[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[4]~I\, ADC_BIT_B[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[5]~I\, ADC_BIT_B[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[6]~I\, ADC_BIT_B[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[7]~I\, ADC_BIT_B[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[8]~I\, ADC_BIT_B[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[9]~I\, ADC_BIT_B[9], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[0]~I\, ADC_BIT_A[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[1]~I\, ADC_BIT_A[1], UNI_Projektas, 1
instance = comp, \ADC_SPI_SCLK~I\, ADC_SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_CS~I\, ADC_SPI_CS, UNI_Projektas, 1
instance = comp, \MRAM_OUTPUT_EN~I\, MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \MRAM_A[0]~I\, MRAM_A[0], UNI_Projektas, 1
instance = comp, \MRAM_A[1]~I\, MRAM_A[1], UNI_Projektas, 1
instance = comp, \MRAM_A[2]~I\, MRAM_A[2], UNI_Projektas, 1
instance = comp, \MRAM_A[3]~I\, MRAM_A[3], UNI_Projektas, 1
instance = comp, \MRAM_A[4]~I\, MRAM_A[4], UNI_Projektas, 1
instance = comp, \MRAM_A[5]~I\, MRAM_A[5], UNI_Projektas, 1
instance = comp, \MRAM_A[6]~I\, MRAM_A[6], UNI_Projektas, 1
instance = comp, \MRAM_A[7]~I\, MRAM_A[7], UNI_Projektas, 1
instance = comp, \MRAM_A[8]~I\, MRAM_A[8], UNI_Projektas, 1
instance = comp, \MRAM_A[9]~I\, MRAM_A[9], UNI_Projektas, 1
instance = comp, \MRAM_A[10]~I\, MRAM_A[10], UNI_Projektas, 1
instance = comp, \MRAM_A[11]~I\, MRAM_A[11], UNI_Projektas, 1
instance = comp, \MRAM_A[12]~I\, MRAM_A[12], UNI_Projektas, 1
instance = comp, \MRAM_A[13]~I\, MRAM_A[13], UNI_Projektas, 1
instance = comp, \MRAM_A[14]~I\, MRAM_A[14], UNI_Projektas, 1
instance = comp, \MRAM_A[15]~I\, MRAM_A[15], UNI_Projektas, 1
instance = comp, \MRAM_A[16]~I\, MRAM_A[16], UNI_Projektas, 1
instance = comp, \MRAM_A[17]~I\, MRAM_A[17], UNI_Projektas, 1
instance = comp, \MRAM_EN~I\, MRAM_EN, UNI_Projektas, 1
instance = comp, \MRAM_WRITE_EN~I\, MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \MRAM_UPPER_EN~I\, MRAM_UPPER_EN, UNI_Projektas, 1
instance = comp, \MRAM_LOWER_EN~I\, MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \UART_RX~I\, UART_RX, UNI_Projektas, 1
instance = comp, \UART_TX~I\, UART_TX, UNI_Projektas, 1
