Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/utp/Desktop/final2/sparcv8_v6_monociclo_tb_isim_beh.exe -prj C:/Users/utp/Desktop/final2/sparcv8_v6_monociclo_tb_beh.prj work.sparcv8_v6_monociclo_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/utp/Desktop/final2/WM.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/SEU22.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/SEU.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/RF.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/PSR_MOD.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/PSR.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/PC.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/MUX_RF_NRD.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/MUX_RF_DWR.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/MUX_NPC_SRC.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/MUX.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/IM.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/DM.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/CU.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/ALU.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/ADD.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/sparcv8_v6_monociclo.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/final2/sparcv8_v6_monociclo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity ADD [add_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavioral of entity MUX_RF_NRD [mux_rf_nrd_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity SEU22 [seu22_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity WM [wm_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity PSR_MOD [psr_mod_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity MUX_NPC_SRC [mux_npc_src_default]
Compiling architecture behavioral of entity DM [dm_default]
Compiling architecture behavioral of entity MUX_RF_DWR [mux_rf_dwr_default]
Compiling architecture behavioral of entity sparcv8_v6_monociclo [sparcv8_v6_monociclo_default]
Compiling architecture behavior of entity sparcv8_v6_monociclo_tb
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 41 VHDL Units
Built simulation executable C:/Users/utp/Desktop/final2/sparcv8_v6_monociclo_tb_isim_beh.exe
Fuse Memory Usage: 37508 KB
Fuse CPU Usage: 685 ms
