

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Mon Mar 27 10:48:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      920|      920|  9.200 us|  9.200 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      918|      918|        20|          1|          1|   900|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.11>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 23 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 24 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [utils.cc:16]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%icmp_ln16 = icmp_eq  i10 %indvar_flatten_load, i10 900" [utils.cc:16]   --->   Operation 33 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.12ns)   --->   "%add_ln16_1 = add i10 %indvar_flatten_load, i10 1" [utils.cc:16]   --->   Operation 34 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc29.i, void %for.inc.preheader.exitStub" [utils.cc:16]   --->   Operation 35 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [utils.cc:18]   --->   Operation 36 'load' 'c_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [utils.cc:16]   --->   Operation 37 'load' 'r_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.86ns)   --->   "%add_ln16 = add i5 %r_load, i5 1" [utils.cc:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.44ns)   --->   "%icmp_ln18 = icmp_eq  i5 %c_load, i5 30" [utils.cc:18]   --->   Operation 39 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln16 = select i1 %icmp_ln18, i5 0, i5 %c_load" [utils.cc:16]   --->   Operation 40 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln16_1 = select i1 %icmp_ln18, i5 %add_ln16, i5 %r_load" [utils.cc:16]   --->   Operation 41 'select' 'select_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.86ns)   --->   "%empty_110 = add i5 %r_load, i5 31" [utils.cc:16]   --->   Operation 42 'add' 'empty_110' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.21ns)   --->   "%select_ln16_2 = select i1 %icmp_ln18, i5 %r_load, i5 %empty_110" [utils.cc:16]   --->   Operation 43 'select' 'select_ln16_2' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln16_2, i5 0" [utils.cc:33]   --->   Operation 44 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln16_2, i2 0" [utils.cc:33]   --->   Operation 45 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %tmp_52" [utils.cc:33]   --->   Operation 46 'zext' 'zext_ln33' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.12ns)   --->   "%sub_ln33 = sub i10 %tmp_51, i10 %zext_ln33" [utils.cc:33]   --->   Operation 47 'sub' 'sub_ln33' <Predicate = (!icmp_ln16)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.44ns)   --->   "%empty_111 = icmp_eq  i5 %select_ln16_1, i5 29" [utils.cc:16]   --->   Operation 48 'icmp' 'empty_111' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.44ns)   --->   "%empty_112 = icmp_eq  i5 %select_ln16_1, i5 0" [utils.cc:16]   --->   Operation 49 'icmp' 'empty_112' <Predicate = (!icmp_ln16)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%empty_113 = or i1 %empty_112, i1 %empty_111" [utils.cc:16]   --->   Operation 50 'or' 'empty_113' <Predicate = (!icmp_ln16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln16 = br i1 %empty_113, void %if.else.i, void %for.inc.i" [utils.cc:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_114 = icmp_eq  i5 %select_ln16, i5 29" [utils.cc:16]   --->   Operation 52 'icmp' 'empty_114' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_115 = icmp_eq  i5 %select_ln16, i5 0" [utils.cc:16]   --->   Operation 53 'icmp' 'empty_115' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%empty_116 = or i1 %empty_115, i1 %empty_114" [utils.cc:16]   --->   Operation 54 'or' 'empty_116' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %empty_116, void %if.else17.i, void %if.then12.i" [utils.cc:16]   --->   Operation 55 'br' 'br_ln16' <Predicate = (!icmp_ln16 & !empty_113)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%br_ln29 = br void %for.inc.i" [utils.cc:29]   --->   Operation 56 'br' 'br_ln29' <Predicate = (!icmp_ln16 & !empty_113 & empty_116)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.86ns)   --->   "%add_ln18 = add i5 %select_ln16, i5 1" [utils.cc:18]   --->   Operation 57 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln18 = store i10 %add_ln16_1, i10 %indvar_flatten" [utils.cc:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln18 = store i5 %select_ln16_1, i5 %r" [utils.cc:18]   --->   Operation 59 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>
ST_1 : Operation 60 [1/1] (1.61ns)   --->   "%store_ln18 = store i5 %add_ln18, i5 %c" [utils.cc:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.24>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln16_1, i5 0" [utils.cc:23]   --->   Operation 63 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln16_1, i1 0" [utils.cc:23]   --->   Operation 64 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %tmp_50" [utils.cc:23]   --->   Operation 65 'zext' 'zext_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23 = sub i10 %tmp_49, i10 %zext_ln23" [utils.cc:23]   --->   Operation 66 'sub' 'sub_ln23' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %select_ln16" [utils.cc:23]   --->   Operation 68 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%add_ln23 = add i10 %sub_ln23, i10 %zext_ln23_1" [utils.cc:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln16)> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %add_ln23" [utils.cc:23]   --->   Operation 70 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln23_2" [utils.cc:23]   --->   Operation 71 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln25_cast = zext i5 %select_ln16" [utils.cc:16]   --->   Operation 72 'zext' 'trunc_ln25_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cc:18]   --->   Operation 73 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.86ns)   --->   "%add_ln33 = add i6 %trunc_ln25_cast, i6 63" [utils.cc:33]   --->   Operation 74 'add' 'add_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i6 %add_ln33" [utils.cc:33]   --->   Operation 75 'sext' 'sext_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.12ns)   --->   "%add_ln33_1 = add i10 %sub_ln33, i10 %sext_ln33" [utils.cc:33]   --->   Operation 76 'add' 'add_ln33_1' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %add_ln33_1" [utils.cc:33]   --->   Operation 77 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i32 %img_in, i64 0, i64 %zext_ln33_1" [utils.cc:33]   --->   Operation 78 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [utils.cc:33]   --->   Operation 79 'load' 'img_in_load' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [utils.cc:33]   --->   Operation 80 'load' 'img_in_load' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %img_in_load" [utils.cc:33]   --->   Operation 81 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 0.00>
ST_4 : Operation 82 [16/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 82 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 83 [15/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 83 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 84 [14/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 84 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 85 [13/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 85 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 86 [12/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 86 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 87 [11/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 87 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 88 [10/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 88 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 89 [9/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 89 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 90 [8/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 90 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 91 [7/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 91 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 92 [6/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 92 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 93 [5/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 93 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 94 [4/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 94 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 95 [3/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 95 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 96 [2/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 96 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 97 [1/16] (6.30ns)   --->   "%conv23_i = fdiv i32 %bitcast_ln33, i32 255" [utils.cc:33]   --->   Operation 97 'fdiv' 'conv23_i' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 98 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln16 & !empty_113 & !empty_116)> <Delay = 1.61>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%storemerge1 = phi i32 0, void %if.then12.i, i32 %conv23_i, void %if.else17.i, i32 0, void %for.inc29.i" [utils.cc:33]   --->   Operation 99 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln23 = store i32 %storemerge1, i10 %pad_img_addr" [utils.cc:23]   --->   Operation 100 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 900> <RAM>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body4.i" [utils.cc:18]   --->   Operation 101 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 010000000000000000000]
r                   (alloca           ) [ 010000000000000000000]
indvar_flatten      (alloca           ) [ 010000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
icmp_ln16           (icmp             ) [ 011111111111111111111]
add_ln16_1          (add              ) [ 000000000000000000000]
br_ln16             (br               ) [ 000000000000000000000]
c_load              (load             ) [ 000000000000000000000]
r_load              (load             ) [ 000000000000000000000]
add_ln16            (add              ) [ 000000000000000000000]
icmp_ln18           (icmp             ) [ 000000000000000000000]
select_ln16         (select           ) [ 011000000000000000000]
select_ln16_1       (select           ) [ 011000000000000000000]
empty_110           (add              ) [ 000000000000000000000]
select_ln16_2       (select           ) [ 000000000000000000000]
tmp_51              (bitconcatenate   ) [ 000000000000000000000]
tmp_52              (bitconcatenate   ) [ 000000000000000000000]
zext_ln33           (zext             ) [ 000000000000000000000]
sub_ln33            (sub              ) [ 011000000000000000000]
empty_111           (icmp             ) [ 000000000000000000000]
empty_112           (icmp             ) [ 000000000000000000000]
empty_113           (or               ) [ 011111111111111111111]
br_ln16             (br               ) [ 011111111111111111111]
empty_114           (icmp             ) [ 000000000000000000000]
empty_115           (icmp             ) [ 000000000000000000000]
empty_116           (or               ) [ 011111111111111111111]
br_ln16             (br               ) [ 000000000000000000000]
br_ln29             (br               ) [ 011111111111111111111]
add_ln18            (add              ) [ 000000000000000000000]
store_ln18          (store            ) [ 000000000000000000000]
store_ln18          (store            ) [ 000000000000000000000]
store_ln18          (store            ) [ 000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000]
tmp_49              (bitconcatenate   ) [ 000000000000000000000]
tmp_50              (bitconcatenate   ) [ 000000000000000000000]
zext_ln23           (zext             ) [ 000000000000000000000]
sub_ln23            (sub              ) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
zext_ln23_1         (zext             ) [ 000000000000000000000]
add_ln23            (add              ) [ 000000000000000000000]
zext_ln23_2         (zext             ) [ 000000000000000000000]
pad_img_addr        (getelementptr    ) [ 010111111111111111111]
trunc_ln25_cast     (zext             ) [ 000000000000000000000]
specloopname_ln18   (specloopname     ) [ 000000000000000000000]
add_ln33            (add              ) [ 000000000000000000000]
sext_ln33           (sext             ) [ 000000000000000000000]
add_ln33_1          (add              ) [ 000000000000000000000]
zext_ln33_1         (zext             ) [ 000000000000000000000]
img_in_addr         (getelementptr    ) [ 010100000000000000000]
img_in_load         (load             ) [ 010010000000000000000]
bitcast_ln33        (bitcast          ) [ 010001111111111111110]
conv23_i            (fdiv             ) [ 010000000000000000001]
br_ln0              (br               ) [ 000000000000000000000]
storemerge1         (phi              ) [ 010000000000000000001]
store_ln23          (store            ) [ 000000000000000000000]
br_ln18             (br               ) [ 000000000000000000000]
ret_ln0             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_for_rows_pad_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="19"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="r_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="pad_img_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="img_in_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln23_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="18"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/20 "/>
</bind>
</comp>

<comp id="101" class="1005" name="storemerge1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="19"/>
<pin id="103" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="storemerge1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="19"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="4" bw="32" slack="19"/>
<pin id="111" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/20 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="conv23_i/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln16_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln16_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="c_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln16_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln18_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln16_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln16_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="empty_110_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_110/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln16_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_51_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_52_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln33_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln33_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_111_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_111/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_112_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_112/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="empty_113_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_113/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="empty_114_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_114/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_115_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_115/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_116_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_116/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln18_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln18_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln18_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln18_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_49_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="1"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_50_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln23_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln23_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln23_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln23_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln23_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln25_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="1"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln25_cast/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln33_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln33_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln33_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln33_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="bitcast_ln33_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="c_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="354" class="1005" name="r_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="361" class="1005" name="indvar_flatten_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln16_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="372" class="1005" name="select_ln16_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="1"/>
<pin id="374" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="378" class="1005" name="select_ln16_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="sub_ln33_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="389" class="1005" name="empty_113_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_113 "/>
</bind>
</comp>

<comp id="393" class="1005" name="empty_116_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_116 "/>
</bind>
</comp>

<comp id="397" class="1005" name="pad_img_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="18"/>
<pin id="399" dir="1" index="1" bw="10" slack="18"/>
</pin_list>
<bind>
<opset="pad_img_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="img_in_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="img_in_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_in_load "/>
</bind>
</comp>

<comp id="412" class="1005" name="bitcast_ln33_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="417" class="1005" name="conv23_i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv23_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="115"><net_src comp="105" pin="6"/><net_sink comp="96" pin=1"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="151" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="151" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="163" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="157" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="154" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="154" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="163" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="154" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="185" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="191" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="191" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="199" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="177" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="177" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="169" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="169" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="169" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="145" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="177" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="261" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="282" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="350"><net_src comp="64" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="357"><net_src comp="68" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="364"><net_src comp="72" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="371"><net_src comp="139" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="169" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="381"><net_src comp="177" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="387"><net_src comp="219" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="392"><net_src comp="237" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="255" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="76" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="405"><net_src comp="83" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="410"><net_src comp="90" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="415"><net_src comp="343" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="420"><net_src comp="116" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pad_img | {20 }
 - Input state : 
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln16 : 2
		add_ln16_1 : 2
		br_ln16 : 3
		c_load : 1
		r_load : 1
		add_ln16 : 2
		icmp_ln18 : 2
		select_ln16 : 3
		select_ln16_1 : 3
		empty_110 : 2
		select_ln16_2 : 3
		tmp_51 : 4
		tmp_52 : 4
		zext_ln33 : 5
		sub_ln33 : 6
		empty_111 : 4
		empty_112 : 4
		empty_113 : 5
		br_ln16 : 5
		empty_114 : 4
		empty_115 : 4
		empty_116 : 5
		br_ln16 : 5
		add_ln18 : 4
		store_ln18 : 3
		store_ln18 : 4
		store_ln18 : 5
	State 2
		zext_ln23 : 1
		sub_ln23 : 2
		add_ln23 : 3
		zext_ln23_2 : 4
		pad_img_addr : 5
		add_ln33 : 1
		sext_ln33 : 2
		add_ln33_1 : 3
		zext_ln33_1 : 4
		img_in_addr : 5
		img_in_load : 6
	State 3
	State 4
		conv23_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		storemerge1 : 1
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln16_1_fu_145   |    0    |    17   |
|          |     add_ln16_fu_157    |    0    |    13   |
|          |    empty_110_fu_185    |    0    |    13   |
|    add   |     add_ln18_fu_261    |    0    |    13   |
|          |     add_ln23_fu_309    |    0    |    10   |
|          |     add_ln33_fu_323    |    0    |    13   |
|          |    add_ln33_1_fu_333   |    0    |    17   |
|----------|------------------------|---------|---------|
|          |    icmp_ln16_fu_139    |    0    |    11   |
|          |    icmp_ln18_fu_163    |    0    |    9    |
|   icmp   |    empty_111_fu_225    |    0    |    9    |
|          |    empty_112_fu_231    |    0    |    9    |
|          |    empty_114_fu_243    |    0    |    9    |
|          |    empty_115_fu_249    |    0    |    9    |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln33_fu_219    |    0    |    17   |
|          |     sub_ln23_fu_300    |    0    |    10   |
|----------|------------------------|---------|---------|
|          |   select_ln16_fu_169   |    0    |    5    |
|  select  |  select_ln16_1_fu_177  |    0    |    5    |
|          |  select_ln16_2_fu_191  |    0    |    5    |
|----------|------------------------|---------|---------|
|    or    |    empty_113_fu_237    |    0    |    2    |
|          |    empty_116_fu_255    |    0    |    2    |
|----------|------------------------|---------|---------|
|   fdiv   |       grp_fu_116       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_51_fu_199     |    0    |    0    |
|bitconcatenate|      tmp_52_fu_207     |    0    |    0    |
|          |      tmp_49_fu_282     |    0    |    0    |
|          |      tmp_50_fu_289     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln33_fu_215    |    0    |    0    |
|          |    zext_ln23_fu_296    |    0    |    0    |
|   zext   |   zext_ln23_1_fu_306   |    0    |    0    |
|          |   zext_ln23_2_fu_315   |    0    |    0    |
|          | trunc_ln25_cast_fu_320 |    0    |    0    |
|          |   zext_ln33_1_fu_338   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln33_fu_329    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   198   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln33_reg_412 |   32   |
|       c_reg_347      |    5   |
|   conv23_i_reg_417   |   32   |
|   empty_113_reg_389  |    1   |
|   empty_116_reg_393  |    1   |
|   icmp_ln16_reg_368  |    1   |
|  img_in_addr_reg_402 |   10   |
|  img_in_load_reg_407 |   32   |
|indvar_flatten_reg_361|   10   |
| pad_img_addr_reg_397 |   10   |
|       r_reg_354      |    5   |
| select_ln16_1_reg_378|    5   |
|  select_ln16_reg_372 |    5   |
|  storemerge1_reg_101 |   32   |
|   sub_ln33_reg_384   |   10   |
+----------------------+--------+
|         Total        |   191  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_116    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   191  |   216  |
+-----------+--------+--------+--------+
