// Seed: 3042136230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  for (id_6 = 1; 1 && id_3; id_3 = 1) assign id_6 = 1;
  assign id_2 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      "" == id_3
  );
  wire id_7;
  module_0(
      id_4, id_7, id_4, id_4
  );
  always id_3 <= 1;
endmodule
