// Seed: 10800575
module module_0 (
    output tri0  id_0,
    input  wire  id_1,
    output wor   id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  uwire id_5,
    output wor   id_6
    , id_12,
    input  wire  id_7,
    input  uwire id_8,
    input  tri   id_9,
    input  wire  id_10
);
  logic id_13;
  ;
  wire id_14, id_15;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3
    , id_10,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri1 id_8
);
  initial begin : LABEL_0
    if (1) id_10[1'b0] <= 1;
    else begin : LABEL_1
      disable id_11;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_8,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
