void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( V_2 , L_1 ) ;\r\nF_3 (i)\r\nF_2 ( V_2 , L_2 , V_3 ) ;\r\n}\r\nvoid F_4 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_3 (i)\r\nF_2 ( V_2 ,\r\nL_3 ,\r\nV_3 , F_5 ( V_3 ) . V_4 ) ;\r\n}\r\nvoid T_1 F_6 ( void )\r\n{\r\nint V_5 = F_7 () ;\r\nV_6 = F_8 ( V_5 ) ;\r\nif ( V_7 == V_8 )\r\nF_9 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nif ( V_9 )\r\nF_12 () ;\r\nF_13 () ;\r\nV_10 = 1 ;\r\n__asm__ __volatile__("membar #Sync\n\t"\r\n"flush %%g6" : : : "memory");\r\nF_14 () -> V_11 = 0 ;\r\nF_15 ( & V_12 . V_13 ) ;\r\nV_14 -> V_15 = & V_12 ;\r\nF_16 ( V_5 ) ;\r\nwhile ( ! F_17 ( V_5 , & V_16 ) )\r\nF_18 () ;\r\nF_19 () ;\r\nF_20 ( V_5 , true ) ;\r\nF_21 () ;\r\nF_22 () ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nF_24 ( L_4 , F_25 () ) ;\r\nF_26 ( L_5 ) ;\r\n}\r\nstatic inline long F_27 ( long * V_17 , long * V_18 )\r\n{\r\nunsigned long V_19 = 0 , V_20 = ~ 0UL , V_21 = 0 ;\r\nunsigned long V_22 , V_23 , V_24 , V_25 ;\r\nunsigned long V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_26 ; V_3 ++ ) {\r\nV_23 = V_27 -> V_28 () ;\r\nV_29 [ V_30 ] = 1 ;\r\nF_28 ( L_6 ) ;\r\nwhile ( ! ( V_25 = V_29 [ V_31 ] ) )\r\nF_18 () ;\r\nV_29 [ V_31 ] = 0 ;\r\nF_29 () ;\r\nV_24 = V_27 -> V_28 () ;\r\nif ( V_24 - V_23 < V_20 - V_19 )\r\nV_19 = V_23 , V_20 = V_24 , V_21 = V_25 ;\r\n}\r\n* V_17 = V_20 - V_19 ;\r\n* V_18 = V_21 - V_19 ;\r\nV_22 = ( V_19 / 2 + V_20 / 2 ) ;\r\nif ( V_19 % 2 + V_20 % 2 == 2 )\r\nV_22 ++ ;\r\nreturn V_22 - V_21 ;\r\n}\r\nvoid F_30 ( void )\r\n{\r\nlong V_3 , V_32 , V_33 , V_34 = 0 , V_35 = 0 ;\r\nunsigned long V_36 , V_17 , V_37 ;\r\n#if V_38\r\nstruct {\r\nlong V_17 ;\r\nlong V_18 ;\r\nlong V_39 ;\r\nlong V_40 ;\r\n} V_41 [ V_42 ] ;\r\n#endif\r\nV_29 [ V_30 ] = 1 ;\r\nwhile ( V_29 [ V_30 ] )\r\nF_18 () ;\r\nF_31 ( V_36 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_42 ; V_3 ++ ) {\r\nV_32 = F_27 ( & V_17 , & V_37 ) ;\r\nif ( V_32 == 0 )\r\nV_35 = 1 ;\r\nif ( ! V_35 ) {\r\nif ( V_3 > 0 ) {\r\nV_34 += - V_32 ;\r\nV_33 = - V_32 + V_34 / 4 ;\r\n} else\r\nV_33 = - V_32 ;\r\nV_27 -> V_43 ( V_33 ) ;\r\n}\r\n#if V_38\r\nV_41 [ V_3 ] . V_17 = V_17 ;\r\nV_41 [ V_3 ] . V_18 = V_37 ;\r\nV_41 [ V_3 ] . V_39 = V_32 ;\r\nV_41 [ V_3 ] . V_40 = V_34 / 4 ;\r\n#endif\r\n}\r\n}\r\nF_32 ( V_36 ) ;\r\n#if V_38\r\nfor ( V_3 = 0 ; V_3 < V_42 ; V_3 ++ )\r\nF_24 ( L_7 ,\r\nV_41 [ V_3 ] . V_17 , V_41 [ V_3 ] . V_18 , V_41 [ V_3 ] . V_39 , V_41 [ V_3 ] . V_40 ) ;\r\n#endif\r\nF_24 ( V_44 L_8\r\nL_9 ,\r\nF_25 () , V_32 , V_17 ) ;\r\n}\r\nstatic void F_33 ( int V_45 )\r\n{\r\nunsigned long V_36 , V_3 ;\r\nV_29 [ V_30 ] = 0 ;\r\nF_34 ( V_45 ) ;\r\nwhile ( ! V_29 [ V_30 ] )\r\nF_18 () ;\r\nV_29 [ V_30 ] = 0 ;\r\nF_28 ( L_6 ) ;\r\nF_35 ( & V_46 , V_36 ) ;\r\n{\r\nfor ( V_3 = 0 ; V_3 < V_42 * V_26 ; V_3 ++ ) {\r\nwhile ( ! V_29 [ V_30 ] )\r\nF_18 () ;\r\nV_29 [ V_30 ] = 0 ;\r\nF_29 () ;\r\nV_29 [ V_31 ] = V_27 -> V_28 () ;\r\nF_28 ( L_6 ) ;\r\n}\r\n}\r\nF_36 ( & V_46 , V_36 ) ;\r\n}\r\nstatic unsigned long F_37 ( void * V_47 )\r\n{\r\nunsigned long V_48 = ( unsigned long ) V_47 ;\r\nreturn V_49 + ( V_48 - V_50 ) ;\r\n}\r\nstatic void T_1 F_38 ( unsigned int V_45 , unsigned long V_51 , void * * V_52 )\r\n{\r\nextern unsigned long V_53 ;\r\nextern unsigned long V_54 ;\r\nstruct V_55 * V_56 ;\r\nunsigned long V_57 ;\r\nstruct V_58 * V_59 ;\r\nT_2 V_60 , V_61 ;\r\nunsigned long V_62 ;\r\nint V_3 ;\r\nV_56 = F_39 ( sizeof( * V_56 ) +\r\n( sizeof( struct V_63 ) *\r\nV_64 - 1 ) ,\r\nV_65 ) ;\r\nif ( ! V_56 ) {\r\nF_24 ( V_66 L_10\r\nL_11 ) ;\r\nreturn;\r\n}\r\n* V_52 = V_56 ;\r\nV_56 -> V_45 = V_45 ;\r\nV_56 -> V_67 = V_64 ;\r\nV_59 = & V_68 [ V_45 ] ;\r\nV_56 -> V_69 = ( unsigned long ) & V_59 -> V_70 ;\r\nV_56 -> V_71 = F_37 ( & V_59 -> V_70 ) ;\r\nV_56 -> V_51 = V_51 ;\r\nV_60 = ( unsigned long ) V_50 ;\r\nV_61 = V_54 ;\r\nfor ( V_3 = 0 ; V_3 < V_56 -> V_67 ; V_3 ++ ) {\r\nV_56 -> V_72 [ V_3 ] . V_73 = V_60 ;\r\nV_56 -> V_72 [ V_3 ] . V_74 = V_61 ;\r\nV_60 += 0x400000 ;\r\nV_61 += 0x400000 ;\r\n}\r\nV_57 = F_37 ( V_75 ) ;\r\nV_62 = F_40 ( V_45 , V_57 ,\r\nF_37 ( & V_53 ) ,\r\nF_41 ( V_56 ) ) ;\r\nif ( V_62 )\r\nF_24 ( V_66 L_12\r\nL_13 , V_62 ) ;\r\n}\r\nstatic int T_1 F_42 ( unsigned int V_45 )\r\n{\r\nunsigned long V_76 =\r\n( unsigned long ) ( & V_77 ) ;\r\nunsigned long V_78 =\r\n( unsigned long ) ( & V_79 ) ;\r\nstruct V_80 * V_47 ;\r\nvoid * V_81 = NULL ;\r\nint V_82 , V_83 ;\r\nV_47 = F_43 ( V_45 ) ;\r\nif ( F_44 ( V_47 ) )\r\nreturn F_45 ( V_47 ) ;\r\nV_10 = 0 ;\r\nV_79 = F_46 ( V_47 ) ;\r\nif ( V_7 == V_8 ) {\r\n#if F_47 ( V_84 ) && F_47 ( V_85 )\r\nif ( V_86 )\r\nF_38 ( V_45 ,\r\n( unsigned long ) V_79 ,\r\n& V_81 ) ;\r\nelse\r\n#endif\r\nF_48 ( V_45 , V_76 , V_78 ) ;\r\n} else {\r\nstruct V_87 * V_88 = F_49 ( V_45 ) ;\r\nF_50 ( V_88 -> V_89 , V_76 , V_78 ) ;\r\n}\r\nfor ( V_82 = 0 ; V_82 < 50000 ; V_82 ++ ) {\r\nif ( V_10 )\r\nbreak;\r\nF_51 ( 100 ) ;\r\n}\r\nif ( V_10 ) {\r\nV_83 = 0 ;\r\n} else {\r\nF_24 ( L_14 , V_45 ) ;\r\nV_83 = - V_90 ;\r\n}\r\nV_79 = NULL ;\r\nF_52 ( V_81 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic void F_53 ( T_2 V_91 , T_2 V_92 , T_2 V_93 , T_2 V_94 , unsigned long V_45 )\r\n{\r\nT_2 V_95 , V_96 ;\r\nint V_97 , V_98 ;\r\nif ( V_99 ) {\r\nV_45 = ( ( ( V_45 & 0x3c ) << 1 ) |\r\n( ( V_45 & 0x40 ) >> 4 ) |\r\n( V_45 & 0x3 ) ) ;\r\n}\r\nV_96 = ( V_45 << 14 ) | 0x70 ;\r\nV_100:\r\nV_98 = 0x40 ;\r\n__asm__ __volatile__(\r\n"wrpr %1, %2, %%pstate\n\t"\r\n"stxa %4, [%0] %3\n\t"\r\n"stxa %5, [%0+%8] %3\n\t"\r\n"add %0, %8, %0\n\t"\r\n"stxa %6, [%0+%8] %3\n\t"\r\n"membar #Sync\n\t"\r\n"stxa %%g0, [%7] %3\n\t"\r\n"membar #Sync\n\t"\r\n"mov 0x20, %%g1\n\t"\r\n"ldxa [%%g1] 0x7f, %%g0\n\t"\r\n"membar #Sync"\r\n: "=r" (tmp)\r\n: "r" (pstate), "i" (PSTATE_IE), "i" (ASI_INTR_W),\r\n"r" (data0), "r" (data1), "r" (data2), "r" (target),\r\n"r" (0x10), "0" (tmp)\r\n: "g1");\r\nV_97 = 100000 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (result)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( V_95 == 0 ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nreturn;\r\n}\r\nV_97 -= 1 ;\r\nif ( V_97 == 0 )\r\nbreak;\r\n} while ( V_95 & 0x1 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_97 == 0 ) {\r\nF_24 ( L_15 ,\r\nF_25 () , V_95 ) ;\r\n} else {\r\nF_51 ( 2 ) ;\r\ngoto V_100;\r\n}\r\n}\r\nstatic void F_54 ( struct V_58 * V_59 , int V_101 )\r\n{\r\nT_2 * V_102 , V_91 , V_92 , V_93 ;\r\nT_3 * V_103 ;\r\nT_2 V_94 ;\r\nint V_3 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_103 = F_55 ( V_59 -> V_104 ) ;\r\nV_102 = F_55 ( V_59 -> V_105 ) ;\r\nV_91 = V_102 [ 0 ] ;\r\nV_92 = V_102 [ 1 ] ;\r\nV_93 = V_102 [ 2 ] ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ )\r\nF_53 ( V_91 , V_92 , V_93 , V_94 , V_103 [ V_3 ] ) ;\r\n}\r\nstatic void F_56 ( struct V_58 * V_59 , int V_101 )\r\n{\r\nint V_106 , V_107 , V_108 ;\r\nT_2 * V_102 , V_94 , V_109 , V_110 ;\r\nT_3 * V_103 ;\r\nV_103 = F_55 ( V_59 -> V_104 ) ;\r\nV_102 = F_55 ( V_59 -> V_105 ) ;\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_107 = ( ( V_109 >> 32 ) == V_111 ||\r\n( V_109 >> 32 ) == V_112 ) ;\r\n__asm__ __volatile__("rdpr %%pstate, %0" : "=r" (pstate));\r\nV_113:\r\nV_108 = 0 ;\r\n__asm__ __volatile__("wrpr %0, %1, %%pstate\n\t"\r\n: : "r" (pstate), "i" (PSTATE_IE));\r\n__asm__ __volatile__("stxa %0, [%3] %6\n\t"\r\n"stxa %1, [%4] %6\n\t"\r\n"stxa %2, [%5] %6\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (mondo[0]), "r" (mondo[1]), "r" (mondo[2]),\r\n"r" (0x40), "r" (0x50), "r" (0x60),\r\n"i" (ASI_INTR_W));\r\nV_106 = 0 ;\r\nV_110 = 0 ;\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ ) {\r\nT_2 V_96 , V_114 ;\r\nV_114 = V_103 [ V_3 ] ;\r\nif ( V_114 == 0xffff )\r\ncontinue;\r\nV_96 = ( V_114 << 14 ) | 0x70 ;\r\nif ( V_107 ) {\r\nV_110 |= ( 0x1UL << ( V_114 * 2 ) ) ;\r\n} else {\r\nV_96 |= ( V_106 << 24 ) ;\r\nV_110 |= ( 0x1UL <<\r\n( V_106 * 2 ) ) ;\r\n}\r\n__asm__ __volatile__(\r\n"stxa %%g0, [%0] %1\n\t"\r\n"membar #Sync\n\t"\r\n:\r\n: "r" (target), "i" (ASI_INTR_W));\r\nV_106 ++ ;\r\nif ( V_106 == 32 ) {\r\nV_108 = 1 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n{\r\nT_2 V_115 , V_116 ;\r\nlong V_97 ;\r\nV_97 = 100000 * V_106 ;\r\nV_116 = V_110 << 1 ;\r\ndo {\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=r" (dispatch_stat)\r\n: "i" (ASI_INTR_DISPATCH_STAT));\r\nif ( ! ( V_115 & ( V_110 | V_116 ) ) ) {\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( F_57 ( V_108 ) ) {\r\nint V_3 , V_117 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ ) {\r\nif ( V_103 [ V_3 ] == 0xffff )\r\ncontinue;\r\nV_103 [ V_3 ] = 0xffff ;\r\nV_117 ++ ;\r\nif ( V_117 == 32 )\r\nbreak;\r\n}\r\ngoto V_113;\r\n}\r\nreturn;\r\n}\r\nif ( ! -- V_97 )\r\nbreak;\r\n} while ( V_115 & V_110 );\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n: : "r" (pstate));\r\nif ( V_115 & V_110 ) {\r\nF_24 ( L_15 ,\r\nF_25 () , V_115 ) ;\r\n} else {\r\nint V_3 , V_118 = 0 ;\r\nF_51 ( 2 * V_106 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ ) {\r\nT_2 V_119 , V_114 ;\r\nV_114 = V_103 [ V_3 ] ;\r\nif ( V_114 == 0xffff )\r\ncontinue;\r\nif ( V_107 )\r\nV_119 = ( 0x2UL << ( 2 * V_114 ) ) ;\r\nelse\r\nV_119 = ( 0x2UL <<\r\nV_118 ) ;\r\nif ( ( V_115 & V_119 ) == 0 )\r\nV_103 [ V_3 ] = 0xffff ;\r\nV_118 += 2 ;\r\nif ( V_118 == 64 )\r\nbreak;\r\n}\r\ngoto V_113;\r\n}\r\n}\r\n}\r\nstatic void F_58 ( struct V_58 * V_59 , int V_101 )\r\n{\r\nint V_120 , V_121 , V_122 , V_3 , V_123 ;\r\nunsigned long V_124 ;\r\nT_3 * V_103 ;\r\nV_121 = F_25 () ;\r\nV_103 = F_55 ( V_59 -> V_104 ) ;\r\nV_123 = 0 ;\r\nV_120 = 0 ;\r\nV_122 = 0 ;\r\ndo {\r\nint V_125 , V_126 ;\r\nV_124 = F_59 ( V_101 ,\r\nV_59 -> V_104 ,\r\nV_59 -> V_105 ) ;\r\nif ( F_60 ( V_124 == V_127 ) )\r\nbreak;\r\nV_126 = 0 ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ ) {\r\nif ( F_60 ( V_103 [ V_3 ] == 0xffff ) )\r\nV_126 ++ ;\r\n}\r\nV_125 = 0 ;\r\nif ( V_126 > V_122 )\r\nV_125 = 1 ;\r\nV_122 = V_126 ;\r\nif ( F_57 ( V_124 == V_128 ) ) {\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ ) {\r\nlong V_129 ;\r\nT_3 V_45 ;\r\nV_45 = V_103 [ V_3 ] ;\r\nif ( V_45 == 0xffff )\r\ncontinue;\r\nV_129 = F_61 ( V_45 ) ;\r\nif ( V_129 == V_130 ) {\r\nV_123 = ( V_45 + 1 ) ;\r\nV_103 [ V_3 ] = 0xffff ;\r\n}\r\n}\r\n} else if ( F_57 ( V_124 != V_131 ) )\r\ngoto V_132;\r\nif ( F_57 ( ! V_125 ) ) {\r\nif ( F_57 ( ++ V_120 > 10000 ) )\r\ngoto V_133;\r\nF_51 ( 2 * V_101 ) ;\r\n}\r\n} while ( 1 );\r\nif ( F_57 ( V_123 ) )\r\ngoto V_134;\r\nreturn;\r\nV_134:\r\nF_24 ( V_135 L_16\r\nL_17 ,\r\nV_121 , V_123 - 1 ) ;\r\nreturn;\r\nV_133:\r\nF_24 ( V_135 L_18\r\nL_19 ,\r\nV_121 , V_120 ) ;\r\ngoto V_136;\r\nV_132:\r\nF_24 ( V_135 L_20 ,\r\nV_121 , V_124 ) ;\r\nF_24 ( V_135 L_21\r\nL_22 ,\r\nV_121 , V_101 , V_59 -> V_104 , V_59 -> V_105 ) ;\r\nV_136:\r\nF_24 ( V_135 L_23 , V_121 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_101 ; V_3 ++ )\r\nF_24 ( L_24 , V_103 [ V_3 ] ) ;\r\nF_24 ( L_25 ) ;\r\n}\r\nstatic void F_62 ( T_2 V_91 , T_2 V_92 , T_2 V_93 , const T_4 * V_137 )\r\n{\r\nstruct V_58 * V_59 ;\r\nint V_121 , V_3 , V_101 ;\r\nunsigned long V_36 ;\r\nT_3 * V_103 ;\r\nT_2 * V_102 ;\r\nF_31 ( V_36 ) ;\r\nV_121 = F_25 () ;\r\nV_59 = & V_68 [ V_121 ] ;\r\nV_102 = F_55 ( V_59 -> V_105 ) ;\r\nV_102 [ 0 ] = V_91 ;\r\nV_102 [ 1 ] = V_92 ;\r\nV_102 [ 2 ] = V_93 ;\r\nF_29 () ;\r\nV_103 = F_55 ( V_59 -> V_104 ) ;\r\nV_101 = 0 ;\r\nF_63 (i, mask) {\r\nif ( V_3 == V_121 || ! F_64 ( V_3 ) )\r\ncontinue;\r\nV_103 [ V_101 ++ ] = V_3 ;\r\n}\r\nif ( V_101 )\r\nF_65 ( V_59 , V_101 ) ;\r\nF_32 ( V_36 ) ;\r\n}\r\nstatic void F_66 ( unsigned long * V_138 , T_5 V_139 , T_2 V_92 , T_2 V_93 , const T_4 * V_137 )\r\n{\r\nT_2 V_91 = ( ( ( T_2 ) V_139 ) << 32 | ( ( ( T_2 ) V_138 ) & 0xffffffff ) ) ;\r\nF_62 ( V_91 , V_92 , V_93 , V_137 ) ;\r\n}\r\nstatic void F_67 ( unsigned long * V_138 , T_5 V_139 , T_2 V_92 , T_2 V_93 )\r\n{\r\nF_66 ( V_138 , V_139 , V_92 , V_93 , V_140 ) ;\r\n}\r\nstatic void F_34 ( int V_45 )\r\n{\r\nF_62 ( ( T_2 ) & V_141 , 0 , 0 ,\r\nF_68 ( V_45 ) ) ;\r\n}\r\nvoid F_69 ( const struct V_142 * V_137 )\r\n{\r\nF_62 ( ( T_2 ) & V_143 , 0 , 0 , V_137 ) ;\r\n}\r\nvoid F_70 ( int V_45 )\r\n{\r\nF_62 ( ( T_2 ) & V_144 , 0 , 0 ,\r\nF_68 ( V_45 ) ) ;\r\n}\r\nvoid T_6 F_71 ( int V_145 , struct V_146 * V_147 )\r\n{\r\nF_72 ( 1 << V_145 ) ;\r\nF_73 () ;\r\n}\r\nvoid T_6 F_74 ( int V_145 , struct V_146 * V_147 )\r\n{\r\nF_72 ( 1 << V_145 ) ;\r\nF_75 () ;\r\n}\r\nstatic void F_76 ( void * V_148 )\r\n{\r\nstruct V_58 * V_149 = & V_68 [ F_77 () ] ;\r\nstruct V_150 * V_151 = V_148 ;\r\nif ( V_149 -> V_152 == F_41 ( V_151 -> V_153 ) )\r\nF_78 ( V_151 ) ;\r\n}\r\nvoid F_79 ( struct V_150 * V_151 )\r\n{\r\nF_80 ( F_81 ( V_151 ) , F_76 , V_151 , 1 ) ;\r\n}\r\nstatic inline void F_82 ( struct V_154 * V_154 )\r\n{\r\n#ifdef F_83\r\nF_84 ( F_85 ( V_154 ) ,\r\n( ( V_7 == V_155 ) &&\r\nF_86 ( V_154 ) != NULL ) ) ;\r\n#else\r\nif ( F_86 ( V_154 ) != NULL &&\r\nV_7 == V_155 )\r\nF_87 ( F_41 ( F_85 ( V_154 ) ) ) ;\r\n#endif\r\n}\r\nvoid F_88 ( struct V_154 * V_154 , int V_45 )\r\n{\r\nint V_121 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\n#ifdef F_89\r\nF_15 ( & V_156 ) ;\r\n#endif\r\nV_121 = F_90 () ;\r\nif ( V_45 == V_121 ) {\r\nF_82 ( V_154 ) ;\r\n} else if ( F_64 ( V_45 ) ) {\r\nvoid * V_157 = F_85 ( V_154 ) ;\r\nT_2 V_91 = 0 ;\r\nif ( V_7 == V_155 ) {\r\nV_91 = ( ( T_2 ) & V_158 ) ;\r\nif ( F_86 ( V_154 ) != NULL )\r\nV_91 |= ( ( T_2 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_159 || V_7 == V_160 ) {\r\n#ifdef F_83\r\nV_91 = ( ( T_2 ) & V_161 ) ;\r\n#endif\r\n}\r\nif ( V_91 ) {\r\nF_62 ( V_91 , F_41 ( V_157 ) ,\r\n( T_2 ) V_157 , F_68 ( V_45 ) ) ;\r\n#ifdef F_89\r\nF_15 ( & V_162 ) ;\r\n#endif\r\n}\r\n}\r\nF_91 () ;\r\n}\r\nvoid F_92 ( struct V_150 * V_151 , struct V_154 * V_154 )\r\n{\r\nvoid * V_157 ;\r\nT_2 V_91 ;\r\nif ( V_7 == V_8 )\r\nreturn;\r\nF_22 () ;\r\n#ifdef F_89\r\nF_15 ( & V_156 ) ;\r\n#endif\r\nV_91 = 0 ;\r\nV_157 = F_85 ( V_154 ) ;\r\nif ( V_7 == V_155 ) {\r\nV_91 = ( ( T_2 ) & V_158 ) ;\r\nif ( F_86 ( V_154 ) != NULL )\r\nV_91 |= ( ( T_2 ) 1 << 32 ) ;\r\n} else if ( V_7 == V_159 || V_7 == V_160 ) {\r\n#ifdef F_83\r\nV_91 = ( ( T_2 ) & V_161 ) ;\r\n#endif\r\n}\r\nif ( V_91 ) {\r\nF_62 ( V_91 , F_41 ( V_157 ) ,\r\n( T_2 ) V_157 , V_140 ) ;\r\n#ifdef F_89\r\nF_15 ( & V_162 ) ;\r\n#endif\r\n}\r\nF_82 ( V_154 ) ;\r\nF_93 () ;\r\n}\r\nvoid T_6 F_94 ( int V_145 , struct V_146 * V_147 )\r\n{\r\nstruct V_150 * V_151 ;\r\nunsigned long V_36 ;\r\nF_72 ( 1 << V_145 ) ;\r\nV_151 = V_14 -> V_15 ;\r\nif ( F_57 ( ! V_151 || ( V_151 == & V_12 ) ) )\r\nreturn;\r\nF_35 ( & V_151 -> V_163 . V_164 , V_36 ) ;\r\nif ( F_57 ( ! F_95 ( V_151 -> V_163 ) ) )\r\nF_96 ( V_151 ) ;\r\nF_36 ( & V_151 -> V_163 . V_164 , V_36 ) ;\r\nF_97 ( V_151 ) ;\r\nF_98 ( F_99 ( V_151 -> V_163 ) ,\r\nV_165 ) ;\r\n}\r\nvoid F_100 ( void )\r\n{\r\nF_67 ( & V_166 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_101 ( unsigned long V_36 )\r\n{\r\nF_67 ( & V_167 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_102 ( void )\r\n{\r\nF_67 ( & V_168 , 0 , 0 , 0 ) ;\r\n}\r\nvoid F_103 ( struct V_150 * V_151 )\r\n{\r\nT_5 V_139 = F_99 ( V_151 -> V_163 ) ;\r\nint V_45 = F_90 () ;\r\nif ( F_104 ( & V_151 -> V_169 ) == 1 ) {\r\nF_105 ( F_81 ( V_151 ) , F_68 ( V_45 ) ) ;\r\ngoto V_170;\r\n}\r\nF_66 ( & V_171 ,\r\nV_139 , 0 , 0 ,\r\nF_81 ( V_151 ) ) ;\r\nV_170:\r\nF_98 ( V_139 , V_165 ) ;\r\nF_91 () ;\r\n}\r\nvoid F_106 ( struct V_150 * V_151 , unsigned long V_114 , unsigned long * V_172 )\r\n{\r\nT_5 V_139 = F_99 ( V_151 -> V_163 ) ;\r\nint V_45 = F_90 () ;\r\nif ( V_151 == V_14 -> V_151 && F_104 ( & V_151 -> V_169 ) == 1 )\r\nF_105 ( F_81 ( V_151 ) , F_68 ( V_45 ) ) ;\r\nelse\r\nF_66 ( & V_173 ,\r\nV_139 , V_114 , ( unsigned long ) V_172 ,\r\nF_81 ( V_151 ) ) ;\r\nF_107 ( V_139 , V_114 , V_172 ) ;\r\nF_91 () ;\r\n}\r\nvoid F_108 ( unsigned long V_174 , unsigned long V_175 )\r\n{\r\nV_174 &= V_176 ;\r\nV_175 = F_109 ( V_175 ) ;\r\nif ( V_174 != V_175 ) {\r\nF_67 ( & V_177 ,\r\n0 , V_174 , V_175 ) ;\r\nF_110 ( V_174 , V_175 ) ;\r\n}\r\n}\r\nvoid F_111 ( void )\r\n{\r\nint V_95 = F_112 ( 1 , & V_178 ) ;\r\nif ( V_95 == 1 ) {\r\nint V_179 = F_113 () ;\r\n#ifdef F_114\r\nF_24 ( L_26 ,\r\nF_25 () ) ;\r\n#endif\r\nV_180 = 1 ;\r\nF_15 ( & V_181 ) ;\r\nF_67 ( & V_182 , 0 , 0 , 0 ) ;\r\nwhile ( F_104 ( & V_181 ) != V_179 )\r\nF_18 () ;\r\n#ifdef F_114\r\nF_24 ( L_27 ) ;\r\n#endif\r\n}\r\n}\r\nvoid F_115 ( void )\r\n{\r\nif ( F_116 ( & V_178 ) ) {\r\n#ifdef F_114\r\nF_24 ( L_28\r\nL_29 ,\r\nF_25 () ) ;\r\n#endif\r\nV_180 = 0 ;\r\nF_28 ( L_6 ) ;\r\nF_117 ( & V_181 ) ;\r\n}\r\n}\r\nvoid T_6 F_118 ( int V_145 , struct V_146 * V_147 )\r\n{\r\nF_72 ( 1 << V_145 ) ;\r\nF_22 () ;\r\n__asm__ __volatile__("flushw");\r\nF_119 ( 1 ) ;\r\nF_15 ( & V_181 ) ;\r\nF_28 ( L_6 ) ;\r\nwhile ( V_180 )\r\nF_18 () ;\r\nF_117 ( & V_181 ) ;\r\nF_119 ( 0 ) ;\r\nF_93 () ;\r\n}\r\nint F_120 ( unsigned int V_183 )\r\n{\r\nreturn - V_184 ;\r\n}\r\nvoid T_7 F_121 ( unsigned int V_185 )\r\n{\r\n}\r\nvoid T_8 F_122 ( void )\r\n{\r\n}\r\nvoid T_7 F_123 ( void )\r\n{\r\nif ( V_7 == V_155 )\r\nF_65 = F_54 ;\r\nelse if ( V_7 == V_159 || V_7 == V_160 )\r\nF_65 = F_56 ;\r\nelse\r\nF_65 = F_58 ;\r\n}\r\nvoid T_8 F_124 ( void )\r\n{\r\nunsigned int V_3 ;\r\nF_125 (i) {\r\nunsigned int V_186 ;\r\nF_126 ( & V_187 [ V_3 ] ) ;\r\nif ( F_5 ( V_3 ) . V_188 == 0 ) {\r\nF_127 ( V_3 , & V_187 [ V_3 ] ) ;\r\ncontinue;\r\n}\r\nF_125 (j) {\r\nif ( F_5 ( V_3 ) . V_188 ==\r\nF_5 ( V_186 ) . V_188 )\r\nF_127 ( V_186 , & V_187 [ V_3 ] ) ;\r\n}\r\n}\r\nF_125 (i) {\r\nunsigned int V_186 ;\r\nF_126 ( & F_128 ( V_189 , V_3 ) ) ;\r\nif ( F_5 ( V_3 ) . V_190 == - 1 ) {\r\nF_127 ( V_3 , & F_128 ( V_189 , V_3 ) ) ;\r\ncontinue;\r\n}\r\nF_125 (j) {\r\nif ( F_5 ( V_3 ) . V_190 ==\r\nF_5 ( V_186 ) . V_190 )\r\nF_127 ( V_186 , & F_128 ( V_189 , V_3 ) ) ;\r\n}\r\n}\r\n}\r\nint T_1 F_129 ( unsigned int V_45 )\r\n{\r\nint V_83 = F_42 ( V_45 ) ;\r\nif ( ! V_83 ) {\r\nF_127 ( V_45 , & V_16 ) ;\r\nwhile ( ! F_64 ( V_45 ) )\r\nF_130 () ;\r\nif ( ! F_64 ( V_45 ) ) {\r\nV_83 = - V_90 ;\r\n} else {\r\nif ( V_7 != V_8 )\r\nF_33 ( V_45 ) ;\r\n}\r\n}\r\nreturn V_83 ;\r\n}\r\nvoid F_131 ( void )\r\n{\r\nint V_45 = F_25 () ;\r\nunsigned long V_94 ;\r\nF_132 () ;\r\nif ( V_7 == V_8 ) {\r\nstruct V_58 * V_59 = & V_68 [ V_45 ] ;\r\nF_133 ( V_191 ,\r\nV_59 -> V_192 , 0 ) ;\r\nF_133 ( V_193 ,\r\nV_59 -> V_194 , 0 ) ;\r\nF_133 ( V_195 ,\r\nV_59 -> V_196 , 0 ) ;\r\nF_133 ( V_197 ,\r\nV_59 -> V_198 , 0 ) ;\r\n}\r\nF_134 ( V_45 , & V_16 ) ;\r\nF_28 ( L_30 ) ;\r\nF_135 () ;\r\n__asm__ __volatile__(\r\n"rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (pstate)\r\n: "i" (PSTATE_IE));\r\nwhile ( 1 )\r\nF_136 () ;\r\n}\r\nint F_137 ( void )\r\n{\r\nint V_45 = F_25 () ;\r\nT_9 * V_199 ;\r\nint V_3 ;\r\nF_63 (i, &cpu_core_map[cpu])\r\nF_134 ( V_45 , & V_187 [ V_3 ] ) ;\r\nF_126 ( & V_187 [ V_45 ] ) ;\r\nF_63 (i, &per_cpu(cpu_sibling_map, cpu))\r\nF_134 ( V_45 , & F_128 ( V_189 , V_3 ) ) ;\r\nF_126 ( & F_128 ( V_189 , V_45 ) ) ;\r\nV_199 = & F_5 ( V_45 ) ;\r\nV_199 -> V_188 = 0 ;\r\nV_199 -> V_190 = - 1 ;\r\nF_138 () ;\r\nF_139 () ;\r\nF_13 () ;\r\nF_140 ( 1 ) ;\r\nF_135 () ;\r\nF_141 () ;\r\nF_20 ( V_45 , false ) ;\r\nF_142 () ;\r\nF_143 () ;\r\nreturn 0 ;\r\n}\r\nvoid F_144 ( unsigned int V_45 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < 100 ; V_3 ++ ) {\r\nF_145 () ;\r\nif ( ! F_17 ( V_45 , & V_16 ) )\r\nbreak;\r\nF_146 ( 100 ) ;\r\n}\r\nif ( F_17 ( V_45 , & V_16 ) ) {\r\nF_24 ( V_66 L_31 , V_45 ) ;\r\n} else {\r\n#if F_47 ( V_84 )\r\nunsigned long V_62 ;\r\nint V_200 = 100 ;\r\ndo {\r\nV_62 = F_147 ( V_45 ) ;\r\nif ( V_62 == V_127 ) {\r\nF_148 ( V_45 , false ) ;\r\nbreak;\r\n}\r\n} while ( -- V_200 > 0 );\r\nif ( V_200 <= 0 ) {\r\nF_24 ( V_66 L_32 ,\r\nV_62 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\nvoid T_7 F_149 ( unsigned int V_185 )\r\n{\r\nF_150 () ;\r\n}\r\nvoid F_151 ( int V_45 )\r\n{\r\nF_62 ( ( T_2 ) & V_201 , 0 , 0 ,\r\nF_68 ( V_45 ) ) ;\r\n}\r\nvoid T_6 F_152 ( int V_145 , struct V_146 * V_147 )\r\n{\r\nF_72 ( 1 << V_145 ) ;\r\nF_153 () ;\r\n}\r\nvoid F_154 ( void )\r\n{\r\n}\r\nstatic void * T_7 F_155 ( unsigned int V_45 , T_10 V_202 ,\r\nT_10 V_203 )\r\n{\r\nconst unsigned long V_204 = F_41 ( V_205 ) ;\r\n#ifdef F_156\r\nint V_206 = F_157 ( V_45 ) ;\r\nvoid * V_207 ;\r\nif ( ! F_158 ( V_206 ) || ! F_159 ( V_206 ) ) {\r\nV_207 = F_160 ( V_202 , V_203 , V_204 ) ;\r\nF_161 ( L_33 ,\r\nV_45 , V_206 ) ;\r\nF_162 ( L_34 ,\r\nV_45 , V_202 , F_41 ( V_207 ) ) ;\r\n} else {\r\nV_207 = F_163 ( F_159 ( V_206 ) ,\r\nV_202 , V_203 , V_204 ) ;\r\nF_162 ( L_35\r\nL_36 , V_45 , V_202 , V_206 , F_41 ( V_207 ) ) ;\r\n}\r\nreturn V_207 ;\r\n#else\r\nreturn F_160 ( V_202 , V_203 , V_204 ) ;\r\n#endif\r\n}\r\nstatic void T_7 F_164 ( void * V_207 , T_10 V_202 )\r\n{\r\nF_165 ( F_41 ( V_207 ) , V_202 ) ;\r\n}\r\nstatic int T_7 F_166 ( unsigned int V_208 , unsigned int V_209 )\r\n{\r\nif ( F_157 ( V_208 ) == F_157 ( V_209 ) )\r\nreturn V_210 ;\r\nelse\r\nreturn V_211 ;\r\n}\r\nstatic void T_7 F_167 ( unsigned long V_212 )\r\n{\r\nT_11 * V_153 = F_168 ( V_212 ) ;\r\nT_12 * V_213 ;\r\nT_13 * V_214 ;\r\nV_213 = F_169 ( V_153 , V_212 ) ;\r\nif ( F_170 ( * V_213 ) ) {\r\nT_13 * V_215 ;\r\nV_215 = F_160 ( V_216 , V_216 , V_216 ) ;\r\nF_171 ( & V_12 , V_213 , V_215 ) ;\r\n}\r\nV_214 = F_172 ( V_213 , V_212 ) ;\r\nif ( ! F_173 ( * V_214 ) ) {\r\nT_14 * V_215 ;\r\nV_215 = F_160 ( V_216 , V_216 , V_216 ) ;\r\nF_174 ( & V_12 , V_214 , V_215 ) ;\r\n}\r\n}\r\nvoid T_7 F_175 ( void )\r\n{\r\nunsigned long V_32 ;\r\nunsigned int V_45 ;\r\nint V_217 = - V_184 ;\r\nif ( V_218 != V_219 ) {\r\nV_217 = F_176 ( V_220 ,\r\nV_221 , 4 << 20 ,\r\nF_166 ,\r\nF_155 ,\r\nF_164 ) ;\r\nif ( V_217 )\r\nF_177 ( L_37\r\nL_38 ,\r\nV_222 [ V_218 ] , V_217 ) ;\r\n}\r\nif ( V_217 < 0 )\r\nV_217 = F_178 ( V_220 ,\r\nF_155 ,\r\nF_164 ,\r\nF_167 ) ;\r\nif ( V_217 < 0 )\r\nF_26 ( L_39 , V_217 ) ;\r\nV_32 = ( unsigned long ) V_223 - ( unsigned long ) V_224 ;\r\nF_179 (cpu)\r\nF_8 ( V_45 ) = V_32 + V_225 [ V_45 ] ;\r\nV_6 = F_8 ( F_25 () ) ;\r\nF_180 () ;\r\nif ( V_7 == V_8 )\r\nF_181 ( V_226 ) ;\r\n}
