// Seed: 2052101397
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input wire id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    input tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    output uwire id_16
);
  wire id_18;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_5 = 32'd99
) (
    input uwire _id_0,
    output wand id_1,
    input tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 _id_5
);
  logic [{  id_5  ,  id_0  }  ==  1 : {  1 'h0 ,  id_0  }] id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
