// Mem file initialization records - for combined data and ECC.
//
// SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday November 20, 2018 - 04:47:32 pm, from:
//
//     Map file     - C:\sandbox\vhdl\ZedMB_frontEndMon\ZedMB_frontEndMon.srcs\sources_1\bd\design_1\design_1.bmm
//     Data file(s) - c:/sandbox/vhdl/ZedMB_frontEndMon/ZedMB_frontEndMon.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_design_1_i_microblaze_0.design_1_i_design_1_i_microblaze_0_local_memory_lmb_bram_128K_2_ADDR_SPACE', bit lane [39:8].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B800000069
