// Seed: 2972543441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_9;
  always @(1'b0 or posedge 1 - 1)
    if (1) begin
      disable id_10;
      begin
        if ((1)) id_9 <= 1;
      end
    end else id_9 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1 or posedge 1) id_11 = 1;
  module_0(
      id_11, id_4, id_8, id_5, id_11, id_5, id_4, id_11
  );
endmodule
