Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 23:21:02 2024
| Host         : LAPTOP-IJ1CABOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  4158 |
|    Minimum number of control sets                        |  4158 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   344 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  4158 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |  4102 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             589 |          352 |
| No           | No                    | Yes                    |              38 |           13 |
| No           | Yes                   | No                     |             104 |           31 |
| Yes          | No                    | No                     |              38 |            7 |
| Yes          | No                    | Yes                    |             125 |           60 |
| Yes          | Yes                   | No                     |           32770 |         7672 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                    Enable Signal                    |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  genblk1[2].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[10].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[3].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[7]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  genblk1[0].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[5].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[7].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[8].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[4].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[9].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[6].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[11].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[12].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[15].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[13].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[14].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[17].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[16].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[1].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[4]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/transmitter/bit_out_i_2__0_n_0     | uartBoardToBoard/transmitter/bit_out0                   |                1 |              1 |         1.00 |
|  display_out_reg[0]_LDC_i_1_n_0           |                                                     | display_out_reg[0]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[1]_LDC_i_1_n_0           |                                                     | display_out_reg[1]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[4]_LDC_i_1_n_0           |                                                     | display_out_reg[4]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[6]_LDC_i_1_n_0           |                                                     | display_out_reg[6]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[7]_LDC_i_1_n_0           |                                                     | display_out_reg[7]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[5]_LDC_i_1_n_0           |                                                     | display_out_reg[5]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[3]_LDC_i_1_n_0           |                                                     | display_out_reg[3]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/transmitter/bit_out_i_2_n_0 | uartMyKeyboardToMyBasys/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[6]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[2]_LDC_i_1_n_0           |                                                     | display_out_reg[2]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[1]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[2]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[0]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[3]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[5]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[6]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[7]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[0]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[1]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[4]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[2]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[3]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 | p_2_in                                              | display_out_reg[5]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  ffdiv/CLK                                |                                                     |                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_13[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_36[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_39[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_32[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_4[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_40[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_31[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_41[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_45[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_14[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_47[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_48[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_5[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_50[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_52[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_53[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_rep__0_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_54[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_55[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_20[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_56[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_24[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_57[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_33[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_46[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_51[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_6[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_22[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_16[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_19[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_49[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_30[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_7[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_8[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_11[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_28[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_29[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_3[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_35[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_23[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_34[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_10[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_9[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_43[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_44[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_1[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_42[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_rep__0_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_rep__0[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_15[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_9[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__2_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__5_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__6_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_85[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_91[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_82[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_80[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_69[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_87[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_76[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_73[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_75[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_77[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__2_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_83[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_92[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__2[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__2_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_86[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_89[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_70[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_72[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_84[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_74[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_88[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_90[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_93[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_94[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__1_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_78[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_71[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_81[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep__7_79[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__3_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_20[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_21[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_24[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_12[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_19[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_14[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_23[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_25[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_26[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_27[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_28[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_10[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_17[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_13[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_16[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_22[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__6_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_11[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__4_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_15[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_18[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[4]_rep__7_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_51[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_19[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_22[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_10[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_7[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_44[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_47[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_43[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_58[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_35[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_3[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_40[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_48[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_57[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_9[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_14[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_16[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_17[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_20[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_18[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_21[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_23[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_25[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_27[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_28[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_38[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_29[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_3[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_30[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_31[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_5[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_39[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_37[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_45[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_29[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_6[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_8[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_1[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_41[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_33[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_2[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep[0]               | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_52[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_54[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_32[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_36[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_4[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_13[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_34[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_15[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_24[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_26[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_30[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_49[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_31[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_46[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_50[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_55[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_42[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_53[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_56[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_0[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_11[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_12[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_40[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_46[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_48[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_8[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_36[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_32[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_37[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_41[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_42[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_39[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_47[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_35[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_7[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_9[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_38[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_5[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_44[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_45[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_4[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_33[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_34[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_6[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep_43[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__0_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__1_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__2_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__3_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__7_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_13[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_11[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_11[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_14[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_12[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_13[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_12[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/E[0]                                  | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_10[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_10[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_6[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_7[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_8[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_9[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_16[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_10[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_9[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[0]_15[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[1]_3[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_29[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_18[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_3[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_34[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_36[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_28[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_25[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_30[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_23[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_16[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_27[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_32[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_33[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_37[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_22[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_5[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_38[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_31[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_6[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_7[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_19[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_39[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_35[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_20[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_4[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_26[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_40[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_21[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_24[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_15[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_14[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_17[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_122[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_116[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_120[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_119[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_117[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_121[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_118[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_116[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_117[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_118[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__17_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__18_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__19_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__20_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__21_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__22_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__23_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__2_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3077][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3094][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3100][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3101][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3102][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3075][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3098][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3103][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3084][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3087][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[1615][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3088][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3091][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3086][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3092][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3095][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3097][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3099][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3081][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3093][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3154][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3119][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3105][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3138][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3148][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3115][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3135][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3118][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3114][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3120][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3125][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3127][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3129][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3136][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3116][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3124][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3130][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3139][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3113][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3141][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3107][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3108][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3133][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3112][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3122][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3145][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3155][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3147][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3153][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3149][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3131][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3140][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3146][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3104][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3134][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3156][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3111][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3123][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3143][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3157][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3106][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[8][7]_i_1_n_0                    | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3150][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3152][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3137][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3144][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3151][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/dual_p_ram/ram[3132][7]_i_1_n_0                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_24[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_46[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_47[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_14[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_20[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_11[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_48[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_37[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_45[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_54[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_5[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_56[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_50[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_3[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_51[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_52[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_16[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_31[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_30[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_55[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_57[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_59[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_12[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_44[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_19[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_21[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_22[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_4[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_40[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_58[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_49[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_43[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_15[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_53[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_18[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_34[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_25[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_27[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_35[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_38[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_39[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_13[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_17[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_36[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_41[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_23[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_28[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_29[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_32[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_42[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_26[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_10[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[5]_rep__8_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_33[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_16[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_22[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_29[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_6[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_30[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_31[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_38[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_40[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_43[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_44[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_21[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_23[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_45[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_5[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_6[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_67[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_39[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_9[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_12[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_8[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_62[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_65[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_34[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_37[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_63[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_26[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_35[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_20[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_7[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_69[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_60[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_10[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_25[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_27[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_3[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_32[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_7[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep[0]               | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_68[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_4[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_8[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_0[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_24[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_28[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_2[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_14[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_64[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_18[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_36[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_41[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_1[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_61[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_9[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_33[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_42[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_17[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_19[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_11[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_66[0]                | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_13[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep_15[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_116[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_117[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__1[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__0_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__10_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_119[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_122[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_118[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_120[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_117[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_123[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_116[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_121[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__11_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__12_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__13_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_116[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_117[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_115[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__14_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_83[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_84[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_85[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_108[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_86[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_99[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_98[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_97[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_110[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_111[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_112[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_88[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_113[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_114[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_109[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_90[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_92[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_93[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_96[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_87[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_101[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_104[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_106[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_94[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_89[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_91[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__15_95[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_100[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_102[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_105[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_107[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__16_103[0]       | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__3_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_69[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_70[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_71[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_75[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_74[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_72[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_73[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_76[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__4_77[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_69[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_79[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_75[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_74[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_76[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_78[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_77[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_80[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_81[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_70[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_71[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_73[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_72[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__5_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__6_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_100[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_104[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_106[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_109[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_103[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_105[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_107[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_110[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_111[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_112[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_114[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_115[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_116[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_118[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_113[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_119[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_121[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_117[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_120[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_101[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_102[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_108[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_69[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_70[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_71[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_72[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_74[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_73[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_75[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_85[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_78[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_83[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_117[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_116[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_99[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_98[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_106[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_113[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_120[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_90[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_105[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_89[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_111[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_110[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_87[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_76[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_97[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_93[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_81[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_84[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_86[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_92[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_96[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_79[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_100[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_107[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_109[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_91[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_108[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_94[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_101[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_114[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_77[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_80[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_88[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_102[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_112[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_118[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_119[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_95[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_121[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_104[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_82[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__8_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_103[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_115[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_53[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_54[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_57[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_58[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_73[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_67[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_72[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_75[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_60[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_76[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_78[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_79[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_74[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_51[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_55[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_62[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_64[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_69[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_56[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_68[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_70[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_71[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_65[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_77[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_66[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_52[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_63[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_61[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_98[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_80[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_90[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_89[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_87[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_97[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_86[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_92[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_93[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_96[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__11_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__12[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_91[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_94[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_85[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_3[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_82[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_88[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_83[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_84[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_99[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_95[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep_0[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep[0]               | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__9_81[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__0_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__14[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__19_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__19_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__13[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__19[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__12_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__13_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__12_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__12_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__12_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__18_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__17_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__1_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__7_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__23_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__8[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep[0]               | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__8_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_1[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_0[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[6]_rep__7_59[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_2[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__13[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__13_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__13_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__7_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__8_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[0]_rep__9_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__15_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_65[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_67[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_68[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_72[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_77[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_69[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_76[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_59[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_66[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_78[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_75[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_61[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_63[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_70[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_82[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_60[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_64[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_62[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_74[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_81[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_71[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_73[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_80[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_79[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__16_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__18_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__1_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_55[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_56[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_57[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_58[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_54[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__20_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_14[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_17[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_15[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_11[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_16[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_18[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_12[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_10[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_13[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__21_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_32[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_28[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_40[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_38[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_50[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_34[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_46[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_36[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_37[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_47[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_53[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_49[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_33[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_52[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_30[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_19[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_45[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_21[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_6[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_31[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_24[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_51[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_29[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_39[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_8[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_9[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__2_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_27[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_4[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_20[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_22[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_2[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_42[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_44[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__23[0]           | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_23[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_25[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_26[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_3[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_5[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_7[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_35[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_41[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_43[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__22_48[0]        | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__23_0[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__23_1[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_20[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_22[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_42[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_14[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_33[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_21[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_39[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_36[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_23[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_48[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_49[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_5[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_16[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_41[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_11[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_26[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_29[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_32[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_12[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_46[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_40[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_15[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_31[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_25[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_34[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_50[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_45[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_37[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_28[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_24[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_27[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_44[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_35[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_30[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_38[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_43[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_18[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_19[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_47[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_6[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_13[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_10[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__4_17[0]         | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9_4[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__7_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9_2[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_3[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_9[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[3][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9_3[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__8_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__8_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_7[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__5_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__7[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_4[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9_0[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[4][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_5[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_7[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_1[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_2[0]                            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[2][0]                   | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__8[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__9_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  baud_BUFG                                |                                                     | uartMyKeyboardToMyBasys/receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG                                |                                                     | uartMyKeyboardToMyBasys/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/transmitter/temp[7]_i_1_n_0 |                                                         |                1 |              8 |         8.00 |
|  last_bit_reg_i_1_n_0                     |                                                     | uartBoardToBoard/receiver/count[7]_i_1__1_n_0           |                1 |              8 |         8.00 |
|  last_bit_reg_i_1_n_0                     |                                                     | uartBoardToBoard/transmitter/count[7]_i_1__2_n_0        |                2 |              8 |         4.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/transmitter/temp[7]_i_1__0_n_0     |                                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_27[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_37[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_38[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_12[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_2[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_18[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_8[0]                 | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[2]_rep__0_1[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_0[0]             | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep[0]               | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_17[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_21[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_25[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_x_reg_reg[3]_rep_26[0]            | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/cur_y_reg_reg[1]_rep__0_8[0]          | tsg/dual_p_ram/pulserReset/SR_BUFG[0]                   |                1 |              8 |         8.00 |
|  vga/w_p_tick                             | vga/v_count_next_1                                  |                                                         |                2 |             10 |         5.00 |
|  vga/w_p_tick                             |                                                     |                                                         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                            | vga/w_p_tick                                        |                                                         |                3 |             12 |         4.00 |
|  last_bit_reg_i_1_n_0                     |                                                     |                                                         |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG                            |                                                     | reset_IBUF                                              |                5 |             30 |         6.00 |
|  clk_IBUF_BUFG                            |                                                     | uartMyKeyboardToMyBasys/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            |                                                     | uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            | tsg/single_en/data_out_reg[3]                       | reset_IBUF                                              |               30 |             55 |         1.83 |
|  clk_IBUF_BUFG                            | tsg/single_en/d_reg_6                               | reset_IBUF                                              |               22 |             62 |         2.82 |
|  clk_IBUF_BUFG                            |                                                     |                                                         |              165 |            236 |         1.43 |
|  baud_BUFG                                |                                                     |                                                         |              162 |            308 |         1.90 |
+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


