

================================================================
== Vivado HLS Report for 'conv_word'
================================================================
* Date:           Wed Mar 24 20:06:12 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.361|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1681|  1681|  1681|  1681|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 1.1          |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     6|     6|         2|          -|          -|     3|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%line_buffer_m_V_offs = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %line_buffer_m_V_offset)" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 7 'read' 'line_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %line_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i4 %tmp to i5" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 9 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%select_ln215 = select i1 %line_buffer_m_V_offs, i4 3, i4 0" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 10 'select' 'select_ln215' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.06ns)   --->   "br label %.loopexit7" [cpp/accel/Accel.cpp:82]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ 0, %0 ], [ %bank_V, %.loopexit7.loopexit ]"   --->   Operation 12 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.08ns)   --->   "%icmp_ln82 = icmp eq i4 %p_0, -8" [cpp/accel/Accel.cpp:82]   --->   Operation 13 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.32ns)   --->   "%bank_V = add i4 %p_0, 1" [cpp/accel/Accel.cpp:82]   --->   Operation 15 'add' 'bank_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %3, label %.preheader.preheader" [cpp/accel/Accel.cpp:82]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i4 %p_0 to i3" [cpp/accel/Accel.cpp:84]   --->   Operation 17 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_V = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1352, i3 0)" [cpp/accel/Accel.cpp:84]   --->   Operation 18 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %p_0 to i5" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 19 'zext' 'zext_ln65' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.32ns)   --->   "%add_ln65 = add i5 %zext_ln65, %zext_ln215_1" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 20 'add' 'add_ln65' <Predicate = (!icmp_ln82)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %add_ln65 to i64" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 21 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln65, i2 0)" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 22 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i7 %tmp_29 to i64" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 23 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%sub_ln65 = sub i64 %zext_ln65_2, %zext_ln65_1" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 24 'sub' 'sub_ln65' <Predicate = (!icmp_ln82)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:83]   --->   Operation 25 'br' <Predicate = (!icmp_ln82)> <Delay = 1.06>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:87]   --->   Operation 26 'ret' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_084_0 = phi i4 [ %cc_V, %conv3x3b.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'p_084_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.08ns)   --->   "%icmp_ln83 = icmp eq i4 %p_084_0, -8" [cpp/accel/Accel.cpp:83]   --->   Operation 28 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.32ns)   --->   "%cc_V = add i4 %p_084_0, 1" [cpp/accel/Accel.cpp:83]   --->   Operation 30 'add' 'cc_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %.loopexit7.loopexit, label %1" [cpp/accel/Accel.cpp:83]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %p_084_0 to i6" [cpp/accel/Accel.cpp:84]   --->   Operation 32 'zext' 'zext_ln215' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.35ns)   --->   "%ret_V_16 = add i6 %ret_V, %zext_ln215" [cpp/accel/Accel.cpp:84]   --->   Operation 33 'add' 'ret_V_16' <Predicate = (!icmp_ln83)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %line_buffer_m_V_offs, i6 %ret_V_16)" [cpp/accel/Accel.cpp:84]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %tmp_s to i64" [cpp/accel/Accel.cpp:84]   --->   Operation 35 'zext' 'zext_ln180' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_buffer_m_V_s = getelementptr [128 x i5]* %conv_out_buffer_m_V, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:84]   --->   Operation 36 'getelementptr' 'conv_out_buffer_m_V_s' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.06ns)   --->   "br label %.loopexit" [cpp/accel/Accel.cpp:63->cpp/accel/Accel.cpp:84]   --->   Operation 37 'br' <Predicate = (!icmp_ln83)> <Delay = 1.06>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 38 'br' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_V_0_i = phi i5 [ 0, %1 ], [ %agg_result_V_1_i, %.loopexit.loopexit ]" [cpp/accel/Accel.cpp:68->cpp/accel/Accel.cpp:84]   --->   Operation 39 'phi' 'agg_result_V_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_V_load1_i = phi i5 [ 0, %1 ], [ %agg_result_V_load_i, %.loopexit.loopexit ]" [cpp/accel/Accel.cpp:68->cpp/accel/Accel.cpp:84]   --->   Operation 40 'phi' 'agg_result_V_load1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_097_0_i = phi i2 [ 0, %1 ], [ %kr_V, %.loopexit.loopexit ]"   --->   Operation 41 'phi' 'p_097_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.64ns)   --->   "%icmp_ln887 = icmp eq i2 %p_097_0_i, -1" [cpp/accel/Accel.cpp:63->cpp/accel/Accel.cpp:84]   --->   Operation 42 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 43 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.00ns)   --->   "%kr_V = add i2 %p_097_0_i, 1" [cpp/accel/Accel.cpp:63->cpp/accel/Accel.cpp:84]   --->   Operation 44 'add' 'kr_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %conv3x3b.exit, label %.preheader.preheader.i" [cpp/accel/Accel.cpp:63->cpp/accel/Accel.cpp:84]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i2 %p_097_0_i to i64" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 46 'zext' 'zext_ln544' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.39ns)   --->   "%add_ln65_1 = add i64 %zext_ln544, %sub_ln65" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 47 'add' 'add_ln65_1' <Predicate = (!icmp_ln887)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %add_ln65_1 to i7" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 48 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln65, i3 0)" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 49 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i64 %add_ln65_1 to i9" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 50 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln65_1, i1 false)" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 51 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.41ns)   --->   "%add_ln65_2 = add i10 %p_shl2_cast, %p_shl3_cast" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 52 'add' 'add_ln65_2' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i2 %p_097_0_i to i3" [cpp/accel/Accel.cpp:66->cpp/accel/Accel.cpp:84]   --->   Operation 53 'zext' 'zext_ln1354' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.16ns)   --->   "%ret_V_19 = sub i3 2, %zext_ln1354" [cpp/accel/Accel.cpp:66->cpp/accel/Accel.cpp:84]   --->   Operation 54 'sub' 'ret_V_19' <Predicate = (!icmp_ln887)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i3 %ret_V_19 to i4" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 55 'sext' 'sext_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.16ns)   --->   "%add_ln215 = add i4 %sext_ln215, %select_ln215" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 56 'add' 'add_ln215' <Predicate = (!icmp_ln887)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %add_ln215 to i6" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 57 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln215, i2 0)" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 58 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.35ns)   --->   "%sub_ln215 = sub i6 %p_shl1_cast, %sext_ln215_1" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 59 'sub' 'sub_ln215' <Predicate = (!icmp_ln887)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.06ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:64->cpp/accel/Accel.cpp:84]   --->   Operation 60 'br' <Predicate = (!icmp_ln887)> <Delay = 1.06>
ST_4 : Operation 61 [1/1] (1.47ns)   --->   "store i5 %agg_result_V_0_i, i5* %conv_out_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:84]   --->   Operation 61 'store' <Predicate = (icmp_ln887)> <Delay = 1.47> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:83]   --->   Operation 62 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i5 [ %agg_result_V_0_i, %.preheader.preheader.i ], [ %sum_V, %2 ]"   --->   Operation 63 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i5 [ %agg_result_V_load1_i, %.preheader.preheader.i ], [ %sum_V, %2 ]"   --->   Operation 64 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_087_0_i = phi i2 [ 0, %.preheader.preheader.i ], [ %kc_V, %2 ]"   --->   Operation 65 'phi' 'p_087_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.64ns)   --->   "%icmp_ln887_16 = icmp eq i2 %p_087_0_i, -1" [cpp/accel/Accel.cpp:64->cpp/accel/Accel.cpp:84]   --->   Operation 66 'icmp' 'icmp_ln887_16' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 67 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.00ns)   --->   "%kc_V = add i2 %p_087_0_i, 1" [cpp/accel/Accel.cpp:64->cpp/accel/Accel.cpp:84]   --->   Operation 68 'add' 'kc_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_16, label %.loopexit.loopexit, label %2" [cpp/accel/Accel.cpp:64->cpp/accel/Accel.cpp:84]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i2 %p_087_0_i to i4" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 70 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.32ns)   --->   "%ret_V_17 = add i4 %p_084_0, %zext_ln215_2" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 71 'add' 'ret_V_17' <Predicate = (!icmp_ln887_16)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i4 %ret_V_17 to i10" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 72 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.41ns)   --->   "%add_ln65_3 = add i10 %zext_ln65_3, %add_ln65_2" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 73 'add' 'add_ln65_3' <Predicate = (!icmp_ln887_16)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i10 %add_ln65_3 to i64" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 74 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln65_4" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 75 'getelementptr' 'line_buffer_m_V_addr' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 76 'load' 'data_V_1' <Predicate = (!icmp_ln887_16)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i2 %p_087_0_i to i3" [cpp/accel/Accel.cpp:66->cpp/accel/Accel.cpp:84]   --->   Operation 77 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.16ns)   --->   "%ret_V_18 = sub i3 2, %zext_ln215_3" [cpp/accel/Accel.cpp:66->cpp/accel/Accel.cpp:84]   --->   Operation 78 'sub' 'ret_V_18' <Predicate = (!icmp_ln887_16)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i3 %ret_V_18 to i6" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 79 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.35ns)   --->   "%add_ln215_1 = add i6 %sext_ln215_2, %sub_ln215" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 80 'add' 'add_ln215_1' <Predicate = (!icmp_ln887_16)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i6 %add_ln215_1 to i64" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 81 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%conv_params_m_V_addr = getelementptr [18 x i1]* %conv_params_m_V, i64 0, i64 %zext_ln215_4" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 82 'getelementptr' 'conv_params_m_V_addr' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 83 'load' 'conv_params_m_V_load' <Predicate = (!icmp_ln887_16)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 84 'br' <Predicate = (icmp_ln887_16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.96>
ST_6 : Operation 85 [1/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 85 'load' 'data_V_1' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%trunc_ln65_2 = trunc i2 %data_V_1 to i1" [cpp/accel/Accel.cpp:65->cpp/accel/Accel.cpp:84]   --->   Operation 86 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 87 'load' 'conv_params_m_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%ret_V_21 = and i1 %trunc_ln65_2, %conv_params_m_V_load" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 88 'and' 'ret_V_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %data_V_1, i32 1)" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 89 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln841 = xor i1 %ret_V_21, %tmp_30" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 90 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%p_Result_s = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %data_V_1, i32 1, i1 %xor_ln841)" [cpp/accel/Accel.cpp:67->cpp/accel/Accel.cpp:84]   --->   Operation 91 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%sext_ln700 = sext i2 %p_Result_s to i5" [cpp/accel/Accel.cpp:68->cpp/accel/Accel.cpp:84]   --->   Operation 92 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.33ns) (out node of the LUT)   --->   "%sum_V = add i5 %sext_ln700, %agg_result_V_load_i" [cpp/accel/Accel.cpp:68->cpp/accel/Accel.cpp:84]   --->   Operation 93 'add' 'sum_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:64->cpp/accel/Accel.cpp:84]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_params_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_buffer_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_buffer_m_V_offs  (read             ) [ 0011111]
tmp                   (bitconcatenate   ) [ 0000000]
zext_ln215_1          (zext             ) [ 0011111]
select_ln215          (select           ) [ 0011111]
br_ln82               (br               ) [ 0111111]
p_0                   (phi              ) [ 0010000]
icmp_ln82             (icmp             ) [ 0011111]
empty                 (speclooptripcount) [ 0000000]
bank_V                (add              ) [ 0111111]
br_ln82               (br               ) [ 0000000]
trunc_ln1352          (trunc            ) [ 0000000]
ret_V                 (bitconcatenate   ) [ 0001111]
zext_ln65             (zext             ) [ 0000000]
add_ln65              (add              ) [ 0000000]
zext_ln65_1           (zext             ) [ 0000000]
tmp_29                (bitconcatenate   ) [ 0000000]
zext_ln65_2           (zext             ) [ 0000000]
sub_ln65              (sub              ) [ 0001111]
br_ln83               (br               ) [ 0011111]
ret_ln87              (ret              ) [ 0000000]
p_084_0               (phi              ) [ 0001011]
icmp_ln83             (icmp             ) [ 0011111]
empty_68              (speclooptripcount) [ 0000000]
cc_V                  (add              ) [ 0011111]
br_ln83               (br               ) [ 0000000]
zext_ln215            (zext             ) [ 0000000]
ret_V_16              (add              ) [ 0000000]
tmp_s                 (bitconcatenate   ) [ 0000000]
zext_ln180            (zext             ) [ 0000000]
conv_out_buffer_m_V_s (getelementptr    ) [ 0000111]
br_ln63               (br               ) [ 0011111]
br_ln0                (br               ) [ 0111111]
agg_result_V_0_i      (phi              ) [ 0000111]
agg_result_V_load1_i  (phi              ) [ 0000111]
p_097_0_i             (phi              ) [ 0000100]
icmp_ln887            (icmp             ) [ 0011111]
empty_69              (speclooptripcount) [ 0000000]
kr_V                  (add              ) [ 0011111]
br_ln63               (br               ) [ 0000000]
zext_ln544            (zext             ) [ 0000000]
add_ln65_1            (add              ) [ 0000000]
trunc_ln65            (trunc            ) [ 0000000]
p_shl2_cast           (bitconcatenate   ) [ 0000000]
trunc_ln65_1          (trunc            ) [ 0000000]
p_shl3_cast           (bitconcatenate   ) [ 0000000]
add_ln65_2            (add              ) [ 0000011]
zext_ln1354           (zext             ) [ 0000000]
ret_V_19              (sub              ) [ 0000000]
sext_ln215            (sext             ) [ 0000000]
add_ln215             (add              ) [ 0000000]
sext_ln215_1          (sext             ) [ 0000000]
p_shl1_cast           (bitconcatenate   ) [ 0000000]
sub_ln215             (sub              ) [ 0000011]
br_ln64               (br               ) [ 0011111]
store_ln84            (store            ) [ 0000000]
br_ln83               (br               ) [ 0011111]
agg_result_V_1_i      (phi              ) [ 0011110]
agg_result_V_load_i   (phi              ) [ 0011111]
p_087_0_i             (phi              ) [ 0000010]
icmp_ln887_16         (icmp             ) [ 0011111]
empty_70              (speclooptripcount) [ 0000000]
kc_V                  (add              ) [ 0011111]
br_ln64               (br               ) [ 0000000]
zext_ln215_2          (zext             ) [ 0000000]
ret_V_17              (add              ) [ 0000000]
zext_ln65_3           (zext             ) [ 0000000]
add_ln65_3            (add              ) [ 0000000]
zext_ln65_4           (zext             ) [ 0000000]
line_buffer_m_V_addr  (getelementptr    ) [ 0000001]
zext_ln215_3          (zext             ) [ 0000000]
ret_V_18              (sub              ) [ 0000000]
sext_ln215_2          (sext             ) [ 0000000]
add_ln215_1           (add              ) [ 0000000]
zext_ln215_4          (zext             ) [ 0000000]
conv_params_m_V_addr  (getelementptr    ) [ 0000001]
br_ln0                (br               ) [ 0011111]
data_V_1              (load             ) [ 0000000]
trunc_ln65_2          (trunc            ) [ 0000000]
conv_params_m_V_load  (load             ) [ 0000000]
ret_V_21              (and              ) [ 0000000]
tmp_30                (bitselect        ) [ 0000000]
xor_ln841             (xor              ) [ 0000000]
p_Result_s            (bitset           ) [ 0000000]
sext_ln700            (sext             ) [ 0000000]
sum_V                 (add              ) [ 0011111]
br_ln64               (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_m_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_params_m_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_params_m_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_buffer_m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_m_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i2.i2.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="line_buffer_m_V_offs_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="line_buffer_m_V_offs/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv_out_buffer_m_V_s_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buffer_m_V_s/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln84_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="1"/>
<pin id="75" dir="0" index="1" bw="5" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="line_buffer_m_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_V_addr/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_1/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_params_m_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_params_m_V_addr/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_params_m_V_load/5 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="p_084_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_084_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_084_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_0/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="agg_result_V_0_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="agg_result_V_0_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_0_i/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="agg_result_V_load1_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load1_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="agg_result_V_load1_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="5" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load1_i/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_097_0_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_097_0_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_097_0_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_097_0_i/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="agg_result_V_1_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="agg_result_V_1_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="5" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="agg_result_V_load_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="agg_result_V_load_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="p_087_0_i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_087_0_i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_087_0_i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_087_0_i/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln215_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln215_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln82_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bank_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bank_V/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln1352_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ret_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln65_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln65_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln65_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_29_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln65_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln65_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln65/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln83_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="cc_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln215_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="ret_V_16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="1"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="2"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln180_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln887_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="kr_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr_V/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln544_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln65_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln65_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl2_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln65_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl3_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln65_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln1354_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="ret_V_19_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_19/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln215_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln215_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="3"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln215_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl1_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln215_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln887_16_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_16/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="kc_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc_V/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln215_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ret_V_17_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="2"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln65_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln65_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="1"/>
<pin id="423" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln65_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_4/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln215_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="ret_V_18_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_18/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln215_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln215_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="1"/>
<pin id="447" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln215_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln65_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_2/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ret_V_21_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_21/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_30_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln841_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Result_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="0" index="3" bw="1" slack="0"/>
<pin id="483" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln700_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sum_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="1"/>
<pin id="495" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/6 "/>
</bind>
</comp>

<comp id="498" class="1005" name="line_buffer_m_V_offs_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="2"/>
<pin id="500" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_offs "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln215_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln215_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="select_ln215_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="3"/>
<pin id="510" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln215 "/>
</bind>
</comp>

<comp id="516" class="1005" name="bank_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="521" class="1005" name="ret_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="sub_ln65_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="2"/>
<pin id="528" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln65 "/>
</bind>
</comp>

<comp id="534" class="1005" name="cc_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cc_V "/>
</bind>
</comp>

<comp id="539" class="1005" name="conv_out_buffer_m_V_s_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="1"/>
<pin id="541" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buffer_m_V_s "/>
</bind>
</comp>

<comp id="547" class="1005" name="kr_V_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kr_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln65_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="sub_ln215_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="1"/>
<pin id="559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln215 "/>
</bind>
</comp>

<comp id="565" class="1005" name="kc_V_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kc_V "/>
</bind>
</comp>

<comp id="570" class="1005" name="line_buffer_m_V_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="1"/>
<pin id="572" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_V_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="conv_params_m_V_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="1"/>
<pin id="577" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_params_m_V_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="sum_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="1"/>
<pin id="582" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="139"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="173"><net_src comp="127" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="185"><net_src comp="140" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="60" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="108" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="108" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="108" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="108" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="246" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="119" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="119" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="119" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="310"><net_src comp="156" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="156" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="156" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="322" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="331" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="156" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="371" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="191" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="191" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="42" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="191" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="115" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="433"><net_src comp="191" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="457"><net_src comp="85" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="98" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="85" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="458" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="464" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="85" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="472" pin="2"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="175" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="60" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="506"><net_src comp="206" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="511"><net_src comp="210" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="519"><net_src comp="224" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="524"><net_src comp="234" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="529"><net_src comp="267" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="537"><net_src comp="279" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="542"><net_src comp="66" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="550"><net_src comp="312" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="555"><net_src comp="351" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="560"><net_src comp="388" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="568"><net_src comp="400" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="573"><net_src comp="78" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="578"><net_src comp="91" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="583"><net_src comp="492" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_buffer_m_V | {4 }
 - Input state : 
	Port: conv_word : line_buffer_m_V | {5 6 }
	Port: conv_word : line_buffer_m_V_offset | {1 }
	Port: conv_word : conv_params_m_V | {5 6 }
  - Chain level:
	State 1
		zext_ln215_1 : 1
	State 2
		icmp_ln82 : 1
		bank_V : 1
		br_ln82 : 2
		trunc_ln1352 : 1
		ret_V : 2
		zext_ln65 : 1
		add_ln65 : 2
		zext_ln65_1 : 3
		tmp_29 : 3
		zext_ln65_2 : 4
		sub_ln65 : 5
	State 3
		icmp_ln83 : 1
		cc_V : 1
		br_ln83 : 2
		zext_ln215 : 1
		ret_V_16 : 2
		tmp_s : 3
		zext_ln180 : 4
		conv_out_buffer_m_V_s : 5
	State 4
		icmp_ln887 : 1
		kr_V : 1
		br_ln63 : 2
		zext_ln544 : 1
		add_ln65_1 : 2
		trunc_ln65 : 3
		p_shl2_cast : 4
		trunc_ln65_1 : 3
		p_shl3_cast : 4
		add_ln65_2 : 5
		zext_ln1354 : 1
		ret_V_19 : 2
		sext_ln215 : 3
		add_ln215 : 4
		sext_ln215_1 : 5
		p_shl1_cast : 5
		sub_ln215 : 6
		store_ln84 : 1
	State 5
		icmp_ln887_16 : 1
		kc_V : 1
		br_ln64 : 2
		zext_ln215_2 : 1
		ret_V_17 : 2
		zext_ln65_3 : 3
		add_ln65_3 : 4
		zext_ln65_4 : 5
		line_buffer_m_V_addr : 6
		data_V_1 : 7
		zext_ln215_3 : 1
		ret_V_18 : 2
		sext_ln215_2 : 3
		add_ln215_1 : 4
		zext_ln215_4 : 5
		conv_params_m_V_addr : 6
		conv_params_m_V_load : 7
	State 6
		trunc_ln65_2 : 1
		ret_V_21 : 2
		tmp_30 : 1
		xor_ln841 : 2
		p_Result_s : 2
		sext_ln700 : 3
		sum_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |          bank_V_fu_224          |    0    |    13   |
|          |         add_ln65_fu_246         |    0    |    13   |
|          |           cc_V_fu_279           |    0    |    13   |
|          |         ret_V_16_fu_289         |    0    |    15   |
|          |           kr_V_fu_312           |    0    |    10   |
|          |        add_ln65_1_fu_322        |    0    |    15   |
|    add   |        add_ln65_2_fu_351        |    0    |    17   |
|          |         add_ln215_fu_371        |    0    |    12   |
|          |           kc_V_fu_400           |    0    |    10   |
|          |         ret_V_17_fu_410         |    0    |    13   |
|          |        add_ln65_3_fu_420        |    0    |    17   |
|          |        add_ln215_1_fu_444       |    0    |    15   |
|          |           sum_V_fu_492          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |         sub_ln65_fu_267         |    0    |    15   |
|    sub   |         ret_V_19_fu_361         |    0    |    12   |
|          |         sub_ln215_fu_388        |    0    |    15   |
|          |         ret_V_18_fu_434         |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln82_fu_218        |    0    |    9    |
|   icmp   |         icmp_ln83_fu_273        |    0    |    9    |
|          |        icmp_ln887_fu_306        |    0    |    8    |
|          |       icmp_ln887_16_fu_394      |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    and   |         ret_V_21_fu_458         |    0    |    6    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln841_fu_472        |    0    |    6    |
|----------|---------------------------------|---------|---------|
|  select  |       select_ln215_fu_210       |    0    |    3    |
|----------|---------------------------------|---------|---------|
|   read   | line_buffer_m_V_offs_read_fu_60 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_198           |    0    |    0    |
|          |           ret_V_fu_234          |    0    |    0    |
|          |          tmp_29_fu_255          |    0    |    0    |
|bitconcatenate|           tmp_s_fu_294          |    0    |    0    |
|          |        p_shl2_cast_fu_331       |    0    |    0    |
|          |        p_shl3_cast_fu_343       |    0    |    0    |
|          |        p_shl1_cast_fu_380       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       zext_ln215_1_fu_206       |    0    |    0    |
|          |         zext_ln65_fu_242        |    0    |    0    |
|          |        zext_ln65_1_fu_251       |    0    |    0    |
|          |        zext_ln65_2_fu_263       |    0    |    0    |
|          |        zext_ln215_fu_285        |    0    |    0    |
|          |        zext_ln180_fu_301        |    0    |    0    |
|   zext   |        zext_ln544_fu_318        |    0    |    0    |
|          |        zext_ln1354_fu_357       |    0    |    0    |
|          |       zext_ln215_2_fu_406       |    0    |    0    |
|          |        zext_ln65_3_fu_416       |    0    |    0    |
|          |        zext_ln65_4_fu_425       |    0    |    0    |
|          |       zext_ln215_3_fu_430       |    0    |    0    |
|          |       zext_ln215_4_fu_449       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       trunc_ln1352_fu_230       |    0    |    0    |
|   trunc  |        trunc_ln65_fu_327        |    0    |    0    |
|          |       trunc_ln65_1_fu_339       |    0    |    0    |
|          |       trunc_ln65_2_fu_454       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln215_fu_367        |    0    |    0    |
|   sext   |       sext_ln215_1_fu_376       |    0    |    0    |
|          |       sext_ln215_2_fu_440       |    0    |    0    |
|          |        sext_ln700_fu_488        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_30_fu_464          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  bitset  |        p_Result_s_fu_478        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   281   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln65_2_reg_552     |   10   |
|   agg_result_V_0_i_reg_127  |    5   |
|   agg_result_V_1_i_reg_163  |    5   |
| agg_result_V_load1_i_reg_140|    5   |
| agg_result_V_load_i_reg_175 |    5   |
|        bank_V_reg_516       |    4   |
|         cc_V_reg_534        |    4   |
|conv_out_buffer_m_V_s_reg_539|    7   |
| conv_params_m_V_addr_reg_575|    5   |
|         kc_V_reg_565        |    2   |
|         kr_V_reg_547        |    2   |
| line_buffer_m_V_addr_reg_570|    9   |
| line_buffer_m_V_offs_reg_498|    1   |
|       p_084_0_reg_115       |    4   |
|      p_087_0_i_reg_187      |    2   |
|      p_097_0_i_reg_152      |    2   |
|         p_0_reg_104         |    4   |
|        ret_V_reg_521        |    6   |
|     select_ln215_reg_508    |    4   |
|      sub_ln215_reg_557      |    6   |
|       sub_ln65_reg_526      |   64   |
|        sum_V_reg_580        |    5   |
|     zext_ln215_1_reg_503    |    5   |
+-----------------------------+--------+
|            Total            |   166  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_85       |  p0  |   2  |   9  |   18   ||    9    |
|       grp_access_fu_98       |  p0  |   2  |   5  |   10   ||    9    |
|        p_084_0_reg_115       |  p0  |   2  |   4  |    8   ||    9    |
|   agg_result_V_0_i_reg_127   |  p0  |   2  |   5  |   10   ||    9    |
| agg_result_V_load1_i_reg_140 |  p0  |   2  |   5  |   10   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   56   ||  5.305  ||    45   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   281  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   166  |   326  |
+-----------+--------+--------+--------+
