// Seed: 1846039901
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 ? id_2 : id_2 - id_1;
  assign id_3 = 1;
  assign id_2 = 1'b0;
  wand id_4;
  id_5(
      .id_0(id_4), .id_1(1), .id_2(1)
  );
  assign id_3 = id_4 && 1 == id_2;
  id_6(
      1'h0, 1 == 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  reg id_5;
  assign id_3[1] = "";
  wire id_6;
  wire id_7;
  reg  id_8;
  initial begin
    id_4 <= 1;
    id_8 <= id_5;
  end
  module_0(
      id_6, id_7, id_7
  );
endmodule
