{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 12:51:24 2020 " "Info: Processing started: Mon Jan 20 12:51:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off improved_rom -c improved_rom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off improved_rom -c improved_rom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[2\] data\[2\] 9.945 ns Longest " "Info: Longest tpd from source pin \"addr\[2\]\" to destination pin \"data\[2\]\" is 9.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns addr\[2\] 1 PIN PIN_F6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_F6; Fanout = 7; PIN Node = 'addr\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "improved_rom.vhd" "" { Text "D:/LAB3/part1_improved/improved_rom.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.555 ns) + CELL(0.437 ns) 5.834 ns Mux4~0 2 COMB LCCOMB_X1_Y33_N18 1 " "Info: 2: + IC(4.555 ns) + CELL(0.437 ns) = 5.834 ns; Loc. = LCCOMB_X1_Y33_N18; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { addr[2] Mux4~0 } "NODE_NAME" } } { "improved_rom.vhd" "" { Text "D:/LAB3/part1_improved/improved_rom.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 6.504 ns Mux4~1 3 COMB LCCOMB_X1_Y33_N4 1 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 6.504 ns; Loc. = LCCOMB_X1_Y33_N4; Fanout = 1; COMB Node = 'Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "improved_rom.vhd" "" { Text "D:/LAB3/part1_improved/improved_rom.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(2.818 ns) 9.945 ns data\[2\] 4 PIN PIN_B4 0 " "Info: 4: + IC(0.623 ns) + CELL(2.818 ns) = 9.945 ns; Loc. = PIN_B4; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { Mux4~1 data[2] } "NODE_NAME" } } { "improved_rom.vhd" "" { Text "D:/LAB3/part1_improved/improved_rom.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.516 ns ( 45.41 % ) " "Info: Total cell delay = 4.516 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.429 ns ( 54.59 % ) " "Info: Total interconnect delay = 5.429 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.945 ns" { addr[2] Mux4~0 Mux4~1 data[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.945 ns" { addr[2] {} addr[2]~combout {} Mux4~0 {} Mux4~1 {} data[2] {} } { 0.000ns 0.000ns 4.555ns 0.251ns 0.623ns } { 0.000ns 0.842ns 0.437ns 0.419ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 12:51:25 2020 " "Info: Processing ended: Mon Jan 20 12:51:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
