// Seed: 4266096837
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  wire id_3,
    input  wor  id_4,
    input  wor  id_5,
    output tri0 id_6,
    output wor  id_7
    , id_10,
    output tri  id_8
);
  logic id_11;
  logic id_12;
  logic id_13 [-1 'b0 : -1  -  1];
  assign id_2  = -1 + -1'b0;
  assign id_13 = id_4;
  logic id_14;
  ;
  wire id_15;
  always_latch id_13 <= -1;
endmodule
program module_1 (
    inout tri id_0
);
  wire  id_2;
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
endprogram
