Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 30 00:53:27 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Clk_Div_4/num_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_scene_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.370        0.000                      0                  459        0.144        0.000                      0                  459        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.370        0.000                      0                  459        0.144        0.000                      0                  459        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.495ns (45.159%)  route 3.030ns (54.841%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.616    10.332    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.329    10.661 r  Mouse_Ctrl/MC1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.661    Mouse_Ctrl/MC1/y_pos[7]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.029    15.031    Mouse_Ctrl/MC1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.495ns (45.184%)  route 3.027ns (54.816%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.613    10.329    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.329    10.658 r  Mouse_Ctrl/MC1/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.658    Mouse_Ctrl/MC1/y_pos[8]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.033    Mouse_Ctrl/MC1/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 2.495ns (45.242%)  route 3.020ns (54.758%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.605    10.322    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.329    10.651 r  Mouse_Ctrl/MC1/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.651    Mouse_Ctrl/MC1/y_pos[0]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.031    15.033    Mouse_Ctrl/MC1/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_inc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.944ns (19.690%)  route 3.850ns (80.310%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.621     5.142    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          1.045     6.643    Mouse_Ctrl/MC1/Inst_Ps2Interface/Q[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/y_inc[7]_i_3/O
                         net (fo=4, routed)           0.596     7.363    Mouse_Ctrl/MC1/Inst_Ps2Interface/rx_data_reg[1]_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.487 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.832     8.319    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[4]_i_2_n_0
    SLICE_X5Y25          LUT4 (Prop_lut4_I3_O)        0.124     8.443 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/y_inc[7]_i_1/O
                         net (fo=9, routed)           0.782     9.225    Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.116     9.341 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/y_inc[5]_i_1/O
                         net (fo=2, routed)           0.595     9.937    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_4
    SLICE_X6Y23          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  Mouse_Ctrl/MC1/y_inc_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.728    14.340    Mouse_Ctrl/MC1/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.495ns (45.110%)  route 3.036ns (54.890%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.622    10.338    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X10Y26         LUT5 (Prop_lut5_I3_O)        0.329    10.667 r  Mouse_Ctrl/MC1/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.667    Mouse_Ctrl/MC1/y_pos[5]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)        0.077    15.079    Mouse_Ctrl/MC1/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.495ns (45.111%)  route 3.036ns (54.889%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.621    10.338    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.329    10.667 r  Mouse_Ctrl/MC1/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.667    Mouse_Ctrl/MC1/y_pos[1]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.077    15.079    Mouse_Ctrl/MC1/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 2.495ns (45.144%)  route 3.032ns (54.856%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.617    10.334    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.329    10.663 r  Mouse_Ctrl/MC1/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.663    Mouse_Ctrl/MC1/y_pos[4]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.079    15.081    Mouse_Ctrl/MC1/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 2.495ns (45.135%)  route 3.033ns (54.865%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.619    10.335    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X10Y26         LUT5 (Prop_lut5_I3_O)        0.329    10.664 r  Mouse_Ctrl/MC1/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.664    Mouse_Ctrl/MC1/y_pos[6]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         FDRE (Setup_fdre_C_D)        0.081    15.083    Mouse_Ctrl/MC1/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 2.495ns (45.135%)  route 3.033ns (54.865%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.618    10.335    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.329    10.664 r  Mouse_Ctrl/MC1/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.664    Mouse_Ctrl/MC1/y_pos[2]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436    14.777    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    15.083    Mouse_Ctrl/MC1/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 Mouse_Ctrl/MC1/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.495ns (45.368%)  route 3.004ns (54.632%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.615     5.136    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  Mouse_Ctrl/MC1/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  Mouse_Ctrl/MC1/y_overflow_reg/Q
                         net (fo=18, routed)          1.304     6.896    Mouse_Ctrl/MC1/y_overflow
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.020 r  Mouse_Ctrl/MC1/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.020    Mouse_Ctrl/MC1/y_pos[3]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.598 f  Mouse_Ctrl/MC1/y_pos_reg[3]_i_2/O[2]
                         net (fo=3, routed)           1.111     8.709    Mouse_Ctrl/MC1/y_pos_reg[3]_i_2_n_5
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.301     9.010 r  Mouse_Ctrl/MC1/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     9.010    Mouse_Ctrl/MC1/i__carry_i_6__1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.560 r  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.560    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.717 f  Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.590    10.307    Mouse_Ctrl/MC1/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.329    10.636 r  Mouse_Ctrl/MC1/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.636    Mouse_Ctrl/MC1/y_pos[11]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.502    14.843    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  Mouse_Ctrl/MC1/y_pos_reg[11]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.079    15.160    Mouse_Ctrl/MC1/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.465    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.099     1.705    Mouse_Ctrl/MC1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.048     1.753 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.850     1.977    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     1.609    Mouse_Ctrl/MC1/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.465    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDSE (Prop_fdse_C_Q)         0.141     1.606 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.109     1.715    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[0]
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.048     1.763 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1_n_0
    SLICE_X1Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.850     1.977    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y25          FDSE (Hold_fdse_C_D)         0.107     1.585    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.465    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDSE (Prop_fdse_C_Q)         0.141     1.606 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.109     1.715    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[0]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.760 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[1]_i_1_n_0
    SLICE_X1Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.850     1.977    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y25          FDSE (Hold_fdse_C_D)         0.091     1.569    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/DB_L/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/OP_L/pb_1p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/DB_L/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/DB_L/DFF_reg[0]/Q
                         net (fo=3, routed)           0.109     1.686    Mouse_Ctrl/DB_L/DFF[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.731 r  Mouse_Ctrl/DB_L/pb_1p_i_1/O
                         net (fo=1, routed)           0.000     1.731    Mouse_Ctrl/OP_L/pb_1p_reg_0
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/OP_L/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.820     1.947    Mouse_Ctrl/OP_L/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/OP_L/pb_1p_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.091     1.540    Mouse_Ctrl/OP_L/pb_1p_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/DB_L/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/OP_L/pb_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/DB_L/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/DB_L/DFF_reg[0]/Q
                         net (fo=3, routed)           0.110     1.687    Mouse_Ctrl/DB_L/DFF[0]
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.732 r  Mouse_Ctrl/DB_L/pb_delay_i_1/O
                         net (fo=1, routed)           0.000     1.732    Mouse_Ctrl/OP_L/MOUSE_LEFT_DB
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/OP_L/pb_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.820     1.947    Mouse_Ctrl/OP_L/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/OP_L/pb_delay_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.092     1.541    Mouse_Ctrl/OP_L/pb_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/DB_L/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/DB_L/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/DB_L/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/DB_L/DFF_reg[1]/Q
                         net (fo=3, routed)           0.141     1.718    Mouse_Ctrl/DB_L/DFF[1]
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.820     1.947    Mouse_Ctrl/DB_L/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  Mouse_Ctrl/DB_L/DFF_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.075     1.524    Mouse_Ctrl/DB_L/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.587     1.470    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.069     1.667    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.099     1.766 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.766    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.856     1.983    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.586     1.469    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069     1.666    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.099     1.765 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.765    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.091     1.560    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.956%)  route 0.132ns (41.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.465    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDSE (Prop_fdse_C_Q)         0.141     1.606 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/Q
                         net (fo=6, routed)           0.132     1.738    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[1]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.049     1.787 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1_n_0
    SLICE_X0Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.850     1.977    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y25          FDSE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y25          FDSE (Hold_fdse_C_D)         0.104     1.582    Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl/MC1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.752%)  route 0.154ns (45.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.581     1.464    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.154     1.759    Mouse_Ctrl/MC1/Inst_Ps2Interface/haswheel_reg
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Mouse_Ctrl/MC1/Inst_Ps2Interface_n_27
    SLICE_X6Y25          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.848     1.975    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  Mouse_Ctrl/MC1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.596    Mouse_Ctrl/MC1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y21   FSM_sequential_scene_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   FSM_sequential_scene_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   FSM_sequential_scene_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    Clk_Div_4/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    Clk_Div_4/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y27   Mouse_Ctrl/DB_L/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y27   Mouse_Ctrl/DB_L/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y27   Mouse_Ctrl/DB_L/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y27   Mouse_Ctrl/DB_L/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   FSM_sequential_scene_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   FSM_sequential_scene_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   FSM_sequential_scene_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   FSM_sequential_scene_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   FSM_sequential_scene_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    Clk_Div_4/num_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.902ns  (logic 15.391ns (30.237%)  route 35.511ns (69.763%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.279    49.954    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.124    50.078 r  Pixel_Gen/mem_FPCAT_0_i_6/O
                         net (fo=1, routed)           0.823    50.902    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.862ns  (logic 15.874ns (31.210%)  route 34.988ns (68.790%))
  Logic Levels:           45  (CARRY4=26 FDRE=1 LUT1=2 LUT2=2 LUT3=7 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.607 f  VGA_Ctrl/mem_FPCAT_0_i_145/O[2]
                         net (fo=7, routed)           1.058    43.665    VGA_Ctrl_n_379
    SLICE_X8Y47          LUT1 (Prop_lut1_I0_O)        0.302    43.967 r  mem_FPCAT_0_i_148/O
                         net (fo=1, routed)           0.000    43.967    mem_FPCAT_0_i_148_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.545 r  mem_FPCAT_0_i_59/O[2]
                         net (fo=1, routed)           1.016    45.561    mem_FPCAT_0_i_59_n_5
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.301    45.862 r  mem_FPCAT_0_i_31/O
                         net (fo=1, routed)           0.000    45.862    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1[2]
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.260 r  VGA_Ctrl/mem_FPCAT_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.260    VGA_Ctrl/mem_FPCAT_0_i_12_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.482 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[0]
                         net (fo=2, routed)           1.246    47.728    Pixel_Gen/mem_FPCAT_0_i_9_0[0]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.299    48.027 r  Pixel_Gen/mem_FPCAT_0_i_22/O
                         net (fo=1, routed)           0.000    48.027    Pixel_Gen/mem_FPCAT_0_i_22_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    48.574 r  Pixel_Gen/mem_FPCAT_0_i_9/O[2]
                         net (fo=1, routed)           1.027    49.601    Pixel_Gen/mem_FPCAT_0_i_9_n_5
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.302    49.903 r  Pixel_Gen/mem_FPCAT_0_i_1/O
                         net (fo=1, routed)           0.960    50.862    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.827ns  (logic 15.420ns (30.338%)  route 35.407ns (69.662%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.279    49.954    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.153    50.107 r  Pixel_Gen/mem_FPCAT_0_i_4/O
                         net (fo=1, routed)           0.720    50.827    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.674ns  (logic 15.417ns (30.424%)  route 35.257ns (69.576%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.022    49.697    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.150    49.847 r  Pixel_Gen/mem_FPCAT_0_i_3/O
                         net (fo=1, routed)           0.827    50.674    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.430ns  (logic 15.417ns (30.571%)  route 35.013ns (69.429%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.025    49.700    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.150    49.850 r  Pixel_Gen/mem_FPCAT_0_i_2/O
                         net (fo=1, routed)           0.581    50.430    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.398ns  (logic 15.391ns (30.539%)  route 35.007ns (69.461%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           1.022    49.697    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.124    49.821 r  Pixel_Gen/mem_FPCAT_0_i_7/O
                         net (fo=1, routed)           0.577    50.398    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.276ns  (logic 15.391ns (30.613%)  route 34.885ns (69.387%))
  Logic Levels:           45  (CARRY4=25 FDRE=1 LUT1=1 LUT2=3 LUT3=7 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    31.789 r  VGA_Ctrl/mem_FPCAT_0_i_13/O[3]
                         net (fo=26, routed)          3.091    34.880    FPCAT_addr0[5]
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.306    35.186 r  mem_FPCAT_0_i_1523/O
                         net (fo=1, routed)           0.700    35.886    VGA_Ctrl/mem_FPCAT_0_i_1414[2]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    36.290 r  VGA_Ctrl/mem_FPCAT_0_i_1417/CO[3]
                         net (fo=1, routed)           0.000    36.290    VGA_Ctrl/mem_FPCAT_0_i_1417_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.407 r  VGA_Ctrl/mem_FPCAT_0_i_1243/CO[3]
                         net (fo=1, routed)           0.000    36.407    VGA_Ctrl/mem_FPCAT_0_i_1243_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.524 r  VGA_Ctrl/mem_FPCAT_0_i_1263/CO[3]
                         net (fo=1, routed)           0.000    36.524    VGA_Ctrl/mem_FPCAT_0_i_1263_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.847 r  VGA_Ctrl/mem_FPCAT_0_i_1110/O[1]
                         net (fo=3, routed)           1.362    38.209    VGA_Ctrl_n_294
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.334    38.543 r  mem_FPCAT_0_i_1091/O
                         net (fo=1, routed)           0.482    39.025    VGA_Ctrl/mem_FPCAT_0_i_782[1]
    SLICE_X13Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    39.625 r  VGA_Ctrl/mem_FPCAT_0_i_786/CO[3]
                         net (fo=1, routed)           0.000    39.625    VGA_Ctrl/mem_FPCAT_0_i_786_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.959 r  VGA_Ctrl/mem_FPCAT_0_i_510/O[1]
                         net (fo=3, routed)           1.034    40.993    VGA_Ctrl_n_368
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.303    41.296 r  mem_FPCAT_0_i_498/O
                         net (fo=1, routed)           0.687    41.983    VGA_Ctrl/mem_FPCAT_0_i_145_0[3]
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    42.368 r  VGA_Ctrl/mem_FPCAT_0_i_285/CO[3]
                         net (fo=1, routed)           0.000    42.368    VGA_Ctrl/mem_FPCAT_0_i_285_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.681 r  VGA_Ctrl/mem_FPCAT_0_i_145/O[3]
                         net (fo=7, routed)           0.844    43.525    VGA_Ctrl_n_378
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.330    43.855 r  mem_FPCAT_0_i_284/O
                         net (fo=1, routed)           0.800    44.654    mem_FPCAT_0_i_284_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.328    44.982 r  mem_FPCAT_0_i_141/O
                         net (fo=1, routed)           0.000    44.982    mem_FPCAT_0_i_141_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    45.232 r  mem_FPCAT_0_i_58/O[2]
                         net (fo=1, routed)           1.016    46.248    mem_FPCAT_0_i_58_n_5
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.301    46.549 r  mem_FPCAT_0_i_26/O
                         net (fo=1, routed)           0.000    46.549    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2[2]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.901 f  VGA_Ctrl/mem_FPCAT_0_i_10/O[3]
                         net (fo=1, routed)           1.066    47.968    Pixel_Gen/mem_FPCAT_0_i_9_0[3]
    SLICE_X7Y34          LUT1 (Prop_lut1_I0_O)        0.306    48.274 r  Pixel_Gen/mem_FPCAT_0_i_20/O
                         net (fo=1, routed)           0.000    48.274    Pixel_Gen/mem_FPCAT_0_i_20_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.675 r  Pixel_Gen/mem_FPCAT_0_i_9/CO[3]
                         net (fo=7, routed)           0.744    49.419    Pixel_Gen/mem_FPCAT_0_i_9_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.124    49.543 r  Pixel_Gen/mem_FPCAT_0_i_5/O
                         net (fo=1, routed)           0.733    50.276    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.660ns  (logic 9.832ns (29.210%)  route 23.828ns (70.790%))
  Logic Levels:           28  (CARRY4=15 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.607 f  VGA_Ctrl/mem_FPCAT_0_i_13/O[1]
                         net (fo=25, routed)          0.925    32.532    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[1]
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.303    32.835 r  Pixel_Gen/mem_FPCAT_0_i_16/O
                         net (fo=1, routed)           0.000    32.835    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0[1]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    33.083 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[3]
                         net (fo=1, routed)           0.577    33.660    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.466ns  (logic 9.651ns (28.838%)  route 23.815ns (71.162%))
  Logic Levels:           28  (CARRY4=15 FDRE=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.806    29.033    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.157 r  VGA_Ctrl/mem_FPCAT_0_i_76/O
                         net (fo=14, routed)          1.902    31.059    VGA_Ctrl/mem_FPCAT_0_i_76_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124    31.183 r  VGA_Ctrl/mem_FPCAT_0_i_39/O
                         net (fo=1, routed)           0.000    31.183    VGA_Ctrl/mem_FPCAT_0_i_39_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.430 f  VGA_Ctrl/mem_FPCAT_0_i_13/O[0]
                         net (fo=28, routed)          0.909    32.339    Pixel_Gen/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X9Y39          LUT1 (Prop_lut1_I0_O)        0.299    32.638 r  Pixel_Gen/mem_FPCAT_0_i_17/O
                         net (fo=1, routed)           0.000    32.638    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    32.886 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[2]
                         net (fo=1, routed)           0.580    33.466    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.043ns  (logic 9.140ns (30.423%)  route 20.903ns (69.577%))
  Logic Levels:           25  (CARRY4=14 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.590     0.590 f  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          1.422     2.012    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.296     2.308 r  VGA_Ctrl/mem_FPCAT_0_i_95/O
                         net (fo=19, routed)          1.696     4.003    VGA_Ctrl/mem_FPCAT_0_i_95_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.127 r  VGA_Ctrl/mem_FPCAT_0_i_91/O
                         net (fo=20, routed)          2.392     6.520    VGA_Ctrl/ah_cnt[6]
    SLICE_X28Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  VGA_Ctrl/mem_FPCAT_0_i_362/O
                         net (fo=85, routed)          3.138     9.781    VGA_Ctrl/mem_FPCAT_0_i_362_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I2_O)        0.124     9.905 r  VGA_Ctrl/mem_FPCAT_0_i_1194/O
                         net (fo=1, routed)           0.000     9.905    VGA_Ctrl/mem_FPCAT_0_i_1194_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.455 r  VGA_Ctrl/mem_FPCAT_0_i_970/CO[3]
                         net (fo=1, routed)           0.000    10.455    VGA_Ctrl/mem_FPCAT_0_i_970_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.612 r  VGA_Ctrl/mem_FPCAT_0_i_636/CO[1]
                         net (fo=25, routed)          0.813    11.425    VGA_Ctrl/mem_FPCAT_0_i_636_n_2
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    12.222 r  VGA_Ctrl/mem_FPCAT_0_i_963/CO[2]
                         net (fo=6, routed)           1.021    13.243    VGA_Ctrl/mem_FPCAT_0_i_963_n_1
    SLICE_X14Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    14.040 r  VGA_Ctrl/mem_FPCAT_0_i_964/CO[2]
                         net (fo=4, routed)           0.543    14.583    VGA_Ctrl/mem_FPCAT_0_i_964_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    15.377 r  VGA_Ctrl/mem_FPCAT_0_i_984/CO[2]
                         net (fo=36, routed)          1.401    16.778    VGA_Ctrl/mem_FPCAT_0_i_984_n_1
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.310    17.088 r  VGA_Ctrl/mem_FPCAT_0_i_760/O
                         net (fo=1, routed)           0.000    17.088    VGA_Ctrl/mem_FPCAT_0_i_760_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.464 r  VGA_Ctrl/mem_FPCAT_0_i_486/CO[3]
                         net (fo=1, routed)           0.000    17.464    VGA_Ctrl/mem_FPCAT_0_i_486_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.779 r  VGA_Ctrl/mem_FPCAT_0_i_674/O[3]
                         net (fo=5, routed)           1.123    18.902    VGA_Ctrl/mem_FPCAT_0_i_674_n_4
    SLICE_X11Y41         LUT3 (Prop_lut3_I1_O)        0.333    19.235 r  VGA_Ctrl/mem_FPCAT_0_i_988/O
                         net (fo=1, routed)           0.822    20.057    VGA_Ctrl/mem_FPCAT_0_i_988_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I4_O)        0.326    20.383 r  VGA_Ctrl/mem_FPCAT_0_i_670/O
                         net (fo=1, routed)           0.000    20.383    VGA_Ctrl/mem_FPCAT_0_i_670_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.784 r  VGA_Ctrl/mem_FPCAT_0_i_403/CO[3]
                         net (fo=1, routed)           0.000    20.784    VGA_Ctrl/mem_FPCAT_0_i_403_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.898 r  VGA_Ctrl/mem_FPCAT_0_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.898    VGA_Ctrl/mem_FPCAT_0_i_213_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.120 r  VGA_Ctrl/mem_FPCAT_0_i_87/O[0]
                         net (fo=5, routed)           1.213    22.333    Pixel_Gen/mem_FPCAT_0_i_85_1[0]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.299    22.632 r  Pixel_Gen/mem_FPCAT_0_i_211/O
                         net (fo=1, routed)           0.000    22.632    Pixel_Gen/mem_FPCAT_0_i_211_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.145 r  Pixel_Gen/mem_FPCAT_0_i_85/CO[3]
                         net (fo=1, routed)           0.000    23.145    Pixel_Gen/mem_FPCAT_0_i_85_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  Pixel_Gen/mem_FPCAT_0_i_41/O[0]
                         net (fo=3, routed)           1.035    24.399    VGA_Ctrl/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram[0]
    SLICE_X10Y43         LUT3 (Prop_lut3_I2_O)        0.295    24.694 r  VGA_Ctrl/mem_FPCAT_0_i_103/O
                         net (fo=1, routed)           0.000    24.694    VGA_Ctrl/mem_FPCAT_0_i_103_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  VGA_Ctrl/mem_FPCAT_0_i_44/CO[3]
                         net (fo=44, routed)          3.212    28.439    VGA_Ctrl/mem_FPCAT_0_i_44_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    28.563 r  VGA_Ctrl/mem_FPCAT_0_i_15/O
                         net (fo=12, routed)          0.350    28.914    VGA_Ctrl/Pixel_Gen/FPCAT_addr1[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    29.321 r  VGA_Ctrl/mem_FPCAT_0_i_8/O[1]
                         net (fo=1, routed)           0.723    30.043    Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y14         RAMB18E1                                     r  Pixel_Gen/mem_FPCAT_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.236ns (56.680%)  route 0.180ns (43.320%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[4]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/pixel_cnt_reg[4]/Q
                         net (fo=23, routed)          0.180     0.374    VGA_Ctrl/pixel_cnt_reg[4]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.042     0.416 r  VGA_Ctrl/pixel_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.416    VGA_Ctrl/p_0_in[4]
    SLICE_X13Y29         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.239ns (55.512%)  route 0.192ns (44.488%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[1]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[1]/Q
                         net (fo=53, routed)          0.192     0.386    VGA_Ctrl/line_cnt_reg[1]
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.045     0.431 r  VGA_Ctrl/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    VGA_Ctrl/p_0_in__0[1]
    SLICE_X9Y28          FDRE                                         r  VGA_Ctrl/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.239ns (55.255%)  route 0.194ns (44.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[1]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Ctrl/line_cnt_reg[1]/Q
                         net (fo=53, routed)          0.194     0.388    VGA_Ctrl/line_cnt_reg[1]
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.045     0.433 r  VGA_Ctrl/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.433    VGA_Ctrl/line_cnt[4]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  VGA_Ctrl/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.260ns (59.737%)  route 0.175ns (40.263%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[2]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[2]/Q
                         net (fo=30, routed)          0.175     0.392    VGA_Ctrl/pixel_cnt_reg[2]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.043     0.435 r  VGA_Ctrl/pixel_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.435    VGA_Ctrl/pixel_cnt[3]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.262ns (59.922%)  route 0.175ns (40.078%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[2]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[2]/Q
                         net (fo=30, routed)          0.175     0.392    VGA_Ctrl/pixel_cnt_reg[2]
    SLICE_X10Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.437 r  VGA_Ctrl/pixel_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.437    VGA_Ctrl/p_0_in[2]
    SLICE_X10Y28         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.262ns (59.318%)  route 0.180ns (40.682%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[6]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[6]/Q
                         net (fo=25, routed)          0.180     0.397    VGA_Ctrl/pixel_cnt_reg[7]_0[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.442 r  VGA_Ctrl/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.442    VGA_Ctrl/hsync_i_i_1_n_0
    SLICE_X12Y28         FDSE                                         r  VGA_Ctrl/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.262ns (58.437%)  route 0.186ns (41.563%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[3]/C
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/line_cnt_reg[3]/Q
                         net (fo=37, routed)          0.186     0.403    VGA_Ctrl/line_cnt_reg[3]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.045     0.448 r  VGA_Ctrl/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.448    VGA_Ctrl/p_0_in__0[3]
    SLICE_X8Y31          FDRE                                         r  VGA_Ctrl/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.262ns (58.303%)  route 0.187ns (41.697%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[9]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[9]/Q
                         net (fo=63, routed)          0.187     0.404    VGA_Ctrl/pixel_cnt_reg[9]
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.449 r  VGA_Ctrl/pixel_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.449    VGA_Ctrl/p_0_in[9]
    SLICE_X10Y29         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/line_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.236ns (52.361%)  route 0.215ns (47.639%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[0]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.194     0.194 f  VGA_Ctrl/line_cnt_reg[0]/Q
                         net (fo=61, routed)          0.215     0.409    VGA_Ctrl/line_cnt_reg[0]
    SLICE_X7Y30          LUT1 (Prop_lut1_I0_O)        0.042     0.451 r  VGA_Ctrl/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    VGA_Ctrl/line_cnt[0]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  VGA_Ctrl/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Ctrl/pixel_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.262ns (57.229%)  route 0.196ns (42.771%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[6]/C
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/pixel_cnt_reg[6]/Q
                         net (fo=25, routed)          0.196     0.413    VGA_Ctrl/pixel_cnt_reg[7]_0[1]
    SLICE_X10Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.458 r  VGA_Ctrl/pixel_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.458    VGA_Ctrl/pixel_cnt[7]_i_1_n_0
    SLICE_X10Y28         FDRE                                         r  VGA_Ctrl/pixel_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.888ns  (logic 4.471ns (41.066%)  route 6.417ns (58.934%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.972     6.502    Mouse_Ctrl/MC1/Q[4]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.626 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.433     7.059    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.183 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.659     7.842    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.966 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.358     9.324    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.448 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.994    12.442    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.961 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.961    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 4.476ns (42.712%)  route 6.003ns (57.288%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.972     6.502    Mouse_Ctrl/MC1/Q[4]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.626 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.433     7.059    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.183 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.659     7.842    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.966 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.368     9.334    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.570    12.029    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.552 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.552    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.404ns  (logic 4.473ns (42.991%)  route 5.931ns (57.009%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.972     6.502    Mouse_Ctrl/MC1/Q[4]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.626 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.433     7.059    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.183 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.659     7.842    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.966 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.358     9.324    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.448 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.509    11.957    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.478 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.478    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 4.455ns (43.536%)  route 5.778ns (56.464%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 f  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.972     6.502    Mouse_Ctrl/MC1/Q[4]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.626 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.433     7.059    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.183 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.659     7.842    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.966 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.358     9.324    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.448 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.355    11.804    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.307 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.307    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.215ns  (logic 4.447ns (43.537%)  route 5.768ns (56.463%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    Mouse_Ctrl/MC1/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  Mouse_Ctrl/MC1/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  Mouse_Ctrl/MC1/xpos_reg[5]/Q
                         net (fo=14, routed)          0.972     6.502    Mouse_Ctrl/MC1/Q[4]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124     6.626 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.433     7.059    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_7_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.183 r  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.659     7.842    Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_5_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.966 f  Mouse_Ctrl/MC1/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           1.368     9.334    Mouse_Ctrl/MD1/mouseInStart
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.458 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.335    11.793    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.288 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.288    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.551ns (46.072%)  route 5.328ns (53.928%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.723     6.277    Mouse_Ctrl/MD1/scene[2]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.295     6.572 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.993     7.565    VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.339     8.028    VGA_Ctrl/line_cnt_reg[8]_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.152 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.273    11.425    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.955 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.955    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 3.978ns (40.985%)  route 5.728ns (59.015%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.618     5.139    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           5.728    11.323    PS2_DATA_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522    14.845 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.845    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 4.526ns (47.293%)  route 5.045ns (52.707%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.723     6.277    Mouse_Ctrl/MD1/scene[2]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.295     6.572 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.852     7.424    VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.548 f  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.660     8.208    VGA_Ctrl/enable_mouse_display_reg
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.810    11.142    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.647 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.647    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.550ns (48.410%)  route 4.849ns (51.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.723     6.277    Mouse_Ctrl/MD1/scene[2]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.295     6.572 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.993     7.565    VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           0.339     8.028    VGA_Ctrl/line_cnt_reg[8]_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.152 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.794    10.946    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.475 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.475    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.545ns (48.836%)  route 4.761ns (51.164%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.723     6.277    Mouse_Ctrl/MD1/scene[2]
    SLICE_X13Y21         LUT4 (Prop_lut4_I2_O)        0.295     6.572 f  Mouse_Ctrl/MD1/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.852     7.424    VGA_Ctrl/vgaRed_OBUF[0]_inst_i_1
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.548 f  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.660     8.208    VGA_Ctrl/enable_mouse_display_reg
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.332 r  VGA_Ctrl/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.527    10.859    vgaGreen_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.383 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.383    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.246ns (40.067%)  route 0.368ns (59.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.192     1.779    Mouse_Ctrl/MC1/scene[1]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     2.053    next_scene__0[0]
    SLICE_X13Y21         LDCE                                         r  FSM_sequential_next_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.246ns (37.937%)  route 0.402ns (62.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 f  FSM_sequential_scene_reg[2]/Q
                         net (fo=5, routed)           0.155     1.742    Mouse_Ctrl/MC1/scene[1]
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.098     1.840 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[1]_i_1/O
                         net (fo=1, routed)           0.247     2.088    next_scene__0[1]
    SLICE_X13Y21         LDCE                                         r  FSM_sequential_next_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_scene_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_next_scene_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.209ns (31.995%)  route 0.444ns (68.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  FSM_sequential_scene_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  FSM_sequential_scene_reg[0]/Q
                         net (fo=4, routed)           0.272     1.875    Mouse_Ctrl/MC1/scene[0]
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.920 r  Mouse_Ctrl/MC1/FSM_sequential_next_scene_reg[2]_i_1/O
                         net (fo=1, routed)           0.172     2.092    next_scene__0[2]
    SLICE_X13Y21         LDCE                                         r  FSM_sequential_next_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.383ns (63.709%)  route 0.788ns (36.291%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.133     1.710    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.655     2.410    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.606 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.606    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.391ns (63.303%)  route 0.806ns (36.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.137     1.714    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.669     2.428    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.633 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.633    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.408ns (61.611%)  route 0.877ns (38.389%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.137     1.714    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  Mouse_Ctrl/MD1/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.741     2.499    vgaBlue_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.721 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.721    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.411ns (61.023%)  route 0.901ns (38.977%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.133     1.710    Mouse_Ctrl/MD1/enable_mouse_display_reg_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  Mouse_Ctrl/MD1/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.768     2.523    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.748 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.748    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.406ns (60.250%)  route 0.927ns (39.750%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.240     1.817    VGA_Ctrl/enable_mouse_display
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.688     2.550    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.769 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.769    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.390ns (58.478%)  route 0.987ns (41.522%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.240     1.817    VGA_Ctrl/enable_mouse_display
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.747     2.609    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.812 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.812    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl/MD1/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.412ns (58.894%)  route 0.985ns (41.106%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.553     1.436    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Mouse_Ctrl/MD1/enable_mouse_display_reg/Q
                         net (fo=6, routed)           0.240     1.817    VGA_Ctrl/enable_mouse_display
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.746     2.607    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.833 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.833    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.674ns (23.201%)  route 5.541ns (76.799%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[7]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.649     0.649 r  VGA_Ctrl/line_cnt_reg[7]/Q
                         net (fo=43, routed)          2.864     3.513    VGA_Ctrl/Q[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.301     3.814 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=32, routed)          0.704     4.518    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.150     4.668 r  VGA_Ctrl/mousepixel[1]_i_14/O
                         net (fo=1, routed)           0.436     5.104    VGA_Ctrl/mousepixel[1]_i_14_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.326     5.430 r  VGA_Ctrl/mousepixel[1]_i_8/O
                         net (fo=5, routed)           0.865     6.295    Mouse_Ctrl/MD1/mousepixel_reg[1]_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.419 r  Mouse_Ctrl/MD1/mousepixel[1]_i_2/O
                         net (fo=2, routed)           0.672     7.091    Mouse_Ctrl/MD1/mousepixel[1]_i_2_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.215 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.215    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436     4.777    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.987ns  (logic 1.674ns (23.959%)  route 5.313ns (76.042%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[7]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.649     0.649 r  VGA_Ctrl/line_cnt_reg[7]/Q
                         net (fo=43, routed)          2.864     3.513    VGA_Ctrl/Q[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.301     3.814 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=32, routed)          0.704     4.518    VGA_Ctrl/line_cnt_reg[9]_0
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.150     4.668 r  VGA_Ctrl/mousepixel[1]_i_14/O
                         net (fo=1, routed)           0.436     5.104    VGA_Ctrl/mousepixel[1]_i_14_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.326     5.430 r  VGA_Ctrl/mousepixel[1]_i_8/O
                         net (fo=5, routed)           0.865     6.295    Mouse_Ctrl/MD1/mousepixel_reg[1]_1
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.419 r  Mouse_Ctrl/MD1/mousepixel[1]_i_2/O
                         net (fo=2, routed)           0.444     6.863    Mouse_Ctrl/MD1/mousepixel[1]_i_2_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.987 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     6.987    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.436     4.777    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.592ns  (logic 1.993ns (30.233%)  route 4.599ns (69.767%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[7]/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.649     0.649 r  VGA_Ctrl/line_cnt_reg[7]/Q
                         net (fo=43, routed)          2.864     3.513    VGA_Ctrl/Q[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.301     3.814 r  VGA_Ctrl/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=32, routed)          1.064     4.878    Mouse_Ctrl/MC1/_inferred__2/i__carry__0
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     5.002 r  Mouse_Ctrl/MC1/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000     5.002    Mouse_Ctrl/MD1/_inferred__2/i__carry__1_0[2]
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.382 r  Mouse_Ctrl/MD1/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.391    Mouse_Ctrl/MD1/_inferred__2/i__carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.620 f  Mouse_Ctrl/MD1/_inferred__2/i__carry__1/CO[2]
                         net (fo=1, routed)           0.662     6.282    Mouse_Ctrl/MD1/_inferred__2/i__carry__1_n_1
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.310     6.592 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     6.592    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.433     4.774    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 1.576ns (24.839%)  route 4.769ns (75.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.233     5.685    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.809 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.536     6.345    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.506     4.847    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 1.576ns (24.839%)  route 4.769ns (75.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.233     5.685    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.809 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.536     6.345    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.506     4.847    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 1.576ns (24.839%)  route 4.769ns (75.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.233     5.685    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.809 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.536     6.345    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.506     4.847    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.345ns  (logic 1.576ns (24.839%)  route 4.769ns (75.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           4.233     5.685    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.809 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.536     6.345    Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.506     4.847    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.572ns (26.364%)  route 4.392ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.898     5.347    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     5.471 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.493     5.964    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507     4.848    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.572ns (26.364%)  route 4.392ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.898     5.347    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     5.471 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.493     5.964    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507     4.848    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.572ns (26.364%)  route 4.392ns (73.636%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           3.898     5.347    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     5.471 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.493     5.964    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.507     4.848    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.265ns (65.415%)  route 0.140ns (34.585%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[1]/G
    SLICE_X13Y21         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_sequential_next_scene_reg[1]/Q
                         net (fo=1, routed)           0.140     0.360    next_scene[1]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.405 r  FSM_sequential_scene[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    FSM_sequential_scene[1]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.268ns (65.021%)  route 0.144ns (34.979%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[2]/G
    SLICE_X13Y21         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_sequential_next_scene_reg[2]/Q
                         net (fo=1, routed)           0.144     0.364    next_scene[2]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.048     0.412 r  FSM_sequential_scene[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    FSM_sequential_scene[2]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  FSM_sequential_scene_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_next_scene_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_scene_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.265ns (58.736%)  route 0.186ns (41.264%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         LDCE                         0.000     0.000 r  FSM_sequential_next_scene_reg[0]/G
    SLICE_X13Y21         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM_sequential_next_scene_reg[0]/Q
                         net (fo=1, routed)           0.186     0.406    next_scene[0]
    SLICE_X14Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.451 r  FSM_sequential_scene[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    FSM_sequential_scene[0]_i_1_n_0
    SLICE_X14Y21         FDRE                                         r  FSM_sequential_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  FSM_sequential_scene_reg[0]/C

Slack:                    inf
  Source:                 VGA_Ctrl/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.479ns (52.918%)  route 0.426ns (47.082%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE                         0.000     0.000 r  VGA_Ctrl/line_cnt_reg[8]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  VGA_Ctrl/line_cnt_reg[8]/Q
                         net (fo=40, routed)          0.295     0.512    VGA_Ctrl/Q[2]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.048     0.560 r  VGA_Ctrl/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.560    Mouse_Ctrl/MD1/enable_mouse_display_reg_3[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.648 r  Mouse_Ctrl/MD1/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.131     0.779    Mouse_Ctrl/MD1/geqOp_carry__0_n_3
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.126     0.905 r  Mouse_Ctrl/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     0.905    Mouse_Ctrl/MD1/enable_mouse_display_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.820     1.947    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  Mouse_Ctrl/MD1/enable_mouse_display_reg/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.369ns (32.118%)  route 0.780ns (67.882%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          0.489     0.670    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.768 r  VGA_Ctrl/mousepixel[1]_i_10/O
                         net (fo=5, routed)           0.240     1.008    Mouse_Ctrl/MD1/minusOp2_out[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.053 r  Mouse_Ctrl/MD1/mousepixel[1]_i_4/O
                         net (fo=1, routed)           0.051     1.104    Mouse_Ctrl/MD1/mousepixel[1]_i_4_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.149 r  Mouse_Ctrl/MD1/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.149    Mouse_Ctrl/MD1/mousepixel[1]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.823     1.950    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[1]/C

Slack:                    inf
  Source:                 VGA_Ctrl/pixel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mouse_Ctrl/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.369ns (31.852%)  route 0.789ns (68.148%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE                         0.000     0.000 r  VGA_Ctrl/pixel_cnt_reg[1]/C
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  VGA_Ctrl/pixel_cnt_reg[1]/Q
                         net (fo=39, routed)          0.489     0.670    VGA_Ctrl/pixel_cnt_reg[1]
    SLICE_X15Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.768 r  VGA_Ctrl/mousepixel[1]_i_10/O
                         net (fo=5, routed)           0.245     1.013    Mouse_Ctrl/MD1/minusOp2_out[0]
    SLICE_X12Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.058 r  Mouse_Ctrl/MD1/mousepixel[0]_i_3/O
                         net (fo=1, routed)           0.056     1.113    Mouse_Ctrl/MD1/mousepixel[0]_i_3_n_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.158 r  Mouse_Ctrl/MD1/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.158    Mouse_Ctrl/MD1/mousepixel[0]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.823     1.950    Mouse_Ctrl/MD1/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  Mouse_Ctrl/MD1/mousepixel_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.217ns (13.270%)  route 1.416ns (86.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.416     1.632    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.262ns (14.696%)  route 1.518ns (85.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.518     1.735    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.780    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.855     1.982    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.220ns (12.161%)  route 1.590ns (87.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.590     1.810    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.856     1.983    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.265ns (13.561%)  route 1.690ns (86.439%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           1.690     1.910    Mouse_Ctrl/MC1/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.955 r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.955    Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.856     1.983    Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Mouse_Ctrl/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C





