{"Source Block": ["oh/elink/dv/elink_e16_model.v@3985:3996@HdlStmAssign", "\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n                                           rd_binary_next_tlc[FAD:0];\n\n   //#\n   //# address and controls of the next transaction to be dispatch\n   //# * the size is actually FAD-1:0 but since FAD=3 causes syntax\n   //#   error for (FAD-3){1'b0} expression, we use a biger range\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1665:1675", "       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n   //# Transaction assembly and distribution\n   //########################################\n\n"], ["oh/memory/hdl/fifo_empty_block.v@54:65", "\n   //Read Address\n   assign rd_addr[AW-1:0]        = rd_binary_pointer[AW-1:0];\n\n   //Updating binary pointer\n   assign rd_binary_next[AW:0]  = rd_binary_pointer[AW:0] + \n\t\t\t\t  {{(AW){1'b0}},rd_read};\n\n   //Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next[AW:0] = {1'b0,rd_binary_next[AW:1]} ^ \n\t\t\t       rd_binary_next[AW:0];\n\n"]], "Diff Content": {"Delete": [[3990, "   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n"], [3991, "                                           rd_binary_next_tlc[FAD:0];\n"]], "Add": [[3991, "   wire [3:0]   grants;             //one-hot grants signals\n"], [3991, "   wire [3:0] \trequests_unmasked;  //unmasked (original) requests\n"], [3991, "   wire [3:0]   requests;           //requests\n"], [3991, "   wire \ttxo_wait_tlc;\n"]]}}