//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Sep  3 05:43:59 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  w_sprite_mode2_4,
  n1177_9,
  w_sprite_collision,
  w_status_border_detect,
  ff_v_active_8,
  ff_color_latched,
  n127_3,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n960_38,
  n959_44,
  n963_44,
  n1061_20,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input w_sprite_mode2_4;
input n1177_9;
input w_sprite_collision;
input w_status_border_detect;
input ff_v_active_8;
input ff_color_latched;
input n127_3;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n960_38;
output n959_44;
output n963_44;
output n1061_20;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n960_39;
wire n960_40;
wire n961_39;
wire n961_40;
wire n962_36;
wire n962_37;
wire n962_38;
wire n963_41;
wire n963_42;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire n966_43;
wire ff_vram_address_13_7;
wire n1061_12;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_5;
wire n959_41;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1061_13;
wire n1061_14;
wire n1061_15;
wire n1061_16;
wire n1064_15;
wire n1064_16;
wire n1061_17;
wire n1061_18;
wire ff_vram_valid_12;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1795_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n1664_6;
wire n202_6;
wire n201_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_9;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n959_46;
wire ff_vram_valid_16;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_46),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(n960_38),
    .I2(n960_39),
    .I3(n960_40) 
);
defparam n960_s22.INIT=16'h0700;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_46),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(n962_36),
    .I1(n960_38),
    .I2(n962_37),
    .I3(n962_38) 
);
defparam n962_s21.INIT=16'h0B00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n963_44),
    .I1(w_sprite_collision_y[3]),
    .I2(n963_41),
    .I3(n963_42) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'h77F0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_20),
    .I1(n1061_12),
    .I2(n1061_10) 
);
defparam n1061_s3.INIT=8'h4F;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT4 n1064_s4 (
    .F(n1064_10),
    .I0(n960_38),
    .I1(n1064_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1061_20) 
);
defparam n1064_s4.INIT=16'h77F0;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_41),
    .I3(n960_38) 
);
defparam n959_s25.INIT=16'h0700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n963_44),
    .I2(w_status_color[7]),
    .I3(n959_44) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h3FF5;
  LUT2 n960_s24 (
    .F(n960_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n960_s24.INIT=4'h1;
  LUT2 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(n963_44) 
);
defparam n960_s25.INIT=4'h4;
  LUT4 n960_s26 (
    .F(n960_40),
    .I0(w_status_color[6]),
    .I1(n959_44),
    .I2(w_status_border_position[6]),
    .I3(n959_46) 
);
defparam n960_s26.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n960_38) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n963_44),
    .I2(w_status_color[5]),
    .I3(n959_44) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_position[4]),
    .I1(n959_46) 
);
defparam n962_s23.INIT=4'h4;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n963_44),
    .I2(w_status_color[4]),
    .I3(n959_44) 
);
defparam n962_s24.INIT=16'hB0BB;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_38) 
);
defparam n963_s25.INIT=16'h4F00;
  LUT4 n963_s26 (
    .F(n963_42),
    .I0(w_status_color[3]),
    .I1(n959_44),
    .I2(w_status_border_position[3]),
    .I3(n959_46) 
);
defparam n963_s26.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(n965_43),
    .I2(n965_44),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=16'h0F77;
  LUT3 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=8'h35;
  LUT2 n966_s28 (
    .F(n966_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n966_s28.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(n1061_13),
    .I1(n1061_14),
    .I2(n1061_15),
    .I3(n1061_16) 
);
defparam n1061_s6.INIT=16'h8000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(n1061_20),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[1]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT2 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=4'h4;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_color_latched),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hC500;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=4'h8;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=16'hC0AF;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1061_s7.INIT=16'h4000;
  LUT4 n1061_s8 (
    .F(n1061_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1061_s8.INIT=16'h1000;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1061_17) 
);
defparam n1061_s9.INIT=16'h0100;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1061_18) 
);
defparam n1061_s10.INIT=16'h1000;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s11.INIT=16'h0100;
  LUT4 n1061_s12 (
    .F(n1061_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1061_s12.INIT=16'h0100;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s29.INIT=16'h4000;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n963_s27 (
    .F(n963_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s27.INIT=16'h0400;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n959_s30 (
    .F(n959_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s30.INIT=16'h0004;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1061_s13.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_base_3_9;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n429_8;
wire n429_9;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n159_8;
wire n157_8;
wire n155_8;
wire n103_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_base_3_10;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_v_active_9;
wire ff_v_active_10;
wire ff_blink_base_3_11;
wire ff_blink_base_3_12;
wire ff_blink_base_3_13;
wire ff_blink_base_3_14;
wire ff_blink_base_3_15;
wire ff_interleaving_page_12;
wire n101_10;
wire n103_10;
wire n156_10;
wire n157_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n58_10;
wire n59_9;
wire n452_8;
wire n164_10;
wire n95_12;
wire n98_10;
wire n100_10;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_17;
wire n159_10;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_blink_base_3_9),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(ff_blink_base_3_9),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_interleaving_page_9),
    .I1(ff_interleaving_page_12),
    .I2(ff_blink_counter_3_10),
    .I3(ff_blink_counter_3_8) 
);
defparam ff_interleaving_page_s3.INIT=16'h4F00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(ff_interleaving_page_12),
    .I1(n430_8),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(ff_interleaving_page_12),
    .I1(n429_8),
    .I2(n429_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'hD000;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(ff_interleaving_page_12),
    .I1(n428_8),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'hD000;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_blink_base_3_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(ff_blink_base_3_9),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_blink_base_3_9),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(ff_blink_base_3_9),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n155_8),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0788;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count[5]),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y[4]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT3 ff_blink_base_3_s4 (
    .F(ff_blink_base_3_9),
    .I0(w_v_count[8]),
    .I1(ff_blink_base_3_10),
    .I2(w_v_count[9]) 
);
defparam ff_blink_base_3_s4.INIT=8'h10;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n428_8),
    .I1(n429_8),
    .I2(n427_8),
    .I3(n430_8) 
);
defparam ff_interleaving_page_s4.INIT=16'h0001;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s3.INIT=8'hCA;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n429_s3.INIT=8'hCA;
  LUT2 n429_s4 (
    .F(n429_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n429_s4.INIT=4'h9;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n428_s3.INIT=8'hCA;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n428_s4.INIT=8'hE1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n157_s3.INIT=4'h8;
  LUT2 n155_s3 (
    .F(n155_8),
    .I0(w_v_count[8]),
    .I1(ff_blink_base_3_10) 
);
defparam n155_s3.INIT=4'h1;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count[4]),
    .I1(n101_10) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_10) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_10),
    .I0(w_v_count[7]),
    .I1(ff_blink_base_3_11),
    .I2(n157_8),
    .I3(ff_blink_base_3_12) 
);
defparam ff_blink_base_3_s5.INIT=16'h00BF;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 ff_blink_base_3_s6 (
    .F(ff_blink_base_3_11),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(ff_blink_base_3_13) 
);
defparam ff_blink_base_3_s6.INIT=16'hF800;
  LUT4 ff_blink_base_3_s7 (
    .F(ff_blink_base_3_12),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(ff_blink_base_3_14),
    .I3(ff_blink_base_3_15) 
);
defparam ff_blink_base_3_s7.INIT=16'h0100;
  LUT4 ff_blink_base_3_s8 (
    .F(ff_blink_base_3_13),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[4]) 
);
defparam ff_blink_base_3_s8.INIT=16'h0100;
  LUT4 ff_blink_base_3_s9 (
    .F(ff_blink_base_3_14),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam ff_blink_base_3_s9.INIT=16'hEFF7;
  LUT4 ff_blink_base_3_s10 (
    .F(ff_blink_base_3_15),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_blink_base_3_s10.INIT=16'h0100;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam ff_interleaving_page_s6.INIT=16'h0001;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_blink_base_3_9),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[8]),
    .I2(ff_blink_base_3_10),
    .I3(w_v_count[9]) 
);
defparam n164_s4.INIT=16'h5455;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[5]),
    .I3(n100_8) 
);
defparam n100_s4.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(ff_blink_base_3_9),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(ff_blink_base_3_9),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s11 (
    .F(ff_blink_base_3_17),
    .I0(ff_blink_base_3_9),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s11.INIT=8'h8F;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_blink_base_3_9),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_17),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_17),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_17),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_next_0_4,
  w_4colors_mode,
  n440_5,
  n438_7,
  n6_8,
  reg_display_on,
  w_sprite_mode2_4,
  w_address_s_16_6,
  n88_10,
  n1245_5,
  w_screen_v_active,
  reg_left_mask,
  w_next_0_6,
  w_4colors_mode_5,
  w_address_s_16_5,
  w_address_s_6_10,
  w_sprite_mode2_5,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  ff_next_vram3_7_9,
  n256_11,
  n772_35,
  ff_next_vram3_7_10,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_next_0_4;
input w_4colors_mode;
input n440_5;
input n438_7;
input n6_8;
input reg_display_on;
input w_sprite_mode2_4;
input w_address_s_16_6;
input n88_10;
input n1245_5;
input w_screen_v_active;
input reg_left_mask;
input w_next_0_6;
input w_4colors_mode_5;
input w_address_s_16_5;
input w_address_s_6_10;
input w_sprite_mode2_5;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [7:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output ff_next_vram3_7_9;
output n256_11;
output n772_35;
output ff_next_vram3_7_10;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1389_4;
wire n1390_4;
wire n1392_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n138_8;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_5;
wire n1345_8;
wire n1346_5;
wire n1346_7;
wire n1347_5;
wire n1347_7;
wire n1348_5;
wire n1348_7;
wire n1349_7;
wire n1350_6;
wire n1351_6;
wire n1352_6;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1369_6;
wire n1370_5;
wire n1370_6;
wire n1371_5;
wire n1371_6;
wire n1372_5;
wire n1372_6;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_31;
wire n772_32;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n776_23;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n778_23;
wire n778_24;
wire n779_23;
wire n779_24;
wire n779_25;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_7;
wire n706_8;
wire n705_7;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n703_7;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_9;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n511_7;
wire n511_8;
wire n256_10;
wire n256_12;
wire n1345_9;
wire n1345_10;
wire n1345_11;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_8;
wire n1349_9;
wire n1350_7;
wire n1350_8;
wire n1351_7;
wire n1351_8;
wire n1352_7;
wire n1352_8;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_33;
wire n772_34;
wire n773_32;
wire n774_32;
wire n775_32;
wire n776_26;
wire n776_27;
wire n776_28;
wire n776_29;
wire n776_30;
wire n777_25;
wire n777_26;
wire n778_25;
wire n778_26;
wire n779_26;
wire n779_27;
wire n975_16;
wire n975_17;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n991_19;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_35;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_28;
wire n1342_28;
wire n1343_28;
wire n1343_29;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire ff_next_vram6_7_10;
wire ff_next_vram4_7_10;
wire n706_9;
wire n706_10;
wire n706_12;
wire n705_10;
wire n705_11;
wire n704_9;
wire n704_10;
wire n704_11;
wire n704_12;
wire n703_10;
wire n702_10;
wire n701_9;
wire n701_10;
wire n699_10;
wire n699_12;
wire n698_10;
wire n697_10;
wire n697_11;
wire n696_12;
wire n695_10;
wire n695_11;
wire n695_13;
wire n695_14;
wire n695_15;
wire n694_10;
wire n694_12;
wire n694_13;
wire n694_14;
wire n694_15;
wire n694_16;
wire n693_11;
wire n693_12;
wire n693_14;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_9;
wire n691_10;
wire n690_9;
wire n1357_8;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1365_7;
wire n1373_8;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1388_7;
wire n1389_8;
wire n1390_8;
wire n1391_7;
wire n1391_8;
wire n1392_8;
wire n776_31;
wire n1341_29;
wire n1342_29;
wire n706_13;
wire n706_14;
wire n705_12;
wire n705_13;
wire n704_13;
wire n704_15;
wire n703_12;
wire n702_11;
wire n701_12;
wire n701_13;
wire n700_12;
wire n699_13;
wire n698_11;
wire n697_12;
wire n696_14;
wire n695_16;
wire n695_18;
wire n693_15;
wire n691_12;
wire n690_10;
wire n690_11;
wire n511_11;
wire n1391_9;
wire n776_32;
wire n706_15;
wire n697_13;
wire n690_12;
wire n697_14;
wire n1361_9;
wire n1362_9;
wire n1363_9;
wire n1364_9;
wire n178_10;
wire n696_16;
wire n700_14;
wire ff_pattern7_7_7;
wire n693_17;
wire n1342_31;
wire n1341_31;
wire n703_14;
wire n692_14;
wire n695_20;
wire ff_next_vram1_7_12;
wire ff_next_vram4_7_12;
wire ff_next_vram0_7_9;
wire n1349_11;
wire n1345_13;
wire n695_22;
wire n696_18;
wire n804_28;
wire n693_19;
wire n694_18;
wire n695_24;
wire n699_15;
wire n706_17;
wire n1352_10;
wire n1351_10;
wire n1350_10;
wire n1349_13;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_15;
wire n704_17;
wire n691_14;
wire n511_13;
wire n696_20;
wire n138_11;
wire ff_screen_h_in_active_15;
wire ff_next_vram3_7_12;
wire n511_15;
wire n700_16;
wire n1365_9;
wire n1627_7;
wire ff_next_vram4_3_9;
wire n998_19;
wire n182_11;
wire ff_pos_x_5_14;
wire ff_next_vram2_3_11;
wire n1391_11;
wire n701_15;
wire ff_next_vram6_3_9;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s15 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s15.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_5),
    .I1(n1345_13),
    .I2(n1345_15),
    .I3(n1345_8) 
);
defparam n1345_s1.INIT=16'hFFF4;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_5),
    .I1(n1345_13),
    .I2(n1346_10),
    .I3(n1346_7) 
);
defparam n1346_s1.INIT=16'hFFF4;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_5),
    .I1(n1345_13),
    .I2(n1347_10),
    .I3(n1347_7) 
);
defparam n1347_s1.INIT=16'hFFF4;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_5),
    .I1(n1345_13),
    .I2(n1348_10),
    .I3(n1348_7) 
);
defparam n1348_s1.INIT=16'hFFF4;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(n1349_11),
    .I1(ff_pattern1[3]),
    .I2(n1349_13),
    .I3(n1349_7) 
);
defparam n1349_s1.INIT=16'hFFF8;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1349_11),
    .I1(ff_pattern1[2]),
    .I2(n1350_10),
    .I3(n1350_6) 
);
defparam n1350_s1.INIT=16'hFFF8;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1349_11),
    .I1(ff_pattern1[1]),
    .I2(n1351_10),
    .I3(n1351_6) 
);
defparam n1351_s1.INIT=16'hFFF8;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1349_11),
    .I1(ff_pattern1[0]),
    .I2(n1352_10),
    .I3(n1352_6) 
);
defparam n1352_s1.INIT=16'hFFF8;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1349_11),
    .I1(ff_pattern2[7]),
    .I2(n1345_15),
    .I3(n1353_5) 
);
defparam n1353_s1.INIT=16'hFFF8;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1349_11),
    .I1(ff_pattern2[6]),
    .I2(n1346_10),
    .I3(n1354_5) 
);
defparam n1354_s1.INIT=16'hFFF8;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1349_11),
    .I1(ff_pattern2[5]),
    .I2(n1347_10),
    .I3(n1355_5) 
);
defparam n1355_s1.INIT=16'hFFF8;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1349_11),
    .I1(ff_pattern2[4]),
    .I2(n1348_10),
    .I3(n1356_5) 
);
defparam n1356_s1.INIT=16'hFFF8;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(n1349_11),
    .I1(ff_pattern2[3]),
    .I2(n1349_13),
    .I3(n1357_5) 
);
defparam n1357_s1.INIT=16'hFFF8;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(n1349_11),
    .I1(ff_pattern2[2]),
    .I2(n1350_10),
    .I3(n1358_5) 
);
defparam n1358_s1.INIT=16'hFFF8;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(n1349_11),
    .I1(ff_pattern2[1]),
    .I2(n1351_10),
    .I3(n1359_5) 
);
defparam n1359_s1.INIT=16'hFFF8;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(n1349_11),
    .I1(ff_pattern2[0]),
    .I2(n1352_10),
    .I3(n1360_5) 
);
defparam n1360_s1.INIT=16'hFFF8;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1349_11),
    .I1(ff_pattern3[7]),
    .I2(n1345_15),
    .I3(n1361_5) 
);
defparam n1361_s1.INIT=16'hFFF8;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1349_11),
    .I1(ff_pattern3[6]),
    .I2(n1346_10),
    .I3(n1362_5) 
);
defparam n1362_s1.INIT=16'hFFF8;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1349_11),
    .I1(ff_pattern3[5]),
    .I2(n1347_10),
    .I3(n1363_5) 
);
defparam n1363_s1.INIT=16'hFFF8;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1349_11),
    .I1(ff_pattern3[4]),
    .I2(n1348_10),
    .I3(n1364_5) 
);
defparam n1364_s1.INIT=16'hFFF8;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1349_11),
    .I1(ff_pattern3[3]),
    .I2(n1349_13),
    .I3(n1365_5) 
);
defparam n1365_s1.INIT=16'hFFF8;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1349_11),
    .I1(ff_pattern3[2]),
    .I2(n1350_10),
    .I3(n1366_5) 
);
defparam n1366_s1.INIT=16'hFFF8;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1349_11),
    .I1(ff_pattern3[1]),
    .I2(n1351_10),
    .I3(n1367_5) 
);
defparam n1367_s1.INIT=16'hFFF8;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1349_11),
    .I1(ff_pattern3[0]),
    .I2(n1352_10),
    .I3(n1368_5) 
);
defparam n1368_s1.INIT=16'hFFF8;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1369_5),
    .I1(n1345_13),
    .I2(n1345_15),
    .I3(n1369_6) 
);
defparam n1369_s1.INIT=16'hFFF4;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_5),
    .I1(n1345_13),
    .I2(n1346_10),
    .I3(n1370_6) 
);
defparam n1370_s1.INIT=16'hFFF4;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_5),
    .I1(n1345_13),
    .I2(n1347_10),
    .I3(n1371_6) 
);
defparam n1371_s1.INIT=16'hFFF4;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1345_13),
    .I2(n1348_10),
    .I3(n1372_6) 
);
defparam n1372_s1.INIT=16'hFFF4;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1349_11),
    .I1(ff_pattern4[3]),
    .I2(n1349_13),
    .I3(n1373_5) 
);
defparam n1373_s1.INIT=16'hFFF8;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1349_11),
    .I1(ff_pattern4[2]),
    .I2(n1350_10),
    .I3(n1374_5) 
);
defparam n1374_s1.INIT=16'hFFF8;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1349_11),
    .I1(ff_pattern4[1]),
    .I2(n1351_10),
    .I3(n1375_5) 
);
defparam n1375_s1.INIT=16'hFFF8;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1349_11),
    .I1(ff_pattern4[0]),
    .I2(n1352_10),
    .I3(n1376_5) 
);
defparam n1376_s1.INIT=16'hFFF8;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1349_11),
    .I1(ff_pattern5[7]),
    .I2(n1345_15),
    .I3(n1377_5) 
);
defparam n1377_s1.INIT=16'hFFF8;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1349_11),
    .I1(ff_pattern5[6]),
    .I2(n1346_10),
    .I3(n1378_5) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1349_11),
    .I1(ff_pattern5[5]),
    .I2(n1347_10),
    .I3(n1379_5) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(n1349_11),
    .I1(ff_pattern5[4]),
    .I2(n1348_10),
    .I3(n1380_5) 
);
defparam n1380_s1.INIT=16'hFFF8;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(n1349_11),
    .I1(ff_pattern5[3]),
    .I2(n1349_13),
    .I3(n1381_5) 
);
defparam n1381_s1.INIT=16'hFFF8;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1349_11),
    .I1(ff_pattern5[2]),
    .I2(n1350_10),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1349_11),
    .I1(ff_pattern5[1]),
    .I2(n1351_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1349_11),
    .I1(ff_pattern5[0]),
    .I2(n1352_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1349_11),
    .I1(ff_pattern6[7]),
    .I2(n1345_15),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(n1349_11),
    .I1(ff_pattern6[6]),
    .I2(n1346_10),
    .I3(n1386_5) 
);
defparam n1386_s1.INIT=16'hFFF8;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(n1349_11),
    .I1(ff_pattern6[5]),
    .I2(n1347_10),
    .I3(n1387_5) 
);
defparam n1387_s1.INIT=16'hFFF8;
  LUT2 n1388_s1 (
    .F(n1388_4),
    .I0(n1348_10),
    .I1(n1388_5) 
);
defparam n1388_s1.INIT=4'hE;
  LUT4 n1389_s1 (
    .F(n1389_4),
    .I0(n1349_11),
    .I1(ff_pattern6[3]),
    .I2(n1349_13),
    .I3(n1389_5) 
);
defparam n1389_s1.INIT=16'hFFF8;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(n1349_11),
    .I1(ff_pattern6[2]),
    .I2(n1350_10),
    .I3(n1390_5) 
);
defparam n1390_s1.INIT=16'hFFF8;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(n1349_11),
    .I1(ff_pattern6[0]),
    .I2(n1352_10),
    .I3(n1392_5) 
);
defparam n1392_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1349_11),
    .I1(ff_pattern7[7]),
    .I2(n1345_15),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(n1349_11),
    .I1(ff_pattern7[6]),
    .I2(n1346_10),
    .I3(n1394_5) 
);
defparam n1394_s1.INIT=16'hFFF8;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(n1349_11),
    .I1(ff_pattern7[5]),
    .I2(n1347_10),
    .I3(n1395_5) 
);
defparam n1395_s1.INIT=16'hFFF8;
  LUT4 n1396_s1 (
    .F(n1396_4),
    .I0(n1349_11),
    .I1(ff_pattern7[4]),
    .I2(n1348_10),
    .I3(n1396_5) 
);
defparam n1396_s1.INIT=16'hFFF8;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(n1349_11),
    .I1(ff_pattern7[3]),
    .I2(n1349_13),
    .I3(n1397_5) 
);
defparam n1397_s1.INIT=16'hFFF8;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1349_11),
    .I1(ff_pattern7[2]),
    .I2(n1350_10),
    .I3(n1398_5) 
);
defparam n1398_s1.INIT=16'hFFF8;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1349_11),
    .I1(ff_pattern7[1]),
    .I2(n1351_10),
    .I3(n1399_5) 
);
defparam n1399_s1.INIT=16'hFFF8;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1349_11),
    .I1(ff_pattern7[0]),
    .I2(n1352_10),
    .I3(n1400_5) 
);
defparam n1400_s1.INIT=16'hFFF8;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_32) 
);
defparam n772_s21.INIT=8'h3A;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n773_31),
    .I2(n772_32) 
);
defparam n773_s21.INIT=8'h3A;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_31),
    .I2(n772_32) 
);
defparam n774_s21.INIT=8'h3A;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_31),
    .I2(n772_32) 
);
defparam n775_s21.INIT=8'h3A;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(n776_24),
    .I2(n776_25),
    .I3(n772_32) 
);
defparam n776_s18.INIT=16'h11F0;
  LUT3 n777_s18 (
    .F(n777_22),
    .I0(n777_23),
    .I1(n777_24),
    .I2(n772_32) 
);
defparam n777_s18.INIT=8'hCA;
  LUT3 n778_s18 (
    .F(n778_22),
    .I0(n778_23),
    .I1(n778_24),
    .I2(n772_32) 
);
defparam n778_s18.INIT=8'hCA;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(n779_23),
    .I1(n779_24),
    .I2(n779_25),
    .I3(n772_32) 
);
defparam n779_s18.INIT=16'hEEF0;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1345_13) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1345_13) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1345_13) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1345_13) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1345_13) 
);
defparam n1341_s21.INIT=16'hF044;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1345_13) 
);
defparam n1342_s21.INIT=16'hF044;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1345_13) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1345_13) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT2 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n998_19),
    .I1(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=4'h4;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[0]),
    .I1(n772_32),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_9),
    .I2(ff_next_vram1_7_12) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_5),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_28),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n706_8),
    .I3(n438_7) 
);
defparam n706_s1.INIT=16'h8F00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'h4F00;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n438_7) 
);
defparam n704_s1.INIT=8'hB0;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0[2]),
    .I2(n701_8),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'hF400;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_20),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'h4F00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_14),
    .I2(n692_9),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT3 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n438_7) 
);
defparam n691_s1.INIT=8'h70;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT3 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(ff_next_vram5_7_10),
    .I2(n511_8) 
);
defparam n511_s1.INIT=8'hE0;
  LUT2 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[0]),
    .I1(n138_11) 
);
defparam n138_s3.INIT=4'h4;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_11) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_11) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(ff_next_vram3_7_9),
    .I3(n256_12) 
);
defparam n256_s4.INIT=16'h53FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s2 (
    .F(n1345_5),
    .I0(n1345_9),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1345_s2.INIT=16'h0777;
  LUT2 n1345_s5 (
    .F(n1345_8),
    .I0(ff_pattern1[7]),
    .I1(n1349_11) 
);
defparam n1345_s5.INIT=4'h8;
  LUT4 n1346_s2 (
    .F(n1346_5),
    .I0(n1346_8),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1346_s2.INIT=16'h0777;
  LUT2 n1346_s4 (
    .F(n1346_7),
    .I0(ff_pattern1[6]),
    .I1(n1349_11) 
);
defparam n1346_s4.INIT=4'h8;
  LUT4 n1347_s2 (
    .F(n1347_5),
    .I0(n1347_8),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1347_s2.INIT=16'h0777;
  LUT2 n1347_s4 (
    .F(n1347_7),
    .I0(ff_pattern1[5]),
    .I1(n1349_11) 
);
defparam n1347_s4.INIT=4'h8;
  LUT4 n1348_s2 (
    .F(n1348_5),
    .I0(n1348_8),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1348_s2.INIT=16'h0777;
  LUT2 n1348_s4 (
    .F(n1348_7),
    .I0(ff_pattern1[4]),
    .I1(n1349_11) 
);
defparam n1348_s4.INIT=4'h8;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(n1349_8),
    .I1(n1349_9),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1349_s4.INIT=16'h3A00;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1350_s3.INIT=16'h3A00;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1351_7),
    .I1(n1351_8),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1351_s3.INIT=16'h3A00;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1352_7),
    .I1(n1352_8),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1352_s3.INIT=16'h3A00;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[7]),
    .I2(n1353_6),
    .I3(n1345_13) 
);
defparam n1353_s2.INIT=16'hF800;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[6]),
    .I2(n1354_6),
    .I3(n1345_13) 
);
defparam n1354_s2.INIT=16'hF800;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n1355_6),
    .I3(n1345_13) 
);
defparam n1355_s2.INIT=16'hF800;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[4]),
    .I2(n1356_6),
    .I3(n1345_13) 
);
defparam n1356_s2.INIT=16'hF800;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1357_s2.INIT=16'hCA00;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1358_s2.INIT=16'hCA00;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1359_s2.INIT=16'hCA00;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1360_s2.INIT=16'hCA00;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[7]),
    .I2(n1361_9),
    .I3(n1345_13) 
);
defparam n1361_s2.INIT=16'hF800;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[6]),
    .I2(n1362_9),
    .I3(n1345_13) 
);
defparam n1362_s2.INIT=16'hF800;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[5]),
    .I2(n1363_9),
    .I3(n1345_13) 
);
defparam n1363_s2.INIT=16'hF800;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[4]),
    .I2(n1364_9),
    .I3(n1345_13) 
);
defparam n1364_s2.INIT=16'hF800;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_9),
    .I3(n1345_13) 
);
defparam n1365_s2.INIT=16'hAC00;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_9),
    .I3(n1345_13) 
);
defparam n1366_s2.INIT=16'hAC00;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_9),
    .I3(n1345_13) 
);
defparam n1367_s2.INIT=16'hAC00;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_9),
    .I3(n1345_13) 
);
defparam n1368_s2.INIT=16'hAC00;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_7),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1369_s2.INIT=16'h0777;
  LUT2 n1369_s3 (
    .F(n1369_6),
    .I0(ff_pattern4[7]),
    .I1(n1349_11) 
);
defparam n1369_s3.INIT=4'h8;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_7),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1370_s2.INIT=16'h0777;
  LUT2 n1370_s3 (
    .F(n1370_6),
    .I0(ff_pattern4[6]),
    .I1(n1349_11) 
);
defparam n1370_s3.INIT=4'h8;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_7),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1371_s2.INIT=16'h0777;
  LUT2 n1371_s3 (
    .F(n1371_6),
    .I0(ff_pattern4[5]),
    .I1(n1349_11) 
);
defparam n1371_s3.INIT=4'h8;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_7),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1372_s2.INIT=16'h0777;
  LUT2 n1372_s3 (
    .F(n1372_6),
    .I0(ff_pattern4[4]),
    .I1(n1349_11) 
);
defparam n1372_s3.INIT=4'h8;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1373_s2.INIT=16'hCA00;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1374_s2.INIT=16'hCA00;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1375_s2.INIT=16'hCA00;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1376_s2.INIT=16'hCA00;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[7]),
    .I2(n1377_6),
    .I3(n1345_13) 
);
defparam n1377_s2.INIT=16'hF800;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[6]),
    .I2(n1378_6),
    .I3(n1345_13) 
);
defparam n1378_s2.INIT=16'hF800;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[5]),
    .I2(n1379_6),
    .I3(n1345_13) 
);
defparam n1379_s2.INIT=16'hF800;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[4]),
    .I2(n1380_6),
    .I3(n1345_13) 
);
defparam n1380_s2.INIT=16'hF800;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1381_s2.INIT=16'h3A00;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1382_s2.INIT=16'h3A00;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1383_s2.INIT=16'h3A00;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1384_s2.INIT=16'h3A00;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[7]),
    .I2(n1385_6),
    .I3(n1345_13) 
);
defparam n1385_s2.INIT=16'hF800;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[6]),
    .I2(n1386_6),
    .I3(n1345_13) 
);
defparam n1386_s2.INIT=16'hF800;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[5]),
    .I2(n1387_6),
    .I3(n1345_13) 
);
defparam n1387_s2.INIT=16'hF800;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(n1345_11),
    .I3(n1345_10) 
);
defparam n1388_s2.INIT=16'h5C00;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1389_s2.INIT=16'hCA00;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1390_s2.INIT=16'hCA00;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[1]),
    .I2(n1345_11),
    .I3(n1345_10) 
);
defparam n1391_s2.INIT=16'hAC00;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1392_s2.INIT=16'hCA00;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[7]),
    .I2(n1393_6),
    .I3(n1345_13) 
);
defparam n1393_s2.INIT=16'hF800;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[6]),
    .I2(n1394_6),
    .I3(n1345_13) 
);
defparam n1394_s2.INIT=16'hF800;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[5]),
    .I2(n1395_6),
    .I3(n1345_13) 
);
defparam n1395_s2.INIT=16'hF800;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[4]),
    .I2(n1396_6),
    .I3(n1345_13) 
);
defparam n1396_s2.INIT=16'hF800;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1397_s2.INIT=16'h3A00;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1398_s2.INIT=16'h3A00;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1399_s2.INIT=16'h3A00;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(n772_32),
    .I3(n1345_13) 
);
defparam n1400_s2.INIT=16'h3A00;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(n772_33),
    .I1(n748_9),
    .I2(n772_34) 
);
defparam n772_s22.INIT=8'hAC;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(ff_next_vram3_3_9),
    .I1(n748_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s23.INIT=16'h0BBB;
  LUT3 n772_s24 (
    .F(n772_32),
    .I0(n772_35),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_8) 
);
defparam n772_s24.INIT=8'h0D;
  LUT3 n773_s22 (
    .F(n773_30),
    .I0(n773_32),
    .I1(n749_9),
    .I2(n772_34) 
);
defparam n773_s22.INIT=8'hAC;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(ff_next_vram3_3_9),
    .I1(n749_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s23.INIT=16'h0BBB;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(n774_32),
    .I1(n750_9),
    .I2(n772_34) 
);
defparam n774_s22.INIT=8'hAC;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(ff_next_vram3_3_9),
    .I1(n750_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s23.INIT=16'h0BBB;
  LUT3 n775_s22 (
    .F(n775_30),
    .I0(n775_32),
    .I1(n751_9),
    .I2(n772_34) 
);
defparam n775_s22.INIT=8'hAC;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(ff_next_vram3_3_9),
    .I1(n751_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s23.INIT=16'h0BBB;
  LUT4 n776_s19 (
    .F(n776_23),
    .I0(n752_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_26),
    .I3(n776_27) 
);
defparam n776_s19.INIT=16'h3500;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(n776_28),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n776_27),
    .I3(n776_29) 
);
defparam n776_s20.INIT=16'h0700;
  LUT3 n776_s21 (
    .F(n776_25),
    .I0(n776_30),
    .I1(n752_9),
    .I2(n772_34) 
);
defparam n776_s21.INIT=8'hAC;
  LUT3 n777_s19 (
    .F(n777_23),
    .I0(n777_25),
    .I1(n753_9),
    .I2(n772_34) 
);
defparam n777_s19.INIT=8'hAC;
  LUT3 n777_s20 (
    .F(n777_24),
    .I0(n777_26),
    .I1(ff_next_vram3_3_9),
    .I2(n753_9) 
);
defparam n777_s20.INIT=8'h74;
  LUT3 n778_s19 (
    .F(n778_23),
    .I0(n778_25),
    .I1(n754_9),
    .I2(n772_34) 
);
defparam n778_s19.INIT=8'hAC;
  LUT3 n778_s20 (
    .F(n778_24),
    .I0(n778_26),
    .I1(ff_next_vram3_3_9),
    .I2(n754_9) 
);
defparam n778_s20.INIT=8'h74;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(n779_26),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n776_27),
    .I3(n776_28) 
);
defparam n779_s19.INIT=16'h0C0A;
  LUT4 n779_s20 (
    .F(n779_24),
    .I0(n755_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n776_26),
    .I3(n776_27) 
);
defparam n779_s20.INIT=16'hCA00;
  LUT3 n779_s21 (
    .F(n779_25),
    .I0(n779_27),
    .I1(n755_9),
    .I2(n772_34) 
);
defparam n779_s21.INIT=8'hAC;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(n975_16),
    .I1(n748_9),
    .I2(n975_17) 
);
defparam n975_s11.INIT=8'h70;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(n975_16),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'h70;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(n975_16),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'h70;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(n975_16),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'h70;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(n975_16),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'h70;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(n975_16),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'h70;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(n975_16),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'h70;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(n975_16),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT3 n991_s13 (
    .F(n991_17),
    .I0(n991_18),
    .I1(ff_next_vram4[7]),
    .I2(n991_19) 
);
defparam n991_s13.INIT=8'h07;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(n991_18),
    .I1(ff_next_vram4[6]),
    .I2(n992_17) 
);
defparam n992_s12.INIT=8'h07;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(n991_18),
    .I1(ff_next_vram4[5]),
    .I2(n993_17) 
);
defparam n993_s12.INIT=8'h07;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(n991_18),
    .I1(ff_next_vram4[4]),
    .I2(n994_17) 
);
defparam n994_s12.INIT=8'h07;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_35),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram7[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1337_s24.INIT=16'h0777;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram7[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1338_s24.INIT=16'h0777;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram7[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1339_s24.INIT=16'h0777;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram7[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1340_s24.INIT=16'h0777;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_31),
    .I1(n1341_28),
    .I2(n772_32) 
);
defparam n1341_s22.INIT=8'hCA;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_31),
    .I1(n1342_28),
    .I2(n772_32) 
);
defparam n1342_s22.INIT=8'hCA;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_28),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1343_s22.INIT=16'hCA00;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_32),
    .I3(n1343_29) 
);
defparam n1343_s23.INIT=16'h0A0C;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_28),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_32) 
);
defparam n1344_s22.INIT=16'hCA00;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_32),
    .I3(n1343_29) 
);
defparam n1344_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_11) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT2 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram0_7_s3.INIT=4'h4;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[4]),
    .I1(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s5.INIT=4'h4;
  LUT2 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[4]),
    .I1(n772_35) 
);
defparam ff_next_vram4_3_s3.INIT=4'h4;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(w_sprite_mode2_4),
    .I3(w_address_s_16_6) 
);
defparam ff_next_vram3_3_s5.INIT=16'h0D00;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_next_vram3_7_9),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h4000;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram6_7_10),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=16'h0E00;
  LUT3 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(ff_next_vram4_7_10),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]) 
);
defparam ff_next_vram4_7_s5.INIT=8'h3E;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram4_3_7) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(n706_9),
    .I1(ff_next_vram3_7_9),
    .I2(n991_18),
    .I3(n706_10) 
);
defparam n706_s2.INIT=16'hFCA0;
  LUT3 n706_s3 (
    .F(n706_8),
    .I0(n706_17),
    .I1(ff_next_vram0[3]),
    .I2(n706_12) 
);
defparam n706_s3.INIT=8'h70;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(ff_next_vram0[4]),
    .I1(n705_10),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n705_s2.INIT=16'h0777;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n705_s3.INIT=8'h40;
  LUT3 n705_s4 (
    .F(n705_9),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n705_11) 
);
defparam n705_s4.INIT=8'h07;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_9),
    .I1(n704_10),
    .I2(n704_11),
    .I3(n695_20) 
);
defparam n704_s2.INIT=16'hFE00;
  LUT3 n704_s3 (
    .F(n704_8),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n704_12) 
);
defparam n704_s3.INIT=8'h70;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n975_16),
    .I1(w_pos_x[6]),
    .I2(n703_10),
    .I3(n695_20) 
);
defparam n703_s2.INIT=16'h8F00;
  LUT2 n703_s3 (
    .F(n703_8),
    .I0(n701_7),
    .I1(ff_next_vram0[0]) 
);
defparam n703_s3.INIT=4'h4;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(w_pos_x[3]),
    .I1(n703_14),
    .I2(ff_next_vram0[6]),
    .I3(n706_17) 
);
defparam n703_s4.INIT=16'h0777;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n975_16),
    .I1(w_pos_x[7]),
    .I2(n702_10),
    .I3(n695_20) 
);
defparam n702_s2.INIT=16'h8F00;
  LUT2 n702_s3 (
    .F(n702_8),
    .I0(n701_7),
    .I1(ff_next_vram0[1]) 
);
defparam n702_s3.INIT=4'h4;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(w_pos_x[4]),
    .I1(n703_14),
    .I2(ff_next_vram0[7]),
    .I3(n706_17) 
);
defparam n702_s4.INIT=16'h0777;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n991_18),
    .I1(ff_next_vram3_7_9),
    .I2(n706_10),
    .I3(n701_9) 
);
defparam n701_s2.INIT=16'h001F;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_10),
    .I3(n701_15) 
);
defparam n701_s3.INIT=16'h008F;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_16),
    .I3(n695_20) 
);
defparam n700_s2.INIT=16'hF800;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(reg_color_table_base[6]),
    .I1(n700_14),
    .I2(n690_7),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s3.INIT=16'h8F00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(w_pos_x[6]),
    .I1(n703_14),
    .I2(reg_color_table_base[6]),
    .I3(n706_17) 
);
defparam n700_s4.INIT=16'h0777;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(ff_next_vram0[4]),
    .I1(n699_10),
    .I2(n705_10),
    .I3(n699_15) 
);
defparam n699_s2.INIT=16'hF800;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_12),
    .I3(n695_20) 
);
defparam n699_s3.INIT=16'h8F00;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(n703_14),
    .I1(w_pos_x[7]),
    .I2(n690_7),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s4.INIT=16'h7077;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_10),
    .I3(n695_20) 
);
defparam n698_s2.INIT=16'hF800;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(reg_color_table_base[8]),
    .I1(n700_14),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n703_14),
    .I2(reg_color_table_base[8]),
    .I3(n706_17) 
);
defparam n698_s4.INIT=16'h0777;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(ff_next_vram0[6]),
    .I1(n700_14),
    .I2(n706_17),
    .I3(reg_color_table_base[9]) 
);
defparam n697_s2.INIT=16'hF800;
  LUT2 n697_s3 (
    .F(n697_8),
    .I0(n690_7),
    .I1(ff_next_vram0[6]) 
);
defparam n697_s3.INIT=4'h4;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_vram_interleave),
    .I1(n697_10),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n697_11) 
);
defparam n697_s4.INIT=16'h007F;
  LUT3 n696_s2 (
    .F(n696_7),
    .I0(n696_18),
    .I1(n696_20),
    .I2(n696_12) 
);
defparam n696_s2.INIT=8'hB0;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(reg_color_table_base[10]),
    .I1(n700_14),
    .I2(n690_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n703_14),
    .I2(reg_color_table_base[10]),
    .I3(n706_17) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[11]),
    .I2(n695_10),
    .I3(n695_11) 
);
defparam n695_s2.INIT=16'h0007;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n695_24),
    .I1(n695_13),
    .I2(n695_14),
    .I3(n695_15) 
);
defparam n695_s4.INIT=16'h0D00;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n694_18),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n694_s2.INIT=8'hE0;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_12),
    .I1(n694_13),
    .I2(n694_14),
    .I3(n695_20) 
);
defparam n694_s3.INIT=16'hFE00;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_15),
    .I1(n705_8),
    .I2(reg_color_table_base[12]),
    .I3(n694_16) 
);
defparam n694_s4.INIT=16'h00BF;
  LUT2 n693_s2 (
    .F(n693_7),
    .I0(reg_color_table_base[13]),
    .I1(n693_19) 
);
defparam n693_s2.INIT=4'h8;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n693_11),
    .I1(n693_12),
    .I2(n693_17),
    .I3(n695_20) 
);
defparam n693_s3.INIT=16'hFE00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n703_14),
    .I1(n693_14),
    .I2(n690_7),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n693_s4.INIT=16'h7077;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[14]),
    .I2(n692_10),
    .I3(n692_11) 
);
defparam n692_s2.INIT=16'h0700;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(reg_color_table_base[14]),
    .I1(n693_19),
    .I2(n690_7),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n692_s4.INIT=16'h7077;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n691_9),
    .I1(n695_20),
    .I2(n690_7),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n691_s2.INIT=16'hB0BB;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n991_18),
    .I1(n705_8),
    .I2(reg_color_table_base[15]),
    .I3(n691_10) 
);
defparam n691_s3.INIT=16'h007F;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n991_18),
    .I1(ff_next_vram3_7_9),
    .I2(n706_10),
    .I3(n694_18) 
);
defparam n690_s2.INIT=16'h001F;
  LUT3 n690_s3 (
    .F(n690_8),
    .I0(n693_19),
    .I1(reg_color_table_base[16]),
    .I2(n690_9) 
);
defparam n690_s3.INIT=8'h70;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n511_13) 
);
defparam n511_s2.INIT=16'h0007;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n511_15),
    .I1(n1345_10),
    .I2(n438_7),
    .I3(reg_display_on) 
);
defparam n511_s3.INIT=16'h4000;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_10) 
);
defparam n256_s6.INIT=8'h40;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s7.INIT=16'h1000;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'hAC;
  LUT2 n1345_s7 (
    .F(n1345_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1345_s7.INIT=4'h8;
  LUT3 n1345_s8 (
    .F(n1345_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s8.INIT=8'h40;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1349_s5.INIT=16'hCACC;
  LUT3 n1349_s6 (
    .F(n1349_9),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1349_s6.INIT=8'h35;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1350_s4.INIT=16'hCACC;
  LUT3 n1350_s5 (
    .F(n1350_8),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1350_s5.INIT=8'h35;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1351_s4.INIT=16'hCACC;
  LUT3 n1351_s5 (
    .F(n1351_8),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1351_s5.INIT=8'h35;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1352_s4.INIT=16'hCACC;
  LUT3 n1352_s5 (
    .F(n1352_8),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1352_s5.INIT=8'h35;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1353_s3.INIT=16'hAC00;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1354_s3.INIT=16'hAC00;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1355_s3.INIT=16'hAC00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1356_s3.INIT=16'hAC00;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1357_s3.INIT=16'hCACC;
  LUT3 n1357_s4 (
    .F(n1357_7),
    .I0(n1357_8),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1357_s4.INIT=8'hCA;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1358_s3.INIT=16'hCACC;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(n1358_8),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1358_s4.INIT=8'hCA;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1359_s3.INIT=16'hCACC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(n1359_8),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1359_s4.INIT=8'hCA;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1360_s3.INIT=16'hCACC;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(n1360_8),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1360_s4.INIT=8'hCA;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1373_s3.INIT=16'hCACC;
  LUT3 n1373_s4 (
    .F(n1373_7),
    .I0(n1373_8),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1373_s4.INIT=8'hCA;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1374_s3.INIT=16'hCACC;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(n1374_8),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1374_s4.INIT=8'hCA;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1375_s3.INIT=16'hCACC;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(n1375_8),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1375_s4.INIT=8'hCA;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1376_s3.INIT=16'hCACC;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(n1376_8),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1376_s4.INIT=8'hCA;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1377_s3.INIT=16'hAC00;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1378_s3.INIT=16'hAC00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1379_s3.INIT=16'hAC00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1380_s3.INIT=16'hAC00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1381_s3.INIT=16'hACCC;
  LUT3 n1381_s4 (
    .F(n1381_7),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1381_s4.INIT=8'h35;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1382_s3.INIT=16'hACCC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1382_s4.INIT=8'h35;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1383_s3.INIT=16'hACCC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1383_s4.INIT=8'h35;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1384_s3.INIT=16'hACCC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1384_s4.INIT=8'h35;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1386_s3.INIT=16'hAC00;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1387_s3.INIT=16'hAC00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1388_7),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram5[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1388_s3.INIT=16'h0777;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1389_s3.INIT=16'hACCC;
  LUT3 n1389_s4 (
    .F(n1389_7),
    .I0(n1389_8),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1389_s4.INIT=8'hCA;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1390_s3.INIT=16'hACCC;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(n1390_8),
    .I1(ff_next_vram5[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1390_s4.INIT=8'hCA;
  LUT3 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_7),
    .I1(n1391_8),
    .I2(n772_32) 
);
defparam n1391_s3.INIT=8'hCA;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1392_s3.INIT=16'hACCC;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(n1392_8),
    .I1(ff_next_vram5[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1392_s4.INIT=8'hCA;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1397_s3.INIT=16'hACCC;
  LUT3 n1397_s4 (
    .F(n1397_7),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1397_s4.INIT=8'h35;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1398_s3.INIT=16'hACCC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1398_s4.INIT=8'h35;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1399_s3.INIT=16'hACCC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1399_s4.INIT=8'h35;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1400_s3.INIT=16'hACCC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1400_s4.INIT=8'h35;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'hAC;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6),
    .I3(ff_next_vram4_7_10) 
);
defparam n772_s26.INIT=16'h008F;
  LUT4 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n772_s27.INIT=16'h1000;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'hCA;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'hCA;
  LUT2 n776_s22 (
    .F(n776_26),
    .I0(n772_34),
    .I1(n776_31) 
);
defparam n776_s22.INIT=4'h1;
  LUT3 n776_s23 (
    .F(n776_27),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram1_7_9) 
);
defparam n776_s23.INIT=8'h01;
  LUT2 n776_s24 (
    .F(n776_28),
    .I0(n772_34),
    .I1(n776_31) 
);
defparam n776_s24.INIT=4'h6;
  LUT4 n776_s25 (
    .F(n776_29),
    .I0(n752_9),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n772_34),
    .I3(n776_31) 
);
defparam n776_s25.INIT=16'h3FF5;
  LUT3 n776_s26 (
    .F(n776_30),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n776_s26.INIT=8'hCA;
  LUT3 n777_s21 (
    .F(n777_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n777_s21.INIT=8'hCA;
  LUT4 n777_s22 (
    .F(n777_26),
    .I0(n776_28),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram6_7_10) 
);
defparam n777_s22.INIT=16'h0777;
  LUT3 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n778_s21.INIT=8'hCA;
  LUT4 n778_s22 (
    .F(n778_26),
    .I0(n776_28),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(ff_next_vram6_7_10) 
);
defparam n778_s22.INIT=16'h0777;
  LUT3 n779_s22 (
    .F(n779_26),
    .I0(n755_9),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n776_31) 
);
defparam n779_s22.INIT=8'hCA;
  LUT3 n779_s23 (
    .F(n779_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n779_s23.INIT=8'hCA;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(n776_31),
    .I1(n772_32),
    .I2(n772_34),
    .I3(n776_27) 
);
defparam n975_s12.INIT=16'hCA00;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n975_s13.INIT=16'h0777;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n976_s12.INIT=16'h0777;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n977_s12.INIT=16'h0777;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n978_s12.INIT=16'h0777;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(reg_backdrop_color[3]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram3_3_9) 
);
defparam n979_s13.INIT=16'h0777;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(reg_backdrop_color[2]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram3_3_9) 
);
defparam n980_s13.INIT=16'h0777;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(reg_backdrop_color[1]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram3_3_9) 
);
defparam n981_s13.INIT=16'h0777;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(reg_backdrop_color[0]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram3_3_9) 
);
defparam n982_s13.INIT=16'h0777;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(n776_31),
    .I1(n772_34),
    .I2(n772_32),
    .I3(n776_27) 
);
defparam n991_s14.INIT=16'hE000;
  LUT4 n991_s15 (
    .F(n991_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n991_s15.INIT=16'h0C0A;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=16'h0C0A;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=16'h0C0A;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n772_32),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=16'h0C0A;
  LUT3 n1337_s25 (
    .F(n1337_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s25.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s24 (
    .F(n1341_28),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1341_s24.INIT=8'hCA;
  LUT3 n1342_s24 (
    .F(n1342_28),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1342_s24.INIT=8'hCA;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT2 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram5[0]),
    .I1(n772_34) 
);
defparam n1343_s25.INIT=4'h8;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s6.INIT=16'h0700;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT2 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(w_vram_interleave),
    .I1(ff_next_vram1_7_9) 
);
defparam ff_next_vram6_7_s5.INIT=4'h1;
  LUT4 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s6.INIT=16'h0110;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(n776_31),
    .I1(n772_34),
    .I2(n705_8) 
);
defparam n706_s4.INIT=8'h70;
  LUT3 n706_s5 (
    .F(n706_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n706_s5.INIT=8'h10;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(n706_13),
    .I1(n706_14),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n694_18) 
);
defparam n706_s7.INIT=16'h0BBB;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(n772_34),
    .I1(n772_32),
    .I2(n776_31),
    .I3(n776_27) 
);
defparam n705_s5.INIT=16'h8000;
  LUT4 n705_s6 (
    .F(n705_11),
    .I0(n705_12),
    .I1(n705_13),
    .I2(n772_32),
    .I3(n706_14) 
);
defparam n705_s6.INIT=16'h3A00;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(ff_pos_x[2]),
    .I1(w_pos_x[3]),
    .I2(n776_31),
    .I3(n704_13) 
);
defparam n704_s4.INIT=16'hCA00;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(n772_32),
    .I3(n772_34) 
);
defparam n704_s5.INIT=16'h0A0C;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(w_pos_x[3]),
    .I1(w_pos_x[5]),
    .I2(n776_26),
    .I3(n704_17) 
);
defparam n704_s6.INIT=16'hAC00;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(n705_8),
    .I1(n705_10),
    .I2(ff_next_vram0[5]),
    .I3(n704_15) 
);
defparam n704_s7.INIT=16'h7F00;
  LUT3 n703_s5 (
    .F(n703_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[4]),
    .I2(n703_12) 
);
defparam n703_s5.INIT=8'h70;
  LUT3 n702_s5 (
    .F(n702_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[5]),
    .I2(n702_11) 
);
defparam n702_s5.INIT=8'h70;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n772_34),
    .I1(n776_31),
    .I2(n776_27),
    .I3(n705_8) 
);
defparam n701_s4.INIT=16'h6000;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[6]),
    .I2(n701_12),
    .I3(n701_13) 
);
defparam n701_s5.INIT=16'h0700;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(n772_34),
    .I1(n776_31),
    .I2(n772_32),
    .I3(n776_27) 
);
defparam n699_s5.INIT=16'h6000;
  LUT3 n699_s7 (
    .F(n699_12),
    .I0(w_address_s_16_5),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n699_13) 
);
defparam n699_s7.INIT=8'h70;
  LUT3 n698_s5 (
    .F(n698_10),
    .I0(n698_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_address_s_16_5) 
);
defparam n698_s5.INIT=8'hC5;
  LUT2 n697_s5 (
    .F(n697_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n697_s5.INIT=4'h1;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_12),
    .I3(n695_20) 
);
defparam n697_s6.INIT=16'h8F00;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n776_26),
    .I1(w_pattern_name_t1[10]),
    .I2(n696_16),
    .I3(n696_14) 
);
defparam n696_s7.INIT=16'h8F00;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(n772_34),
    .I1(n776_31),
    .I2(n776_27),
    .I3(w_pattern_name_t1[11]) 
);
defparam n695_s5.INIT=16'h0100;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n696_20),
    .I2(n975_16),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n695_s6.INIT=16'hF800;
  LUT3 n695_s8 (
    .F(n695_13),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n705_10) 
);
defparam n695_s8.INIT=8'h07;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n695_16),
    .I3(n695_22) 
);
defparam n695_s9.INIT=16'hF800;
  LUT4 n695_s10 (
    .F(n695_15),
    .I0(n703_14),
    .I1(n695_18),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n694_18) 
);
defparam n695_s10.INIT=16'h0777;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n695_16),
    .I3(n706_10) 
);
defparam n694_s5.INIT=16'hF800;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(w_pattern_name_t2[12]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n772_32),
    .I3(n772_34) 
);
defparam n694_s7.INIT=16'h0A0C;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n704_17) 
);
defparam n694_s8.INIT=16'hD000;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n693_14),
    .I1(w_pattern_name_t1[12]),
    .I2(n776_31),
    .I3(n704_13) 
);
defparam n694_s9.INIT=16'hAC00;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n705_10) 
);
defparam n694_s10.INIT=8'h07;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n703_14) 
);
defparam n694_s11.INIT=8'h80;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(w_pattern_name_t2[13]),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n772_32),
    .I3(n772_34) 
);
defparam n693_s6.INIT=16'h0A0C;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n704_17) 
);
defparam n693_s7.INIT=16'hD000;
  LUT2 n693_s9 (
    .F(n693_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n693_s9.INIT=4'h8;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n696_20),
    .I2(n975_16),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s5.INIT=16'hF800;
  LUT3 n692_s6 (
    .F(n692_11),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t1[14]),
    .I2(n692_12) 
);
defparam n692_s6.INIT=8'h07;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_vram_interleave) 
);
defparam n692_s7.INIT=8'h80;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n975_16),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n691_14),
    .I3(n691_12) 
);
defparam n691_s4.INIT=16'h0700;
  LUT3 n691_s5 (
    .F(n691_10),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n703_14) 
);
defparam n691_s5.INIT=8'h80;
  LUT3 n690_s4 (
    .F(n690_9),
    .I0(n690_10),
    .I1(n703_14),
    .I2(n690_11) 
);
defparam n690_s4.INIT=8'h07;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT3 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n772_32) 
);
defparam n1365_s4.INIT=8'hB0;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s5.INIT=8'hAC;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'hAC;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1391_s4.INIT=16'hACCC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(n1391_9),
    .I1(ff_next_vram5[1]),
    .I2(ff_next_vram3_3_9) 
);
defparam n1391_s5.INIT=8'hCA;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT4 n776_s27 (
    .F(n776_31),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[0]),
    .I2(n776_32),
    .I3(reg_screen_mode[3]) 
);
defparam n776_s27.INIT=16'h453F;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT4 n706_s8 (
    .F(n706_13),
    .I0(ff_next_vram4_3_7),
    .I1(n776_27),
    .I2(w_pos_x[3]),
    .I3(n706_15) 
);
defparam n706_s8.INIT=16'h00BF;
  LUT3 n706_s9 (
    .F(n706_14),
    .I0(w_4colors_mode_5),
    .I1(w_address_s_6_10),
    .I2(n695_20) 
);
defparam n706_s9.INIT=8'h10;
  LUT3 n705_s7 (
    .F(n705_12),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_34) 
);
defparam n705_s7.INIT=8'hAC;
  LUT4 n705_s8 (
    .F(n705_13),
    .I0(n772_34),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n776_27) 
);
defparam n705_s8.INIT=16'h0FBB;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(n776_27),
    .I1(n776_31),
    .I2(n772_34) 
);
defparam n704_s8.INIT=8'h41;
  LUT4 n704_s10 (
    .F(n704_15),
    .I0(w_pos_x[2]),
    .I1(n703_14),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n694_18) 
);
defparam n704_s10.INIT=16'h0777;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(ff_next_vram4_3_7),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n703_s7.INIT=16'h0777;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram1_7_9) 
);
defparam n702_s6.INIT=16'h0777;
  LUT2 n701_s7 (
    .F(n701_12),
    .I0(w_pos_x[5]),
    .I1(w_vram_interleave) 
);
defparam n701_s7.INIT=4'h8;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n701_s8.INIT=16'h0777;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pos_x[7]),
    .I3(w_address_s_16_5) 
);
defparam n700_s7.INIT=16'h0777;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram1_7_9),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram4_3_7) 
);
defparam n699_s8.INIT=16'h0777;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(w_pattern_name_t1[8]),
    .I1(ff_next_vram1_7_9),
    .I2(w_pattern_name_t2[8]),
    .I3(ff_next_vram4_3_7) 
);
defparam n698_s6.INIT=16'h0777;
  LUT3 n697_s7 (
    .F(n697_12),
    .I0(w_address_s_16_5),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n697_13) 
);
defparam n697_s7.INIT=8'h70;
  LUT4 n696_s9 (
    .F(n696_14),
    .I0(n772_32),
    .I1(w_pattern_name_t2[10]),
    .I2(n772_34),
    .I3(n695_20) 
);
defparam n696_s9.INIT=16'hEF00;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(w_next_0_6),
    .I1(w_sprite_mode2_4),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram3_7_8) 
);
defparam n695_s11.INIT=16'h004F;
  LUT2 n695_s13 (
    .F(n695_18),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n695_s13.INIT=4'h8;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pattern_name_t1[13]),
    .I3(n776_31) 
);
defparam n693_s10.INIT=16'h770F;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(w_pattern_name_t1[15]),
    .I1(ff_next_vram1_7_9),
    .I2(w_pattern_name_t2[15]),
    .I3(ff_next_vram4_3_7) 
);
defparam n691_s7.INIT=16'h0777;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n690_12),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s5.INIT=16'h0B00;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_next_vram4_3_7),
    .I1(reg_pattern_name_table_base[16]),
    .I2(ff_next_vram6_7_10),
    .I3(n695_20) 
);
defparam n690_s6.INIT=16'h4000;
  LUT3 n511_s6 (
    .F(n511_11),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[0]) 
);
defparam n511_s6.INIT=8'h0E;
  LUT3 n1391_s6 (
    .F(n1391_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s6.INIT=8'hAC;
  LUT2 n776_s28 (
    .F(n776_32),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]) 
);
defparam n776_s28.INIT=4'h1;
  LUT2 n706_s10 (
    .F(n706_15),
    .I0(ff_pos_x[0]),
    .I1(ff_next_vram1_7_9) 
);
defparam n706_s10.INIT=4'h8;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(n772_35),
    .I1(n697_14),
    .I2(w_pattern_name_t1[9]),
    .I3(ff_next_vram1_7_9) 
);
defparam n697_s8.INIT=16'h0777;
  LUT3 n690_s7 (
    .F(n690_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n690_s7.INIT=8'h70;
  LUT2 n697_s9 (
    .F(n697_14),
    .I0(reg_screen_mode[4]),
    .I1(w_pattern_name_t2[9]) 
);
defparam n697_s9.INIT=4'h4;
  LUT4 n1361_s5 (
    .F(n1361_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1361_s5.INIT=16'hAC00;
  LUT4 n1362_s5 (
    .F(n1362_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1362_s5.INIT=16'hAC00;
  LUT4 n1363_s5 (
    .F(n1363_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1363_s5.INIT=16'hAC00;
  LUT4 n1364_s5 (
    .F(n1364_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram4_3_7) 
);
defparam n1364_s5.INIT=16'hAC00;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n696_s10 (
    .F(n696_16),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram6_7_10),
    .I3(n776_27) 
);
defparam n696_s10.INIT=16'h007F;
  LUT4 n700_s8 (
    .F(n700_14),
    .I0(n991_18),
    .I1(n776_31),
    .I2(n772_34),
    .I3(n705_8) 
);
defparam n700_s8.INIT=16'h2A00;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n693_s11 (
    .F(n693_17),
    .I0(n693_15),
    .I1(n776_27),
    .I2(n776_31),
    .I3(n772_34) 
);
defparam n693_s11.INIT=16'h1001;
  LUT4 n1342_s26 (
    .F(n1342_31),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1342_s26.INIT=16'hACCC;
  LUT4 n1341_s26 (
    .F(n1341_31),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1341_s26.INIT=16'hACCC;
  LUT3 n703_s8 (
    .F(n703_14),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n703_s8.INIT=8'h02;
  LUT4 n692_s8 (
    .F(n692_14),
    .I0(n692_12),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n692_s8.INIT=16'h000B;
  LUT3 n695_s14 (
    .F(n695_20),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n695_s14.INIT=8'h01;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_12),
    .I0(ff_phase[0]),
    .I1(n772_32),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s6.INIT=16'h0400;
  LUT4 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_12),
    .I0(ff_phase[1]),
    .I1(ff_next_vram4_7_9),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram4_7_s7.INIT=16'h0100;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0100;
  LUT4 n1349_s7 (
    .F(n1349_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1345_10) 
);
defparam n1349_s7.INIT=16'hBF00;
  LUT4 n1345_s9 (
    .F(n1345_13),
    .I0(n1345_10),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1345_s9.INIT=16'h2000;
  LUT4 n695_s15 (
    .F(n695_22),
    .I0(reg_pattern_generator_table_base[11]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n695_s15.INIT=16'h0200;
  LUT4 n696_s11 (
    .F(n696_18),
    .I0(n772_34),
    .I1(n776_31),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s11.INIT=16'hFE00;
  LUT3 n804_s21 (
    .F(n804_28),
    .I0(n772_34),
    .I1(n776_31),
    .I2(n776_27) 
);
defparam n804_s21.INIT=8'hE0;
  LUT4 n693_s12 (
    .F(n693_19),
    .I0(n991_18),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n693_s12.INIT=16'h2000;
  LUT4 n694_s12 (
    .F(n694_18),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s12.INIT=16'h2000;
  LUT4 n695_s16 (
    .F(n695_24),
    .I0(reg_color_table_base[11]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s16.INIT=16'h2000;
  LUT4 n699_s9 (
    .F(n699_15),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s9.INIT=16'h2000;
  LUT4 n706_s11 (
    .F(n706_17),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n705_10) 
);
defparam n706_s11.INIT=16'h4000;
  LUT3 n1352_s6 (
    .F(n1352_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1352_s6.INIT=8'h70;
  LUT3 n1351_s6 (
    .F(n1351_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1351_s6.INIT=8'h70;
  LUT4 n1350_s6 (
    .F(n1350_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=16'h0700;
  LUT4 n1349_s8 (
    .F(n1349_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1349_s8.INIT=16'h0700;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_4) 
);
defparam n1348_s6.INIT=16'h7000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_4) 
);
defparam n1347_s6.INIT=16'h7000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_4) 
);
defparam n1346_s6.INIT=16'h7000;
  LUT4 n1345_s10 (
    .F(n1345_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_4) 
);
defparam n1345_s10.INIT=16'h7000;
  LUT4 n704_s11 (
    .F(n704_17),
    .I0(n772_32),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram1_7_9) 
);
defparam n704_s11.INIT=16'h0002;
  LUT4 n691_s8 (
    .F(n691_14),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_10),
    .I3(n690_10) 
);
defparam n691_s8.INIT=16'h4500;
  LUT4 n511_s7 (
    .F(n511_13),
    .I0(ff_next_vram3_7_8),
    .I1(w_sprite_mode2_5),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_10) 
);
defparam n511_s7.INIT=16'h1011;
  LUT3 n696_s12 (
    .F(n696_20),
    .I0(w_vram_interleave),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_10) 
);
defparam n696_s12.INIT=8'h45;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_pos_x_5_9),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_10),
    .I3(ff_screen_h_in_active_10) 
);
defparam n138_s5.INIT=16'h00EF;
  LUT3 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[4]),
    .I1(ff_next_vram3_7_10),
    .I2(n182_8) 
);
defparam ff_screen_h_in_active_s9.INIT=8'h40;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_12),
    .I0(ff_next_vram3_7_8),
    .I1(reg_screen_mode[4]),
    .I2(ff_next_vram3_7_10),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s7.INIT=16'h4500;
  LUT4 n511_s8 (
    .F(n511_15),
    .I0(reg_screen_mode[4]),
    .I1(n772_35),
    .I2(n511_11),
    .I3(ff_phase[0]) 
);
defparam n511_s8.INIT=16'h0B00;
  LUT4 n700_s9 (
    .F(n700_16),
    .I0(n700_12),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(reg_screen_mode[4]),
    .I3(n772_35) 
);
defparam n700_s9.INIT=16'h5C55;
  LUT4 n1365_s5 (
    .F(n1365_9),
    .I0(reg_screen_mode[4]),
    .I1(n772_35),
    .I2(ff_next_vram1[2]),
    .I3(n1365_7) 
);
defparam n1365_s5.INIT=16'h00FB;
  LUT3 n1627_s3 (
    .F(n1627_7),
    .I0(reg_screen_mode[4]),
    .I1(n772_35),
    .I2(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=8'h0B;
  LUT4 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_9),
    .I0(n804_28),
    .I1(reg_screen_mode[4]),
    .I2(n772_35),
    .I3(ff_next_vram4_7_12) 
);
defparam ff_next_vram4_3_s4.INIT=16'h7500;
  LUT4 n998_s13 (
    .F(n998_19),
    .I0(ff_phase[0]),
    .I1(n772_35),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_8) 
);
defparam n998_s13.INIT=16'h5504;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(n804_28),
    .I1(ff_phase[1]),
    .I2(n998_19),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s5.INIT=16'h0D00;
  LUT4 n1391_s7 (
    .F(n1391_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]),
    .I3(n1391_5) 
);
defparam n1391_s7.INIT=16'hFF70;
  LUT4 n701_s9 (
    .F(n701_15),
    .I0(n695_20),
    .I1(w_vram_interleave),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n701_s9.INIT=16'h5551;
  LUT4 ff_next_vram6_3_s3 (
    .F(ff_next_vram6_3_9),
    .I0(n772_34),
    .I1(n776_31),
    .I2(n776_27),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram6_3_s3.INIT=16'h1F00;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  n240_4,
  w_sprite_mode2,
  reg_display_on,
  reg_sprite_disable,
  n878_17,
  ff_next_vram3_7_10,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_10,
  n438_7,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input n240_4;
input w_sprite_mode2;
input reg_display_on;
input reg_sprite_disable;
input n878_17;
input ff_next_vram3_7_10;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [4:4] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_10;
output n438_7;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n317_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_8),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_9) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_9) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_9) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_9) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_9) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_9) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_9) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_7) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_4),
    .I1(n88_8),
    .I2(ff_selected_en_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_9) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_10) 
);
defparam n317_s3.INIT=16'h1011;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n438_7,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n256_11,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n438_7;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n256_11;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_selected_q_31_8;
wire ff_current_plane_2_19;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n438_7),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n256_11),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_6,
  ff_active_d1,
  n240_4,
  n963_44,
  n1061_20,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  n960_38,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_6;
input ff_active_d1;
input n240_4;
input n963_44;
input n1061_20;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input n960_38;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_12;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(w_offset_x[3]),
    .I2(n1009_10),
    .I3(n1009_11) 
);
defparam n1009_s4.INIT=16'h0700;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n963_44),
    .I1(n1061_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT2 n1009_s6 (
    .F(n1009_9),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify) 
);
defparam n1009_s6.INIT=4'h1;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s7.INIT=16'hF53F;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s8.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]) 
);
defparam n1009_s11.INIT=8'h70;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(n1061_20) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n963_44),
    .I2(n1061_20) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n963_44),
    .I2(n1061_20) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n963_44),
    .I2(n1061_20),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n963_44),
    .I1(n1061_20),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_address_s_16_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  reg_212lines_mode,
  n240_4,
  reg_display_on,
  reg_sprite_disable,
  ff_next_vram3_7_10,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_11,
  n6_8,
  n963_44,
  n1061_20,
  reg_color0_opaque,
  n960_38,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  ff_vram_valid,
  n440_5,
  n88_10,
  n438_7,
  w_ic_vram_valid,
  n1245_5,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_address_s_16_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input reg_212lines_mode;
input n240_4;
input reg_display_on;
input reg_sprite_disable;
input ff_next_vram3_7_10;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_11;
input n6_8;
input n963_44;
input n1061_20;
input reg_color0_opaque;
input n960_38;
input [13:0] w_screen_pos_x_Z;
input [4:2] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output ff_vram_valid;
output n440_5;
output n88_10;
output n438_7;
output w_ic_vram_valid;
output n1245_5;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_address_s_16_6) 
);
defparam w_sprite_mode2_s2.INIT=16'hBF00;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT3 w_sprite_mode2_s3 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s3.INIT=8'hE0;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[4]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n256_11(n256_11),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n963_44(n963_44),
    .n1061_20(n1061_20),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  reg_interlace_mode,
  w_next_0_4,
  w_4colors_mode,
  n6_8,
  reg_display_on,
  w_address_s_16_6,
  reg_left_mask,
  w_next_0_6,
  w_4colors_mode_5,
  w_address_s_16_5,
  w_address_s_6_10,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  n240_4,
  reg_sprite_disable,
  ff_reset_n2_1,
  n963_44,
  n1061_20,
  reg_color0_opaque,
  n960_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_next_vram3_7_9,
  n772_35,
  ff_next_vram3_7_10,
  w_sprite_mode2_4,
  ff_vram_valid,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input reg_interlace_mode;
input w_next_0_4;
input w_4colors_mode;
input n6_8;
input reg_display_on;
input w_address_s_16_6;
input reg_left_mask;
input w_next_0_6;
input w_4colors_mode_5;
input w_address_s_16_5;
input w_address_s_6_10;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input n240_4;
input reg_sprite_disable;
input ff_reset_n2_1;
input n963_44;
input n1061_20;
input reg_color0_opaque;
input n960_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_next_vram3_7_9;
output n772_35;
output ff_next_vram3_7_10;
output w_sprite_mode2_4;
output ff_vram_valid;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n256_11;
wire w_sprite_mode2_5;
wire n440_5;
wire n88_10;
wire n1245_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_address_s_16_6(w_address_s_16_6),
    .n88_10(n88_10),
    .n1245_5(n1245_5),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .w_next_0_6(w_next_0_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_16_5(w_address_s_16_5),
    .w_address_s_6_10(w_address_s_6_10),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .ff_next_vram3_7_9(ff_next_vram3_7_9),
    .n256_11(n256_11),
    .n772_35(n772_35),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_address_s_16_6(w_address_s_16_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_11(n256_11),
    .n6_8(n6_8),
    .n963_44(n963_44),
    .n1061_20(n1061_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5852_10;
wire n5853_10;
wire n5854_10;
wire n5855_10;
wire n5856_10;
wire n5857_10;
wire n5858_10;
wire n5859_10;
wire n5860_10;
wire n5861_10;
wire n5862_10;
wire n5863_10;
wire n5864_10;
wire n5865_10;
wire n5866_5;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6693_11;
wire n6693_13;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_13;
wire ff_cache0_data_31_11;
wire ff_cache0_data_23_11;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_11;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_12;
wire ff_cache1_data_15_12;
wire ff_cache1_data_7_12;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_14;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5850_12;
wire n5643_9;
wire n5625_9;
wire n5851_12;
wire n5851_13;
wire n5851_14;
wire n5852_11;
wire n5853_11;
wire n5854_11;
wire n5855_11;
wire n5856_11;
wire n5857_11;
wire n5858_11;
wire n5859_11;
wire n5860_11;
wire n5861_11;
wire n5862_11;
wire n5863_11;
wire n5864_11;
wire n5865_11;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5867_8;
wire n5867_10;
wire n5867_12;
wire n5867_13;
wire n5868_7;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5872_6;
wire n5872_7;
wire n5872_8;
wire n5873_7;
wire n5873_8;
wire n5873_10;
wire n5873_11;
wire n5874_6;
wire n5874_7;
wire n5874_8;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5876_8;
wire n5876_9;
wire n5876_12;
wire n5876_13;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5881_7;
wire n5881_8;
wire n5881_11;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_12;
wire n5883_6;
wire n5883_7;
wire n5883_8;
wire n5884_7;
wire n5884_8;
wire n5884_10;
wire n5884_11;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_11;
wire n5886_12;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_11;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_12;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5892_8;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5895_12;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5897_6;
wire n5897_7;
wire n5897_8;
wire n5898_13;
wire n5898_14;
wire n5899_12;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_12;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire ff_cache0_already_read_12;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_11;
wire ff_cache_vram_rdata_en_10;
wire n6693_16;
wire ff_vram_wdata_31_10;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache2_address_16_14;
wire ff_cache2_address_16_15;
wire ff_cache2_address_16_16;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache3_data_mask_3_14;
wire ff_vram_valid_10;
wire ff_vram_valid_11;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_16;
wire n6695_13;
wire n6695_14;
wire n5850_13;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5851_19;
wire n5851_20;
wire n5851_21;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_12;
wire n5853_13;
wire n5853_14;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5858_12;
wire n5858_13;
wire n5858_14;
wire n5859_12;
wire n5859_13;
wire n5859_14;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5862_12;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5864_12;
wire n5864_13;
wire n5864_14;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_12;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5868_11;
wire n5868_12;
wire n5868_14;
wire n5868_15;
wire n5868_16;
wire n5869_11;
wire n5869_12;
wire n5869_13;
wire n5869_15;
wire n5869_16;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_13;
wire n5872_14;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5874_14;
wire n5874_15;
wire n5874_16;
wire n5875_11;
wire n5875_12;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5877_11;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5879_13;
wire n5879_18;
wire n5880_11;
wire n5880_12;
wire n5880_14;
wire n5880_15;
wire n5881_16;
wire n5881_17;
wire n5882_13;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5883_11;
wire n5883_12;
wire n5887_11;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5890_16;
wire n5891_11;
wire n5891_12;
wire n5891_14;
wire n5891_15;
wire n5891_16;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5892_13;
wire n5896_16;
wire n5897_11;
wire n5897_12;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire ff_cache2_already_read_13;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache1_address_16_15;
wire ff_cache1_data_mask_3_18;
wire ff_cache2_data_mask_3_17;
wire n6695_15;
wire n6695_16;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5855_15;
wire n5855_16;
wire n5855_17;
wire n5857_15;
wire n5857_16;
wire n5857_17;
wire n5858_15;
wire n5858_16;
wire n5858_17;
wire n5859_15;
wire n5859_16;
wire n5859_17;
wire n5860_15;
wire n5860_16;
wire n5860_17;
wire n5861_15;
wire n5861_16;
wire n5861_17;
wire n5863_15;
wire n5863_16;
wire n5863_17;
wire n5864_15;
wire n5864_16;
wire n5864_17;
wire n5874_17;
wire n5879_19;
wire n5883_14;
wire n5883_15;
wire n5888_16;
wire n5888_17;
wire n5892_14;
wire n5892_15;
wire n5897_14;
wire n5897_15;
wire n5898_19;
wire n5901_19;
wire ff_cache_vram_rdata_en_14;
wire ff_vram_address_16_18;
wire ff_vram_valid_13;
wire ff_cache2_already_read_15;
wire ff_cache0_address_15_17;
wire ff_cache3_already_read_14;
wire ff_cache2_already_read_17;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_17;
wire ff_cache0_data_mask_2_17;
wire ff_vram_wdata_31_12;
wire n6188_10;
wire ff_cache1_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache1_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache1_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache1_data_31_17;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache3_already_read_16;
wire n5851_23;
wire ff_cache2_address_16_18;
wire ff_cache1_data_31_19;
wire n6694_13;
wire ff_cache0_data_mask_2_19;
wire n5022_10;
wire n5896_18;
wire n5881_19;
wire n5892_18;
wire ff_cache3_address_16_18;
wire ff_cache2_data_31_14;
wire n5897_17;
wire n5883_17;
wire ff_cache0_address_15_19;
wire n5888_19;
wire ff_cache0_address_15_21;
wire ff_cache0_already_read_14;
wire n5890_18;
wire n5882_18;
wire n5896_20;
wire n5881_21;
wire n5892_20;
wire n5876_18;
wire ff_cache2_address_16_20;
wire ff_cache1_data_mask_3_20;
wire ff_cache1_data_mask_3_22;
wire ff_cache1_data_31_21;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache_vram_rdata_en_16;
wire ff_cache2_data_mask_3_20;
wire n5896_22;
wire n5895_18;
wire n5894_18;
wire n5889_18;
wire n5888_21;
wire n5886_18;
wire n5885_18;
wire n5879_21;
wire n5878_18;
wire n5877_17;
wire n5876_20;
wire n5873_17;
wire n5870_18;
wire n5893_18;
wire n5884_17;
wire n5881_23;
wire n5871_18;
wire n5867_19;
wire n5892_22;
wire n5872_17;
wire n5897_19;
wire n5895_20;
wire n5894_20;
wire n5893_20;
wire n5889_20;
wire n5886_20;
wire n5885_20;
wire n5884_19;
wire n5883_19;
wire n5878_20;
wire n5876_22;
wire n5874_19;
wire n5873_19;
wire n5871_20;
wire n5870_20;
wire n5867_21;
wire n5881_25;
wire n6411_12;
wire n5896_24;
wire n5895_22;
wire n5894_22;
wire n5893_22;
wire n5889_22;
wire n5886_22;
wire n5885_22;
wire n5884_21;
wire n5883_21;
wire n5881_27;
wire n5880_17;
wire n5878_22;
wire n5873_21;
wire n5871_22;
wire n5869_18;
wire n5867_23;
wire n5890_20;
wire n5882_20;
wire n5876_24;
wire n5870_22;
wire n5895_24;
wire n5894_24;
wire n5893_24;
wire n5891_18;
wire n5889_24;
wire n5887_17;
wire n5884_23;
wire n5881_29;
wire n5879_23;
wire n5871_24;
wire n5870_24;
wire n5868_18;
wire n5867_25;
wire n5886_24;
wire n5885_24;
wire n5878_24;
wire n5876_26;
wire n5873_23;
wire ff_vram_address_16_20;
wire n5867_27;
wire n5900_21;
wire n5899_21;
wire ff_cache2_data_mask_3_22;
wire n5879_25;
wire n5867_29;
wire n5643_14;
wire ff_cache0_data_mask_2_21;
wire n6693_18;
wire n6692_11;
wire n5897_21;
wire n5893_26;
wire n5892_24;
wire n5886_26;
wire n5885_26;
wire n5884_25;
wire n5879_27;
wire n5878_26;
wire n5876_28;
wire n5873_25;
wire n5872_19;
wire n5871_26;
wire n5870_26;
wire n5867_31;
wire n5895_26;
wire n5894_26;
wire n5889_26;
wire n5875_17;
wire n5866_18;
wire n5850_15;
wire ff_cache2_data_en_12;
wire n6694_15;
wire ff_cache0_address_15_23;
wire n5023_10;
wire ff_cache3_data_mask_3_19;
wire ff_vram_wdata_31_14;
wire ff_cache1_data_31_23;
wire ff_cache_vram_rdata_7_11;
wire ff_cache3_already_read_18;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n81_9),
    .I2(n5851_11) 
);
defparam n5851_s6.INIT=8'hAC;
  LUT3 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n82_9),
    .I2(n5851_11) 
);
defparam n5852_s6.INIT=8'hAC;
  LUT3 n5853_s6 (
    .F(n5853_9),
    .I0(n5851_11),
    .I1(n83_9),
    .I2(n5853_10) 
);
defparam n5853_s6.INIT=8'hF4;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n84_9),
    .I2(n5851_11) 
);
defparam n5854_s6.INIT=8'hAC;
  LUT3 n5855_s6 (
    .F(n5855_9),
    .I0(n5851_11),
    .I1(n85_9),
    .I2(n5855_10) 
);
defparam n5855_s6.INIT=8'hF4;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n86_9),
    .I2(n5851_11) 
);
defparam n5856_s6.INIT=8'hAC;
  LUT3 n5857_s6 (
    .F(n5857_9),
    .I0(n5851_11),
    .I1(n87_9),
    .I2(n5857_10) 
);
defparam n5857_s6.INIT=8'hF4;
  LUT3 n5858_s6 (
    .F(n5858_9),
    .I0(n5851_11),
    .I1(n88_9),
    .I2(n5858_10) 
);
defparam n5858_s6.INIT=8'hF4;
  LUT3 n5859_s6 (
    .F(n5859_9),
    .I0(n5851_11),
    .I1(n89_9),
    .I2(n5859_10) 
);
defparam n5859_s6.INIT=8'hF4;
  LUT3 n5860_s6 (
    .F(n5860_9),
    .I0(n5851_11),
    .I1(n90_9),
    .I2(n5860_10) 
);
defparam n5860_s6.INIT=8'hF4;
  LUT3 n5861_s6 (
    .F(n5861_9),
    .I0(n5851_11),
    .I1(n91_9),
    .I2(n5861_10) 
);
defparam n5861_s6.INIT=8'hF4;
  LUT3 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n92_9),
    .I2(n5851_11) 
);
defparam n5862_s6.INIT=8'hAC;
  LUT3 n5863_s6 (
    .F(n5863_9),
    .I0(n5851_11),
    .I1(n93_9),
    .I2(n5863_10) 
);
defparam n5863_s6.INIT=8'hF4;
  LUT3 n5864_s6 (
    .F(n5864_9),
    .I0(n5851_11),
    .I1(n94_9),
    .I2(n5864_10) 
);
defparam n5864_s6.INIT=8'hF4;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n95_9),
    .I2(n5851_11) 
);
defparam n5865_s6.INIT=8'hAC;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h0C05;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5867_27) 
);
defparam n5867_s1.INIT=16'h11F0;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n98_9),
    .I2(n5868_6),
    .I3(n5866_7) 
);
defparam n5868_s1.INIT=16'h0C05;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n99_9),
    .I2(n5869_6),
    .I3(n5866_7) 
);
defparam n5869_s1.INIT=16'h0C05;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5866_7) 
);
defparam n5870_s1.INIT=16'hF011;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_7) 
);
defparam n5871_s1.INIT=16'hF011;
  LUT3 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n102_9),
    .I2(n5867_27) 
);
defparam n5872_s1.INIT=8'hAC;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5867_27) 
);
defparam n5873_s1.INIT=16'h11F0;
  LUT3 n5874_s1 (
    .F(n5874_4),
    .I0(n5867_27),
    .I1(n104_9),
    .I2(n5874_5) 
);
defparam n5874_s1.INIT=8'h0E;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n105_9),
    .I2(n5875_6),
    .I3(n5866_7) 
);
defparam n5875_s1.INIT=16'h0C05;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5867_27) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n107_9),
    .I2(n5877_6),
    .I3(n5866_7) 
);
defparam n5877_s1.INIT=16'h0C05;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_7) 
);
defparam n5878_s1.INIT=16'hF011;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_7) 
);
defparam n5879_s1.INIT=16'hF011;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n110_9),
    .I2(n5880_6),
    .I3(n5866_7) 
);
defparam n5880_s1.INIT=16'h0C05;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5867_27) 
);
defparam n5881_s1.INIT=16'h11F0;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n112_9),
    .I3(n5866_7) 
);
defparam n5882_s1.INIT=16'hF011;
  LUT3 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n113_9),
    .I2(n5867_27) 
);
defparam n5883_s1.INIT=8'hAC;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5867_27) 
);
defparam n5884_s1.INIT=16'h11F0;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5866_7) 
);
defparam n5885_s1.INIT=16'hF011;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_7) 
);
defparam n5886_s1.INIT=16'hF011;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n117_9),
    .I2(n5887_6),
    .I3(n5866_7) 
);
defparam n5887_s1.INIT=16'h0C05;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5866_7) 
);
defparam n5888_s1.INIT=16'hF011;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5866_7) 
);
defparam n5889_s1.INIT=16'hF011;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5866_7) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n121_9),
    .I2(n5891_6),
    .I3(n5866_7) 
);
defparam n5891_s1.INIT=16'h0C05;
  LUT3 n5892_s1 (
    .F(n5892_4),
    .I0(n5867_27),
    .I1(n122_9),
    .I2(n5892_5) 
);
defparam n5892_s1.INIT=8'h0E;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5866_7) 
);
defparam n5893_s1.INIT=16'hF011;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5866_7) 
);
defparam n5894_s1.INIT=16'hF011;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5866_7) 
);
defparam n5895_s1.INIT=16'hF011;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5867_27) 
);
defparam n5896_s1.INIT=16'h11F0;
  LUT3 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n127_9),
    .I2(n5867_27) 
);
defparam n5897_s1.INIT=8'hAC;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5867_27),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5867_27),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_14),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT2 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_already_read_10) 
);
defparam ff_cache2_already_read_s4.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n5866_7),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_18),
    .I2(n6693_13),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_21),
    .I1(ff_cache0_address_15_23),
    .I2(ff_cache0_already_read_11),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_address_15_s5.INIT=16'h7000;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_already_read_14),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_31_11),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_already_read_14),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_23_11),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_already_read_14),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_15_11),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_already_read_14),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_7_11),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_address_16_12),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_31_13),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache1_data_23_12),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache1_data_15_12),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache1_data_7_12),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_18),
    .I2(ff_cache2_address_16_20),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_15) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'h0E00;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_address_16_15),
    .I2(ff_vram_address_16_20),
    .I3(ff_vram_wdata_31_12) 
);
defparam ff_vram_address_16_s9.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache0_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_13),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_12),
    .I1(ff_cache2_data_en_10),
    .I2(n6693_13),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_vram_address_16_20),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_19),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_22),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5866_7),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(n5850_15),
    .I2(n5850_12),
    .I3(n5866_7) 
);
defparam n5850_s4.INIT=16'h0007;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_12),
    .I1(ff_cache_vram_address[16]),
    .I2(n5850_12) 
);
defparam n5851_s7.INIT=8'hC5;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_13),
    .I1(n5851_14),
    .I2(n5851_23),
    .I3(n5867_27) 
);
defparam n5851_s8.INIT=16'hEF00;
  LUT3 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_11),
    .I1(ff_cache_vram_address[15]),
    .I2(n5850_12) 
);
defparam n5852_s7.INIT=8'hC5;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[14]),
    .I2(n5853_11),
    .I3(n5866_7) 
);
defparam n5853_s7.INIT=16'h00F8;
  LUT3 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_11),
    .I1(ff_cache_vram_address[13]),
    .I2(n5850_12) 
);
defparam n5854_s7.INIT=8'hC5;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[12]),
    .I2(n5855_11),
    .I3(n5866_7) 
);
defparam n5855_s7.INIT=16'h00F8;
  LUT3 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_11),
    .I1(ff_cache_vram_address[11]),
    .I2(n5850_12) 
);
defparam n5856_s7.INIT=8'hC5;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[10]),
    .I2(n5857_11),
    .I3(n5866_7) 
);
defparam n5857_s7.INIT=16'h00F8;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[9]),
    .I2(n5858_11),
    .I3(n5866_7) 
);
defparam n5858_s7.INIT=16'h00F8;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[8]),
    .I2(n5859_11),
    .I3(n5866_7) 
);
defparam n5859_s7.INIT=16'h00F8;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[7]),
    .I2(n5860_11),
    .I3(n5866_7) 
);
defparam n5860_s7.INIT=16'h00F8;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[6]),
    .I2(n5861_11),
    .I3(n5866_7) 
);
defparam n5861_s7.INIT=16'h00F8;
  LUT3 n5862_s7 (
    .F(n5862_10),
    .I0(n5862_11),
    .I1(ff_cache_vram_address[5]),
    .I2(n5850_12) 
);
defparam n5862_s7.INIT=8'hC5;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[4]),
    .I2(n5863_11),
    .I3(n5866_7) 
);
defparam n5863_s7.INIT=16'h00F8;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5850_12),
    .I1(ff_cache_vram_address[3]),
    .I2(n5864_11),
    .I3(n5866_7) 
);
defparam n5864_s7.INIT=16'h00F8;
  LUT3 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_11),
    .I1(ff_cache_vram_address[2]),
    .I2(n5850_12) 
);
defparam n5865_s7.INIT=8'hC5;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_18),
    .I1(n6188_8),
    .I2(n5866_9),
    .I3(n5866_10) 
);
defparam n5866_s2.INIT=16'h7000;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_11),
    .I1(n96_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5866_s3.INIT=16'h3A00;
  LUT2 n5866_s4 (
    .F(n5866_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5866_s4.INIT=4'h8;
  LUT3 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_8),
    .I1(n5867_29),
    .I2(n5867_10) 
);
defparam n5867_s2.INIT=8'h04;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_19),
    .I1(n6409_11),
    .I2(n5867_12),
    .I3(n5867_13) 
);
defparam n5867_s3.INIT=16'h7000;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n6409_11),
    .I2(n5868_8),
    .I3(n5868_9) 
);
defparam n5868_s2.INIT=16'h7000;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_10),
    .I1(n98_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5868_s3.INIT=16'h3A00;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n6411_10),
    .I2(n5869_8),
    .I3(n5869_9) 
);
defparam n5869_s2.INIT=16'h7000;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_10),
    .I1(n99_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5869_s3.INIT=16'h3A00;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_22),
    .I1(n6411_12),
    .I2(n5870_8),
    .I3(n5870_9) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(ff_cache_vram_write),
    .I1(n5870_10),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s3.INIT=16'hBF00;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_18),
    .I1(n6409_11),
    .I2(n5871_8),
    .I3(n5871_9) 
);
defparam n5871_s2.INIT=16'h7000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_10),
    .I1(n5871_11),
    .I2(ff_cache_vram_write),
    .I3(n5871_12) 
);
defparam n5871_s3.INIT=16'hF100;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_6),
    .I1(n5872_7),
    .I2(n5867_29),
    .I3(n5872_8) 
);
defparam n5872_s2.INIT=16'h00EF;
  LUT3 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5867_29),
    .I2(n5873_8) 
);
defparam n5873_s2.INIT=8'h04;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_23),
    .I1(n6411_10),
    .I2(n5873_10),
    .I3(n5873_11) 
);
defparam n5873_s3.INIT=16'h7000;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_6),
    .I1(n5874_7),
    .I2(n5874_8),
    .I3(n5866_7) 
);
defparam n5874_s2.INIT=16'h00F8;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_17),
    .I1(n6188_8),
    .I2(n5875_8),
    .I3(n5875_9) 
);
defparam n5875_s2.INIT=16'h7000;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n105_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5875_s3.INIT=16'h3A00;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_24),
    .I1(n5876_8),
    .I2(n5876_9),
    .I3(n5876_18) 
);
defparam n5876_s2.INIT=16'h7000;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_26),
    .I1(n6411_10),
    .I2(n5876_12),
    .I3(n5876_13) 
);
defparam n5876_s3.INIT=16'h7000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n6411_10),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'h7000;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n107_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5877_s3.INIT=16'h3A00;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_24),
    .I1(n6411_10),
    .I2(n5878_8),
    .I3(n5878_9) 
);
defparam n5878_s2.INIT=16'h7000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(ff_cache_vram_write),
    .I2(n5878_11),
    .I3(n5878_12) 
);
defparam n5878_s3.INIT=16'hFE00;
  LUT3 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5879_9) 
);
defparam n5879_s2.INIT=8'h40;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(ff_cache_vram_write),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s3.INIT=16'hFE00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n6411_10),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'h7000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n110_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5880_s3.INIT=16'h3A00;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5867_29) 
);
defparam n5881_s2.INIT=8'hE0;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_23),
    .I1(n6409_11),
    .I2(n5881_25),
    .I3(n5881_11) 
);
defparam n5881_s3.INIT=16'h0700;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_20),
    .I1(n6411_12),
    .I2(n5882_8),
    .I3(n5882_9) 
);
defparam n5882_s2.INIT=16'h7000;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(ff_cache_vram_write),
    .I2(n5882_18),
    .I3(n5882_12) 
);
defparam n5882_s3.INIT=16'hEF00;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n6411_10),
    .I2(n5883_7),
    .I3(n5883_8) 
);
defparam n5883_s2.INIT=16'h008F;
  LUT3 n5884_s2 (
    .F(n5884_5),
    .I0(n5867_29),
    .I1(n5884_7),
    .I2(n5884_8) 
);
defparam n5884_s2.INIT=8'h80;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_17),
    .I1(n6409_11),
    .I2(n5884_10),
    .I3(n5884_11) 
);
defparam n5884_s3.INIT=16'h7000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_24),
    .I1(n6411_10),
    .I2(n5885_8),
    .I3(n5885_9) 
);
defparam n5885_s2.INIT=16'h7000;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(ff_cache_vram_write),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'hF100;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(ff_cache_vram_write),
    .I3(n5886_9) 
);
defparam n5886_s2.INIT=16'hF100;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_24),
    .I1(n6411_10),
    .I2(n5886_11),
    .I3(n5886_12) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n6409_11),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h7000;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n117_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5887_s3.INIT=16'h3A00;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(n5888_7),
    .I3(n5888_8) 
);
defparam n5888_s2.INIT=16'hF100;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_9),
    .I1(ff_cache_vram_write),
    .I2(n5888_19),
    .I3(n5888_11) 
);
defparam n5888_s3.INIT=16'hEF00;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_26),
    .I1(n6188_8),
    .I2(n5889_8),
    .I3(n5889_9) 
);
defparam n5889_s2.INIT=16'h7000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(ff_cache_vram_write),
    .I3(n5889_12) 
);
defparam n5889_s3.INIT=16'hF100;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_20),
    .I1(n6411_12),
    .I2(n5890_8),
    .I3(n5890_9) 
);
defparam n5890_s2.INIT=16'h7000;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_10),
    .I1(ff_cache_vram_write),
    .I2(n5890_18),
    .I3(n5890_12) 
);
defparam n5890_s3.INIT=16'hEF00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n6188_8),
    .I2(n5891_8),
    .I3(n5891_9) 
);
defparam n5891_s2.INIT=16'h7000;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_10),
    .I1(n121_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_20) 
);
defparam n5891_s3.INIT=16'h3A00;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_20),
    .I1(n5892_18),
    .I2(n5892_8),
    .I3(n5866_7) 
);
defparam n5892_s2.INIT=16'h00F8;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_18),
    .I1(n6409_11),
    .I2(n5893_8),
    .I3(n5893_9) 
);
defparam n5893_s2.INIT=16'h7000;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_10),
    .I1(n5893_11),
    .I2(ff_cache_vram_write),
    .I3(n5893_12) 
);
defparam n5893_s3.INIT=16'hF100;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_26),
    .I1(n6188_8),
    .I2(n5894_8),
    .I3(n5894_9) 
);
defparam n5894_s2.INIT=16'h7000;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(ff_cache_vram_write),
    .I2(n5894_11),
    .I3(n5894_12) 
);
defparam n5894_s3.INIT=16'hFE00;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_26),
    .I1(n6188_8),
    .I2(n5895_8),
    .I3(n5895_9) 
);
defparam n5895_s2.INIT=16'h7000;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(ff_cache_vram_write),
    .I2(n5895_11),
    .I3(n5895_12) 
);
defparam n5895_s3.INIT=16'hFE00;
  LUT3 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_8),
    .I2(n5867_29) 
);
defparam n5896_s2.INIT=8'hE0;
  LUT3 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_9),
    .I1(n5896_10),
    .I2(n5896_11) 
);
defparam n5896_s3.INIT=8'h40;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_6),
    .I1(n6411_10),
    .I2(n5897_7),
    .I3(n5897_8) 
);
defparam n5897_s2.INIT=16'h008F;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s8.INIT=16'h5300;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_13),
    .I1(n5851_23),
    .I2(n5898_14),
    .I3(n5866_7) 
);
defparam n5898_s9.INIT=16'h00F4;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_12),
    .I1(n5899_13),
    .I2(n5899_14),
    .I3(n5851_23) 
);
defparam n5899_s7.INIT=16'h7077;
  LUT3 n5899_s8 (
    .F(n5899_11),
    .I0(n5899_15),
    .I1(n5899_16),
    .I2(n5867_27) 
);
defparam n5899_s8.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_12),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5851_23) 
);
defparam n5900_s7.INIT=16'h7077;
  LUT3 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5867_27) 
);
defparam n5900_s8.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s8.INIT=16'h5300;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5851_23),
    .I2(n5901_14),
    .I3(n5866_7) 
);
defparam n5901_s9.INIT=16'h00F4;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n1350_4),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache0_address_15_23) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT3 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(ff_start),
    .I1(n6693_13),
    .I2(n6693_18) 
);
defparam ff_cache0_already_read_s7.INIT=8'h40;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT3 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n6693_13),
    .I1(n6692_11),
    .I2(ff_cache1_already_read_12) 
);
defparam ff_cache1_already_read_s7.INIT=8'h80;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(n5643_9),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_20),
    .I3(ff_cache2_already_read_17) 
);
defparam ff_cache2_already_read_s6.INIT=16'h00F1;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_16_18),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6694_15),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0777;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h01;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_start),
    .I1(n6693_13) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT3 n6693_s5 (
    .F(n6693_11),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(n6693_16) 
);
defparam n6693_s5.INIT=8'h07;
  LUT4 n6693_s7 (
    .F(n6693_13),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam n6693_s7.INIT=16'h0007;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_wdata_31_10),
    .I2(ff_cache2_address_16_18),
    .I3(ff_vram_address_16_20) 
);
defparam ff_vram_wdata_31_s5.INIT=16'hEF00;
  LUT3 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(ff_cache2_address_16_18),
    .I1(ff_cache0_already_read_14),
    .I2(ff_cache0_address_15_19) 
);
defparam ff_cache0_address_15_s8.INIT=8'h0E;
  LUT3 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache1_data_31_17) 
);
defparam ff_cache0_data_31_s6.INIT=8'h40;
  LUT3 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache1_data_23_14) 
);
defparam ff_cache0_data_23_s6.INIT=8'h40;
  LUT3 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache1_data_15_14) 
);
defparam ff_cache0_data_15_s6.INIT=8'h40;
  LUT3 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache1_data_7_14) 
);
defparam ff_cache0_data_7_s6.INIT=8'h40;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_13),
    .I1(n5876_8),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s6.INIT=16'hF077;
  LUT2 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_cache1_address_16_s7.INIT=4'h8;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5876_8) 
);
defparam ff_cache1_data_31_s8.INIT=16'h8000;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_12),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5876_8) 
);
defparam ff_cache1_data_23_s7.INIT=16'h8000;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_12),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5876_8) 
);
defparam ff_cache1_data_15_s7.INIT=16'h8000;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_12),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7),
    .I3(n5876_8) 
);
defparam ff_cache1_data_7_s7.INIT=16'h8000;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_address_16_15),
    .I2(ff_cache2_address_16_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s6.INIT=16'h0F77;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_address_16_20) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_address_16_20) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_address_16_20) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_address_16_20) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_11),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00F4;
  LUT3 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_14),
    .I2(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s8.INIT=8'h01;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_11),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache0_address_15_17),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_vram_address_16_s11.INIT=16'h008F;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache0_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache0_data_en_s4.INIT=16'h008F;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6693_18),
    .I1(n6409_11),
    .I2(n6693_13) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_data_en_11),
    .I1(ff_cache3_already_read_16),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=8'h0D;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache3_already_read_16),
    .I1(ff_cache2_already_read_17),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_18),
    .I1(n6411_10),
    .I2(n6693_13) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_address_15_21),
    .I1(n5643_14),
    .I2(n18_3),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h7F00;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_19) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n355_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_vram_valid_11),
    .I3(ff_start) 
);
defparam ff_vram_valid_s6.INIT=16'h001F;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h8;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_16),
    .I1(ff_cache1_data_mask_3_20),
    .I2(ff_cache1_data_en_10),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h1000;
  LUT2 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s7.INIT=4'h1;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_data_en_12),
    .I1(ff_cache2_data_mask_3_20),
    .I2(ff_cache2_data_mask_3_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache1_data_mask_2_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache1_data_mask_1_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n6695_13),
    .I2(n5850_15),
    .I3(n6695_14) 
);
defparam n6695_s7.INIT=16'h00EF;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT3 n5850_s5 (
    .F(n5850_10),
    .I0(w_command_vram_write),
    .I1(n6695_13),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5850_s5.INIT=8'h01;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5851_14),
    .I1(n5851_13),
    .I2(ff_cache1_address_16_12),
    .I3(n5867_29) 
);
defparam n5850_s7.INIT=16'hEF00;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_16),
    .I1(n5851_17),
    .I2(n5851_18),
    .I3(n5851_19) 
);
defparam n5851_s9.INIT=16'h0100;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_20),
    .I1(ff_cache1_address_16_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5851_s10.INIT=16'h0305;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache2_address_16_14),
    .I1(n5851_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5851_s11.INIT=16'h3500;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_12),
    .I1(n5852_13),
    .I2(n5852_14),
    .I3(n5852_15) 
);
defparam n5852_s8.INIT=16'h0100;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_12),
    .I1(n5853_13),
    .I2(n5853_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5853_s8.INIT=16'h00BF;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(n5854_14),
    .I3(n5854_15) 
);
defparam n5854_s8.INIT=16'h0100;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(n5855_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5855_s8.INIT=16'h00BF;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s8.INIT=16'h0100;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_12),
    .I1(n5857_13),
    .I2(n5857_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5857_s8.INIT=16'h00BF;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_12),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5858_s8.INIT=16'h00BF;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_12),
    .I1(n5859_13),
    .I2(n5859_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5859_s8.INIT=16'h00BF;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5860_s8.INIT=16'h00BF;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5861_s8.INIT=16'h00BF;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_12),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s8.INIT=16'h0100;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5863_s8.INIT=16'h00BF;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_12),
    .I1(n5864_13),
    .I2(n5864_14),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n5864_s8.INIT=16'h00BF;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s8.INIT=16'h0100;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(n5888_7),
    .I3(n5866_12) 
);
defparam n5866_s6.INIT=16'h00F1;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_13),
    .I1(n6411_10),
    .I2(n5866_14),
    .I3(n6411_12) 
);
defparam n5866_s7.INIT=16'h0777;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache2_address_16_15),
    .I1(n5866_18),
    .I2(n5866_15),
    .I3(n5866_16) 
);
defparam n5866_s8.INIT=16'h0007;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_23),
    .I1(n5867_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s5.INIT=16'hCA00;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_19),
    .I1(n5867_31),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s7.INIT=16'h0C0A;
  LUT3 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_31),
    .I1(n6188_8),
    .I2(n5867_21) 
);
defparam n5867_s9.INIT=8'h07;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_25),
    .I1(n6411_10),
    .I2(n5867_23),
    .I3(n6411_12) 
);
defparam n5867_s10.INIT=16'h0777;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s4.INIT=16'hCACC;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[29]),
    .I2(n5888_7),
    .I3(n5868_12) 
);
defparam n5868_s5.INIT=16'h00F1;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_18),
    .I1(n6411_10),
    .I2(n5868_14),
    .I3(n6411_12) 
);
defparam n5868_s6.INIT=16'h0777;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(ff_cache3_address_16_15),
    .I1(n5868_18),
    .I2(n5868_15),
    .I3(n5868_16) 
);
defparam n5868_s7.INIT=16'h0007;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s4.INIT=16'hCACC;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[28]),
    .I2(n5888_7),
    .I3(n5869_12) 
);
defparam n5869_s5.INIT=16'h00F1;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(n5869_13),
    .I1(n6409_11),
    .I2(n5869_18),
    .I3(n6411_12) 
);
defparam n5869_s6.INIT=16'h0777;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5876_8),
    .I1(n5869_18),
    .I2(n5869_15),
    .I3(n5869_16) 
);
defparam n5869_s7.INIT=16'h0700;
  LUT3 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_26),
    .I1(n6188_8),
    .I2(n5870_20) 
);
defparam n5870_s5.INIT=8'h07;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_18),
    .I1(n6409_11),
    .I2(n5870_24),
    .I3(n6411_10) 
);
defparam n5870_s6.INIT=16'h0777;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_18),
    .I1(n5870_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s7.INIT=16'hCFFA;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_26),
    .I1(n5870_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s8.INIT=16'hFACF;
  LUT3 n5870_s9 (
    .F(n5870_12),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5870_s9.INIT=8'h70;
  LUT3 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_24),
    .I1(n6411_10),
    .I2(n5871_20) 
);
defparam n5871_s5.INIT=8'h07;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_22),
    .I1(n6411_12),
    .I2(n5871_26),
    .I3(n6188_8) 
);
defparam n5871_s6.INIT=16'h0777;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_18),
    .I1(n5871_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s7.INIT=16'h0C0A;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_22),
    .I1(n5871_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s8.INIT=16'hCA00;
  LUT3 n5871_s9 (
    .F(n5871_12),
    .I0(n101_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5871_s9.INIT=8'h70;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_9),
    .I1(n5872_10),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s3.INIT=16'hCA00;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_11),
    .I1(n5872_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s4.INIT=16'h0C0A;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_19),
    .I1(n6188_8),
    .I2(n5872_13),
    .I3(n5872_14) 
);
defparam n5872_s5.INIT=16'h7000;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_25),
    .I1(n5873_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s4.INIT=16'hCA00;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_17),
    .I1(n5873_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s5.INIT=16'h0C0A;
  LUT3 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_21),
    .I1(n6411_12),
    .I2(n5873_19) 
);
defparam n5873_s7.INIT=8'h07;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_17),
    .I1(n6409_11),
    .I2(n5873_25),
    .I3(n6188_8) 
);
defparam n5873_s8.INIT=16'h0777;
  LUT3 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_9),
    .I1(n6409_11),
    .I2(n5874_10) 
);
defparam n5874_s3.INIT=8'h07;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_11),
    .I1(n6411_12),
    .I2(n5874_12),
    .I3(n5874_19) 
);
defparam n5874_s4.INIT=16'h0007;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_14),
    .I1(n5874_15),
    .I2(n5874_16),
    .I3(n5867_29) 
);
defparam n5874_s5.INIT=16'hF100;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(n5888_7),
    .I3(n5875_11) 
);
defparam n5875_s5.INIT=16'h00F1;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_12),
    .I1(n6411_10),
    .I2(n5875_13),
    .I3(n6411_12) 
);
defparam n5875_s6.INIT=16'h0777;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_17),
    .I1(ff_cache2_address_16_15),
    .I2(n5875_14),
    .I3(n5875_15) 
);
defparam n5875_s7.INIT=16'h0007;
  LUT2 n5876_s5 (
    .F(n5876_8),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5876_s5.INIT=4'h4;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_20),
    .I1(n5876_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s6.INIT=16'h3FF5;
  LUT3 n5876_s9 (
    .F(n5876_12),
    .I0(n5876_24),
    .I1(n6411_12),
    .I2(n5876_22) 
);
defparam n5876_s9.INIT=8'h07;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(n5876_20),
    .I1(n6409_11),
    .I2(n5876_28),
    .I3(n6188_8) 
);
defparam n5876_s10.INIT=16'h0777;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s4.INIT=16'hCACC;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[20]),
    .I2(n5888_7),
    .I3(n5877_11) 
);
defparam n5877_s5.INIT=16'h00F1;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_17),
    .I1(n6409_11),
    .I2(n5877_13),
    .I3(n6411_12) 
);
defparam n5877_s6.INIT=16'h0777;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_17),
    .I1(ff_cache0_already_read_12),
    .I2(n5877_14),
    .I3(n5877_15) 
);
defparam n5877_s7.INIT=16'h0007;
  LUT3 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_22),
    .I1(n6411_12),
    .I2(n5878_20) 
);
defparam n5878_s5.INIT=8'h07;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_18),
    .I1(n6409_11),
    .I2(n5878_26),
    .I3(n6188_8) 
);
defparam n5878_s6.INIT=16'h0777;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_26),
    .I1(n5878_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s7.INIT=16'h3500;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_18),
    .I1(n5878_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s8.INIT=16'h0305;
  LUT3 n5878_s9 (
    .F(n5878_12),
    .I0(n108_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5878_s9.INIT=8'h70;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5879_s4.INIT=16'hAC00;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_13),
    .I1(n5879_25),
    .I2(ff_cache0_data[18]),
    .I3(n6695_13) 
);
defparam n5879_s5.INIT=16'h0EEE;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_23),
    .I1(n6411_10),
    .I2(n5879_27),
    .I3(n6188_8) 
);
defparam n5879_s6.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_21),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_priority[1]),
    .I3(n5879_18) 
);
defparam n5879_s7.INIT=16'h0B00;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_27),
    .I1(n5879_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s8.INIT=16'h3500;
  LUT3 n5879_s9 (
    .F(n5879_12),
    .I0(n109_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5879_s9.INIT=8'h70;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s4.INIT=16'hCACC;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(n5888_7),
    .I3(n5880_11) 
);
defparam n5880_s5.INIT=16'h00F1;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_12),
    .I1(n6409_11),
    .I2(n5880_17),
    .I3(n6411_12) 
);
defparam n5880_s6.INIT=16'h0777;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_17),
    .I1(n5876_8),
    .I2(n5880_14),
    .I3(n5880_15) 
);
defparam n5880_s7.INIT=16'h0700;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_23),
    .I1(n5881_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'h0305;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_19),
    .I1(n5881_21),
    .I2(w_command_vram_wdata[16]),
    .I3(n5881_29) 
);
defparam n5881_s5.INIT=16'hEE0E;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_27),
    .I1(n6411_12),
    .I2(n5881_16),
    .I3(n5881_17) 
);
defparam n5881_s8.INIT=16'h0007;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(n5888_7),
    .I3(n5882_13) 
);
defparam n5882_s5.INIT=16'h00F1;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_14),
    .I1(n6411_10),
    .I2(n5882_15),
    .I3(n6188_8) 
);
defparam n5882_s6.INIT=16'h0777;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_20),
    .I3(ff_cache0_already_read_12) 
);
defparam n5882_s7.INIT=16'h5300;
  LUT3 n5882_s9 (
    .F(n5882_12),
    .I0(n112_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5882_s9.INIT=8'h70;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s3.INIT=16'hCACC;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_21),
    .I1(n6411_12),
    .I2(n5883_19),
    .I3(n5883_11) 
);
defparam n5883_s4.INIT=16'h0700;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_21),
    .I1(n5876_8),
    .I2(n5883_12),
    .I3(n5883_17) 
);
defparam n5883_s5.INIT=16'h0700;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_17),
    .I1(n5884_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s4.INIT=16'h3FF5;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_25),
    .I1(n5884_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s5.INIT=16'hF53F;
  LUT3 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_25),
    .I1(n6188_8),
    .I2(n5884_19) 
);
defparam n5884_s7.INIT=8'h07;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_23),
    .I1(n6411_10),
    .I2(n5884_21),
    .I3(n6411_12) 
);
defparam n5884_s8.INIT=16'h0777;
  LUT3 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_18),
    .I1(n6409_11),
    .I2(n5885_20) 
);
defparam n5885_s5.INIT=8'h07;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(n5885_22),
    .I1(n6411_12),
    .I2(n5885_26),
    .I3(n6188_8) 
);
defparam n5885_s6.INIT=16'h0777;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_18),
    .I1(n5885_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s7.INIT=16'h0C0A;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_26),
    .I1(n5885_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s8.INIT=16'hCA00;
  LUT3 n5885_s9 (
    .F(n5885_12),
    .I0(n115_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5885_s9.INIT=8'h70;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_18),
    .I1(n5886_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s4.INIT=16'h0C0A;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_26),
    .I1(n5886_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'hCA00;
  LUT3 n5886_s6 (
    .F(n5886_9),
    .I0(n116_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5886_s6.INIT=8'h70;
  LUT3 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_18),
    .I1(n6409_11),
    .I2(n5886_20) 
);
defparam n5886_s8.INIT=8'h07;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(n5886_22),
    .I1(n6411_12),
    .I2(n5886_26),
    .I3(n6188_8) 
);
defparam n5886_s9.INIT=16'h0777;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s4.INIT=16'hCACC;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(n5888_7),
    .I3(n5887_11) 
);
defparam n5887_s5.INIT=16'h00F1;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_17),
    .I1(n6411_10),
    .I2(n5887_13),
    .I3(n6411_12) 
);
defparam n5887_s6.INIT=16'h0777;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_17),
    .I1(ff_cache3_address_16_15),
    .I2(n5887_14),
    .I3(n5887_15) 
);
defparam n5887_s7.INIT=16'h0007;
  LUT2 n5888_s4 (
    .F(n5888_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5888_s4.INIT=4'h6;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_21),
    .I1(n6409_11),
    .I2(n5888_13),
    .I3(n5888_14) 
);
defparam n5888_s5.INIT=16'h0700;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_13),
    .I3(n5876_8) 
);
defparam n5888_s6.INIT=16'h5300;
  LUT3 n5888_s8 (
    .F(n5888_11),
    .I0(n118_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5888_s8.INIT=8'h70;
  LUT3 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_22),
    .I1(n6411_12),
    .I2(n5889_20) 
);
defparam n5889_s5.INIT=8'h07;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_18),
    .I1(n6409_11),
    .I2(n5889_24),
    .I3(n6411_10) 
);
defparam n5889_s6.INIT=16'h0777;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_18),
    .I1(n5889_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s7.INIT=16'h0C0A;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_26),
    .I1(n5889_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s8.INIT=16'hCA00;
  LUT3 n5889_s9 (
    .F(n5889_12),
    .I0(n119_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5889_s9.INIT=8'h70;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(n5888_7),
    .I3(n5890_13) 
);
defparam n5890_s5.INIT=16'h00F1;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(n5890_14),
    .I1(n6411_10),
    .I2(n5890_15),
    .I3(n6188_8) 
);
defparam n5890_s6.INIT=16'h0777;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_20),
    .I3(ff_cache0_already_read_12) 
);
defparam n5890_s7.INIT=16'h5300;
  LUT3 n5890_s9 (
    .F(n5890_12),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5890_s9.INIT=8'h70;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s4.INIT=16'hCACC;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(n5888_7),
    .I3(n5891_12) 
);
defparam n5891_s5.INIT=16'h00F1;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_18),
    .I1(n6411_10),
    .I2(n5891_14),
    .I3(n6411_12) 
);
defparam n5891_s6.INIT=16'h0777;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_18),
    .I1(ff_cache3_address_16_15),
    .I2(n5891_15),
    .I3(n5891_16) 
);
defparam n5891_s7.INIT=16'h0700;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_24),
    .I1(n6188_8),
    .I2(n5892_12),
    .I3(n5892_13) 
);
defparam n5892_s5.INIT=16'h7000;
  LUT3 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_24),
    .I1(n6411_10),
    .I2(n5893_20) 
);
defparam n5893_s5.INIT=8'h07;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_22),
    .I1(n6411_12),
    .I2(n5893_26),
    .I3(n6188_8) 
);
defparam n5893_s6.INIT=16'h0777;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_18),
    .I1(n5893_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s7.INIT=16'h0C0A;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_22),
    .I1(n5893_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5893_s8.INIT=16'hCA00;
  LUT3 n5893_s9 (
    .F(n5893_12),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5893_s9.INIT=8'h70;
  LUT3 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_24),
    .I1(n6411_10),
    .I2(n5894_20) 
);
defparam n5894_s5.INIT=8'h07;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_18),
    .I1(n6409_11),
    .I2(n5894_22),
    .I3(n6411_12) 
);
defparam n5894_s6.INIT=16'h0777;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_26),
    .I1(n5894_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s7.INIT=16'h3500;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_18),
    .I1(n5894_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s8.INIT=16'h0305;
  LUT3 n5894_s9 (
    .F(n5894_12),
    .I0(n124_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5894_s9.INIT=8'h70;
  LUT3 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_22),
    .I1(n6411_12),
    .I2(n5895_20) 
);
defparam n5895_s5.INIT=8'h07;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_18),
    .I1(n6409_11),
    .I2(n5895_24),
    .I3(n6411_10) 
);
defparam n5895_s6.INIT=16'h0777;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_18),
    .I1(n5895_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s7.INIT=16'h0305;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_26),
    .I1(n5895_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s8.INIT=16'h3500;
  LUT3 n5895_s9 (
    .F(n5895_12),
    .I0(n125_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5895_s9.INIT=8'h70;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_22),
    .I1(n5896_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s4.INIT=16'h0305;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_18),
    .I1(n5896_20),
    .I2(w_command_vram_wdata[1]),
    .I3(n5881_29) 
);
defparam n5896_s5.INIT=16'hEE0E;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5896_s6.INIT=16'hAC00;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5888_7),
    .I3(n5896_16) 
);
defparam n5896_s7.INIT=16'h00F1;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_22),
    .I1(n6409_11),
    .I2(n5896_24),
    .I3(n6411_12) 
);
defparam n5896_s8.INIT=16'h0777;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s3.INIT=16'hCACC;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_21),
    .I1(n6188_8),
    .I2(n5897_19),
    .I3(n5897_11) 
);
defparam n5897_s4.INIT=16'h0700;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_21),
    .I1(ff_cache2_address_16_15),
    .I2(n5897_12),
    .I3(n5897_17) 
);
defparam n5897_s5.INIT=16'h0700;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5879_21),
    .I1(n5898_10),
    .I2(n5881_29),
    .I3(n5898_11) 
);
defparam n5898_s10.INIT=16'h0777;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5898_15),
    .I1(n5898_16),
    .I2(n5898_17),
    .I3(n5898_18) 
);
defparam n5898_s11.INIT=16'h0100;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(n5879_13),
    .I3(n5899_17) 
);
defparam n5899_s9.INIT=16'h00F1;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n6695_13),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5899_18),
    .I3(n5899_19) 
);
defparam n5899_s10.INIT=16'h0007;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5879_21),
    .I1(n5899_16),
    .I2(n5881_29),
    .I3(n5899_15) 
);
defparam n5899_s11.INIT=16'h0777;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s12.INIT=16'h5300;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s13.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(n5879_13),
    .I3(n5900_17) 
);
defparam n5900_s9.INIT=16'h00F1;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n6695_13),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5900_18),
    .I3(n5900_19) 
);
defparam n5900_s10.INIT=16'h0007;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5879_21),
    .I1(n5900_16),
    .I2(n5881_29),
    .I3(n5900_15) 
);
defparam n5900_s11.INIT=16'h0777;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s12.INIT=16'h5300;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s13.INIT=16'h0503;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5879_21),
    .I1(n5901_10),
    .I2(n5881_29),
    .I3(n5901_11) 
);
defparam n5901_s10.INIT=16'h0777;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5901_17),
    .I3(n5901_18) 
);
defparam n5901_s11.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(w_command_vram_rdata_en),
    .I1(n5876_8),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_already_read_s8.INIT=16'h008F;
  LUT2 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache_vram_write),
    .I1(n6693_15) 
);
defparam ff_cache2_already_read_s7.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_16),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(n6693_15),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h1F00;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_15) 
);
defparam n6693_s10.INIT=16'hF100;
  LUT2 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_cache0_address_15_17),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s7.INIT=4'h4;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(n1350_4),
    .I1(ff_cache0_address_15_21),
    .I2(ff_cache1_already_read_9),
    .I3(n5625_9) 
);
defparam ff_cache0_data_31_s7.INIT=16'h00EF;
  LUT2 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=4'h4;
  LUT4 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(n5876_8),
    .I1(ff_cache0_address_15_17),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=16'h7077;
  LUT2 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(n5891_11),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s9.INIT=4'h4;
  LUT2 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_address_16_s10.INIT=4'h4;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_16),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_address_16_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s11.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5851_21),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(n69_3),
    .I1(ff_cache3_address_16_15),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_14),
    .I3(n5643_9) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_12) 
);
defparam ff_cache1_data_en_s6.INIT=8'hE0;
  LUT2 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_16),
    .I1(n5643_14) 
);
defparam ff_cache3_data_mask_3_s9.INIT=4'h4;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_vram_address_16_15),
    .I3(ff_vram_address_16_20) 
);
defparam ff_vram_valid_s7.INIT=16'hEF00;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_pulse1),
    .I2(ff_cache_flush_start),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s8.INIT=16'h0700;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_mask_3_18),
    .I1(ff_cache1_already_read_12),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h0B;
  LUT3 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_data_mask_3_17),
    .I1(n5284_7),
    .I2(ff_cache2_data_mask_3_22) 
);
defparam ff_cache2_data_mask_3_s11.INIT=8'hE0;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n5868_11),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n6695_s8.INIT=8'h40;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n6695_15),
    .I1(n6695_16),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam n6695_s9.INIT=16'hE000;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n5851_21),
    .I1(n6411_10),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5850_s8.INIT=16'h0777;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5851_s14.INIT=16'hAC00;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5851_s15.INIT=16'hAC00;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(n6695_13),
    .I1(ff_cache0_address[16]),
    .I2(n5879_13),
    .I3(w_command_vram_address[16]) 
);
defparam n5851_s16.INIT=16'h7077;
  LUT2 n5851_s17 (
    .F(n5851_20),
    .I0(n5868_11),
    .I1(ff_cache0_data_en) 
);
defparam n5851_s17.INIT=4'h4;
  LUT2 n5851_s18 (
    .F(n5851_21),
    .I0(n5869_11),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s18.INIT=4'h4;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5852_s9.INIT=16'hAC00;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n6695_13),
    .I1(ff_cache0_address[15]),
    .I2(n5879_13),
    .I3(w_command_vram_address[15]) 
);
defparam n5852_s12.INIT=16'h7077;
  LUT2 n5853_s9 (
    .F(n5853_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[14]) 
);
defparam n5853_s9.INIT=4'h4;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_15),
    .I1(n6411_10),
    .I2(n5853_16),
    .I3(n6188_8) 
);
defparam n5853_s10.INIT=16'h0777;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5853_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[14]),
    .I3(n6695_13) 
);
defparam n5853_s11.INIT=16'h0777;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5854_s9.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(n6695_13),
    .I1(ff_cache0_address[13]),
    .I2(n5879_13),
    .I3(w_command_vram_address[13]) 
);
defparam n5854_s12.INIT=16'h7077;
  LUT2 n5855_s9 (
    .F(n5855_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[12]) 
);
defparam n5855_s9.INIT=4'h4;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5855_15),
    .I1(n6411_10),
    .I2(n5855_16),
    .I3(n6188_8) 
);
defparam n5855_s10.INIT=16'h0777;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n5855_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[12]),
    .I3(n6695_13) 
);
defparam n5855_s11.INIT=16'h0777;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n6695_13),
    .I1(ff_cache0_address[11]),
    .I2(n5879_13),
    .I3(w_command_vram_address[11]) 
);
defparam n5856_s12.INIT=16'h7077;
  LUT2 n5857_s9 (
    .F(n5857_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[10]) 
);
defparam n5857_s9.INIT=4'h4;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5857_15),
    .I1(n6411_10),
    .I2(n5857_16),
    .I3(n6188_8) 
);
defparam n5857_s10.INIT=16'h0777;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n5857_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[10]),
    .I3(n6695_13) 
);
defparam n5857_s11.INIT=16'h0777;
  LUT2 n5858_s9 (
    .F(n5858_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[9]) 
);
defparam n5858_s9.INIT=4'h4;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5858_15),
    .I1(n6411_10),
    .I2(n5858_16),
    .I3(n6188_8) 
);
defparam n5858_s10.INIT=16'h0777;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n5858_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[9]),
    .I3(n6695_13) 
);
defparam n5858_s11.INIT=16'h0777;
  LUT2 n5859_s9 (
    .F(n5859_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[8]) 
);
defparam n5859_s9.INIT=4'h4;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5859_15),
    .I1(n6411_10),
    .I2(n5859_16),
    .I3(n6188_8) 
);
defparam n5859_s10.INIT=16'h0777;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(n5859_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[8]),
    .I3(n6695_13) 
);
defparam n5859_s11.INIT=16'h0777;
  LUT2 n5860_s9 (
    .F(n5860_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[7]) 
);
defparam n5860_s9.INIT=4'h4;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5860_15),
    .I1(n6411_10),
    .I2(n5860_16),
    .I3(n6188_8) 
);
defparam n5860_s10.INIT=16'h0777;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(n5860_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[7]),
    .I3(n6695_13) 
);
defparam n5860_s11.INIT=16'h0777;
  LUT2 n5861_s9 (
    .F(n5861_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[6]) 
);
defparam n5861_s9.INIT=4'h4;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(n5861_15),
    .I1(n6411_10),
    .I2(n5861_16),
    .I3(n6188_8) 
);
defparam n5861_s10.INIT=16'h0777;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5861_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[6]),
    .I3(n6695_13) 
);
defparam n5861_s11.INIT=16'h0777;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(n6695_13),
    .I1(ff_cache0_address[5]),
    .I2(n5879_13),
    .I3(w_command_vram_address[5]) 
);
defparam n5862_s12.INIT=16'h7077;
  LUT2 n5863_s9 (
    .F(n5863_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[4]) 
);
defparam n5863_s9.INIT=4'h4;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5863_15),
    .I1(n6411_10),
    .I2(n5863_16),
    .I3(n6188_8) 
);
defparam n5863_s10.INIT=16'h0777;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(n5863_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[4]),
    .I3(n6695_13) 
);
defparam n5863_s11.INIT=16'h0777;
  LUT2 n5864_s9 (
    .F(n5864_12),
    .I0(n5879_13),
    .I1(w_command_vram_address[3]) 
);
defparam n5864_s9.INIT=4'h4;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_15),
    .I1(n6411_10),
    .I2(n5864_16),
    .I3(n6188_8) 
);
defparam n5864_s10.INIT=16'h0777;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(n5864_17),
    .I1(n6411_12),
    .I2(ff_cache0_address[3]),
    .I3(n6695_13) 
);
defparam n5864_s11.INIT=16'h0777;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5865_s9.INIT=16'hAC00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n6695_13),
    .I1(ff_cache0_address[2]),
    .I2(n5879_13),
    .I3(w_command_vram_address[2]) 
);
defparam n5865_s12.INIT=16'h7077;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_20),
    .I3(n6409_11) 
);
defparam n5866_s9.INIT=16'hAC00;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s10.INIT=16'hCACC;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s11.INIT=16'hCACC;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_20),
    .I3(ff_cache0_already_read_12) 
);
defparam n5866_s12.INIT=16'hAC00;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(n5866_14),
    .I1(n5866_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s13.INIT=16'hCA00;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5868_s8.INIT=16'h8000;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5868_s9.INIT=16'hAC00;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s11.INIT=16'hCACC;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_address_16_15) 
);
defparam n5868_s12.INIT=16'hAC00;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(n5868_7),
    .I1(n5868_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s13.INIT=16'h0C0A;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5869_s8.INIT=16'h8000;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5869_s9.INIT=16'hAC00;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s10.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_address_16_15) 
);
defparam n5869_s12.INIT=16'hAC00;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(n5869_13),
    .I1(n5869_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s13.INIT=16'h3FF5;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s6.INIT=16'hCACC;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s7.INIT=16'hCACC;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s8.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(n5872_11),
    .I1(n6409_11),
    .I2(n5872_9),
    .I3(n6411_12) 
);
defparam n5872_s10.INIT=16'h0777;
  LUT3 n5872_s11 (
    .F(n5872_14),
    .I0(n5872_10),
    .I1(n6411_10),
    .I2(n5872_17) 
);
defparam n5872_s11.INIT=8'h07;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s6.INIT=16'hCACC;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5874_s7.INIT=16'hAC00;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s8.INIT=16'hCACC;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5874_s9.INIT=16'hAC00;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache2_address_16_14),
    .I1(n5851_21),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[23]) 
);
defparam n5874_s11.INIT=16'h3500;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_data[23]),
    .I2(ff_cache2_address_16_15),
    .I3(n5874_17) 
);
defparam n5874_s12.INIT=16'h008F;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(n5874_9),
    .I1(n5874_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s13.INIT=16'h0305;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_20),
    .I3(n6409_11) 
);
defparam n5875_s8.INIT=16'hAC00;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s9.INIT=16'hCACC;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s10.INIT=16'hCACC;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_20),
    .I3(ff_cache0_already_read_12) 
);
defparam n5875_s11.INIT=16'hAC00;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(n5875_13),
    .I1(n5875_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s12.INIT=16'hCA00;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5877_s8.INIT=16'hAC00;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s10.INIT=16'hCACC;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_address_16_15) 
);
defparam n5877_s11.INIT=16'hAC00;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(n5877_13),
    .I1(n5877_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s12.INIT=16'hCA00;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5868_11),
    .I1(ff_cache0_data_en),
    .I2(n6409_11),
    .I3(n5888_7) 
);
defparam n5879_s10.INIT=16'h4F00;
  LUT4 n5879_s15 (
    .F(n5879_18),
    .I0(n5851_20),
    .I1(ff_cache0_data[18]),
    .I2(n5879_19),
    .I3(ff_priority[0]) 
);
defparam n5879_s15.INIT=16'h0F77;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5880_s8.INIT=16'hAC00;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s9.INIT=16'hCACC;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_address_16_15) 
);
defparam n5880_s11.INIT=16'hAC00;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(n5880_12),
    .I1(n5880_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s12.INIT=16'h3FF5;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5881_s13.INIT=16'hAC00;
  LUT4 n5881_s14 (
    .F(n5881_17),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5881_s14.INIT=16'hAC00;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_20),
    .I3(n6409_11) 
);
defparam n5882_s10.INIT=16'hAC00;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s11.INIT=16'hCACC;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s12.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(n5882_15),
    .I1(n5882_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s13.INIT=16'h3500;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_14),
    .I1(n6409_11),
    .I2(n5883_15),
    .I3(n6188_8) 
);
defparam n5883_s8.INIT=16'h0777;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_15),
    .I1(n5883_6),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s9.INIT=16'hCA00;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5887_s8.INIT=16'hAC00;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s10.INIT=16'hCACC;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_address_16_15) 
);
defparam n5887_s11.INIT=16'hAC00;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(n5887_7),
    .I1(n5887_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s12.INIT=16'h0C0A;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5888_s10.INIT=16'hAC00;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(n5888_16),
    .I1(n6411_10),
    .I2(n5888_17),
    .I3(n6188_8) 
);
defparam n5888_s11.INIT=16'h0777;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(n5888_17),
    .I1(n5888_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s12.INIT=16'h3500;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_20),
    .I3(n6409_11) 
);
defparam n5890_s10.INIT=16'hAC00;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s11.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s12.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(n5890_15),
    .I1(n5890_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s13.INIT=16'h3500;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5891_s8.INIT=16'h8000;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_20),
    .I3(n6409_11) 
);
defparam n5891_s9.INIT=16'hAC00;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s11.INIT=16'hCACC;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_20),
    .I3(ff_cache0_already_read_12) 
);
defparam n5891_s12.INIT=16'hAC00;
  LUT4 n5891_s13 (
    .F(n5891_16),
    .I0(n5891_7),
    .I1(n5891_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s13.INIT=16'hF53F;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_14),
    .I1(n5892_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s7.INIT=16'h0C0A;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s8.INIT=16'hCACC;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(n5892_14),
    .I1(n6409_11),
    .I2(n5892_11),
    .I3(n6411_10) 
);
defparam n5892_s9.INIT=16'h0777;
  LUT3 n5892_s10 (
    .F(n5892_13),
    .I0(n5892_15),
    .I1(n6411_12),
    .I2(n5892_22) 
);
defparam n5892_s10.INIT=8'h07;
  LUT4 n5896_s13 (
    .F(n5896_16),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5896_s13.INIT=16'hAC00;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_14),
    .I1(n6409_11),
    .I2(n5897_15),
    .I3(n6411_12) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5897_15),
    .I1(n5897_6),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s9.INIT=16'hCA00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5898_s12.INIT=16'hAC00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT3 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5879_13) 
);
defparam n5898_s14.INIT=8'h0E;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5898_19),
    .I1(n6411_12),
    .I2(ff_cache0_data_mask[3]),
    .I3(n6695_13) 
);
defparam n5898_s15.INIT=16'h0777;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5899_s14.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5899_s15.INIT=16'hAC00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5899_s16.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache2_address_16_14),
    .I3(n6188_8) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5900_s15.INIT=16'hAC00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5900_s16.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_13),
    .I3(n6411_12) 
);
defparam n5901_s12.INIT=16'hAC00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_21),
    .I3(n6411_10) 
);
defparam n5901_s13.INIT=16'hAC00;
  LUT3 n5901_s14 (
    .F(n5901_17),
    .I0(n6695_13),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam n5901_s14.INIT=8'h07;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5901_19),
    .I1(n6188_8),
    .I2(n5879_13),
    .I3(w_command_vram_wdata_mask[0]) 
);
defparam n5901_s15.INIT=16'h7077;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache3_already_read),
    .I1(n592_9),
    .I2(n5643_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBB0F;
  LUT4 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s10.INIT=16'h8000;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_18),
    .I0(ff_cache1_address_16_12),
    .I1(n5876_8),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_31_19) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h7F00;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache2_address_16_15),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h007F;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5868_11),
    .I1(ff_cache1_address_16_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s10.INIT=16'h0C0A;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5891_11),
    .I1(n5869_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s11.INIT=16'hCA00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s12.INIT=16'hCACC;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s13.INIT=16'hCACC;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s14.INIT=16'hCACC;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s12.INIT=16'hCACC;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s13.INIT=16'hCACC;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s14.INIT=16'hCACC;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s12.INIT=16'hCACC;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s13.INIT=16'hCACC;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s14.INIT=16'hCACC;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s12.INIT=16'hCACC;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s13.INIT=16'hCACC;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s14.INIT=16'hCACC;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s12.INIT=16'hCACC;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s13.INIT=16'hCACC;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5859_s14.INIT=16'hCACC;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s12.INIT=16'hCACC;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5860_s13.INIT=16'hCACC;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s14.INIT=16'hCACC;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s12.INIT=16'hCACC;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5861_s13.INIT=16'hCACC;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s14.INIT=16'hCACC;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s12.INIT=16'hCACC;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s13.INIT=16'hCACC;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5863_s14.INIT=16'hCACC;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5864_s12.INIT=16'hCACC;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s13.INIT=16'hCACC;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s14.INIT=16'hCACC;
  LUT4 n5874_s14 (
    .F(n5874_17),
    .I0(n5869_11),
    .I1(ff_cache3_data[23]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_address_16_15) 
);
defparam n5874_s14.INIT=16'hBF00;
  LUT3 n5879_s16 (
    .F(n5879_19),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data[18]),
    .I2(ff_cache1_data_en) 
);
defparam n5879_s16.INIT=8'h40;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_17),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s11.INIT=16'hCACC;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s12.INIT=16'hCACC;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s11.INIT=16'hCACC;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s12.INIT=16'hCACC;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5898_s16.INIT=16'hCACC;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5901_s16.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(ff_cache1_already_read),
    .I1(n35_3),
    .I2(n508_9),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h1000;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_18),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_10),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s9.INIT=16'h01FF;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(ff_cache_vram_write),
    .I1(n6693_15),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s10.INIT=16'hF800;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_17),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache0_address_15_s11.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(n5284_7),
    .I3(ff_cache2_address_16_20) 
);
defparam ff_cache2_already_read_s11.INIT=16'h00F7;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_8),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'hEF00;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n6693_18),
    .I1(n6409_11),
    .I2(ff_start),
    .I3(n6693_13) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h0E00;
  LUT3 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_12),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s8.INIT=8'h01;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_12),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT3 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s11.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(ff_vram_wdata_31_10),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h007F;
  LUT3 n5851_s19 (
    .F(n5851_23),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15) 
);
defparam n5851_s19.INIT=8'h80;
  LUT3 ff_cache2_address_16_s12 (
    .F(ff_cache2_address_16_18),
    .I0(n5284_7),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15) 
);
defparam ff_cache2_address_16_s12.INIT=8'h40;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h20;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(n5851_21),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s14.INIT=16'h7000;
  LUT4 n5881_s15 (
    .F(n5881_19),
    .I0(n5851_21),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s15.INIT=16'h7000;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(n5892_11),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_29) 
);
defparam n5892_s14.INIT=16'h7F00;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_16),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(n5897_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_29) 
);
defparam n5897_s13.INIT=16'hFD00;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(n5883_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_29) 
);
defparam n5883_s13.INIT=16'hFD00;
  LUT4 ff_cache0_address_15_s12 (
    .F(ff_cache0_address_15_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5851_20),
    .I3(n6694_15) 
);
defparam ff_cache0_address_15_s12.INIT=16'hEF00;
  LUT4 n5888_s15 (
    .F(n5888_19),
    .I0(n5888_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5888_15) 
);
defparam n5888_s15.INIT=16'h00FE;
  LUT4 ff_cache0_address_15_s13 (
    .F(ff_cache0_address_15_21),
    .I0(ff_cache0_address_15_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s13.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=16'h0008;
  LUT4 n5890_s14 (
    .F(n5890_18),
    .I0(n5890_20),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5890_16) 
);
defparam n5890_s14.INIT=16'h00EF;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(n5882_20),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5882_16) 
);
defparam n5882_s14.INIT=16'h00EF;
  LUT4 n5896_s15 (
    .F(n5896_20),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_data[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s15.INIT=16'h0700;
  LUT4 n5881_s16 (
    .F(n5881_21),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_data[16]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s16.INIT=16'h0700;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(n5892_24),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5892_10) 
);
defparam n5892_s15.INIT=16'h00DF;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(n5876_28),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5867_29) 
);
defparam n5876_s14.INIT=16'hDF00;
  LUT4 ff_cache2_address_16_s13 (
    .F(ff_cache2_address_16_20),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_address_16_s13.INIT=16'h0800;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_20),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_14),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hB000;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(ff_cache1_already_read_9),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h7500;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0400;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_16),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0B00;
  LUT4 n5896_s16 (
    .F(n5896_22),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s16.INIT=16'hCACC;
  LUT4 n5895_s14 (
    .F(n5895_18),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_18),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_21),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s14.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_21),
    .I0(n5868_11),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_priority[0]) 
);
defparam n5879_s17.INIT=16'hF044;
  LUT4 n5878_s14 (
    .F(n5878_18),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5876_s15 (
    .F(n5876_20),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s15.INIT=16'hCACC;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s13.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5884_s13 (
    .F(n5884_17),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_23),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_18),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_19),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5868_11),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s16.INIT=16'hE00E;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5872_s13.INIT=16'hE00E;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s14.INIT=16'hE00E;
  LUT4 n5895_s15 (
    .F(n5895_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5895_s15.INIT=16'hE00E;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s15.INIT=16'hE00E;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s15.INIT=16'hE00E;
  LUT4 n5889_s15 (
    .F(n5889_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s15.INIT=16'hE00E;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s15.INIT=16'hE00E;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s15.INIT=16'hE00E;
  LUT4 n5884_s14 (
    .F(n5884_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5884_s14.INIT=16'hE00E;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s14.INIT=16'hE00E;
  LUT4 n5878_s15 (
    .F(n5878_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5878_s15.INIT=16'hE00E;
  LUT4 n5876_s16 (
    .F(n5876_22),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s16.INIT=16'hE00E;
  LUT4 n5874_s15 (
    .F(n5874_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s15.INIT=16'hE00E;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s14.INIT=16'hE00E;
  LUT4 n5871_s15 (
    .F(n5871_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s15.INIT=16'hE00E;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s15.INIT=16'hE00E;
  LUT4 n5867_s16 (
    .F(n5867_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s16.INIT=16'hE00E;
  LUT4 n5881_s18 (
    .F(n5881_25),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5881_s18.INIT=16'hE00E;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 n5896_s17 (
    .F(n5896_24),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s17.INIT=16'hCACC;
  LUT4 n5895_s16 (
    .F(n5895_22),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s16.INIT=16'hCACC;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s16.INIT=16'hCACC;
  LUT4 n5889_s16 (
    .F(n5889_22),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s16.INIT=16'hCACC;
  LUT4 n5886_s16 (
    .F(n5886_22),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s16.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_21),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s15.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_21),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5881_s19 (
    .F(n5881_27),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s19.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_17),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s13.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_22),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s16.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_22),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_18),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5867_s17 (
    .F(n5867_23),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s17.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_20),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5876_s17 (
    .F(n5876_24),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s17.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5895_s17 (
    .F(n5895_24),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s17.INIT=16'hCACC;
  LUT4 n5894_s17 (
    .F(n5894_24),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s17.INIT=16'hCACC;
  LUT4 n5893_s17 (
    .F(n5893_24),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s17.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_18),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5889_s17 (
    .F(n5889_24),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s17.INIT=16'hCACC;
  LUT4 n5887_s13 (
    .F(n5887_17),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s13.INIT=16'hCACC;
  LUT4 n5884_s16 (
    .F(n5884_23),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s16.INIT=16'hCACC;
  LUT4 n5881_s20 (
    .F(n5881_29),
    .I0(ff_cache2_address_16_14),
    .I1(n5869_11),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5881_s20.INIT=16'h30AA;
  LUT4 n5879_s18 (
    .F(n5879_23),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s18.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_24),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_24),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5867_s18 (
    .F(n5867_25),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s18.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_24),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_24),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5878_s17 (
    .F(n5878_24),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s17.INIT=16'hCACC;
  LUT4 n5876_s18 (
    .F(n5876_26),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s18.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_23),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5869_11),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT3 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_8) 
);
defparam ff_vram_address_16_s14.INIT=8'h70;
  LUT4 n5867_s19 (
    .F(n5867_27),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5867_s19.INIT=16'h0777;
  LUT4 n5900_s17 (
    .F(n5900_21),
    .I0(n5900_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5900_11) 
);
defparam n5900_s17.INIT=16'h00EA;
  LUT4 n5899_s17 (
    .F(n5899_21),
    .I0(n5899_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5899_11) 
);
defparam n5899_s17.INIT=16'h00EA;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_22),
    .I0(ff_cache2_address_16_20),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0001;
  LUT4 n5879_s19 (
    .F(n5879_25),
    .I0(w_command_vram_wdata[18]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s19.INIT=16'h5554;
  LUT4 n5867_s20 (
    .F(n5867_29),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s20.INIT=16'h0001;
  LUT4 n5643_s7 (
    .F(n5643_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_address_15_23) 
);
defparam n5643_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_21),
    .I0(ff_cache0_address_15_13),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h0001;
  LUT4 n6693_s11 (
    .F(n6693_18),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s11.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5893_s18 (
    .F(n5893_26),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s18.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_24),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5886_s18 (
    .F(n5886_26),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s18.INIT=16'hCACC;
  LUT4 n5885_s18 (
    .F(n5885_26),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s18.INIT=16'hCACC;
  LUT4 n5884_s17 (
    .F(n5884_25),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s17.INIT=16'hCACC;
  LUT4 n5879_s20 (
    .F(n5879_27),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s20.INIT=16'hCACC;
  LUT4 n5878_s18 (
    .F(n5878_26),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s18.INIT=16'hCACC;
  LUT4 n5876_s19 (
    .F(n5876_28),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s19.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_25),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5872_s14 (
    .F(n5872_19),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s14.INIT=16'hCACC;
  LUT4 n5871_s18 (
    .F(n5871_26),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s18.INIT=16'hCACC;
  LUT4 n5870_s18 (
    .F(n5870_26),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5867_s21 (
    .F(n5867_31),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s21.INIT=16'hCACC;
  LUT4 n5895_s18 (
    .F(n5895_26),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s18.INIT=16'hCACC;
  LUT4 n5894_s18 (
    .F(n5894_26),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s18.INIT=16'hCACC;
  LUT4 n5889_s18 (
    .F(n5889_26),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s18.INIT=16'hCACC;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5866_s14 (
    .F(n5866_18),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5891_11),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s14.INIT=16'hCACC;
  LUT4 n5850_s9 (
    .F(n5850_15),
    .I0(n6188_8),
    .I1(n5891_11),
    .I2(ff_cache2_data_en),
    .I3(n5850_13) 
);
defparam n5850_s9.INIT=16'hDF00;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n6693_18) 
);
defparam ff_cache2_data_en_s6.INIT=16'h00BF;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s14 (
    .F(ff_cache0_address_15_23),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s14.INIT=16'h1000;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'h3F40;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_start),
    .I1(n6693_18),
    .I2(n6411_10),
    .I3(n6693_13) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h5400;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_vram_wdata_31_8),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h0001;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_data_31_19),
    .I1(ff_start),
    .I2(n6693_13),
    .I3(n6693_18) 
);
defparam ff_cache1_data_31_s14.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_start),
    .I2(n6693_13),
    .I3(n6693_18) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'h1000;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_18),
    .I0(ff_start),
    .I1(n6693_13),
    .I2(n6693_18),
    .I3(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s11.INIT=16'h4000;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_17),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_14),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_21),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_21),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_18),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s13 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n1061_20,
  w_4colors_mode_5,
  w_vram_interleave,
  n959_44,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_color_latched,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_16_5,
  w_next_0_4,
  w_address_s_16_6,
  w_address_s_6_10,
  w_next_0_6,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n1061_20;
input w_4colors_mode_5;
input w_vram_interleave;
input n959_44;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output ff_color_latched;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_16_5;
output w_next_0_4;
output w_address_s_16_6;
output w_address_s_6_10;
output w_next_0_6;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1430_6;
wire n1430_7;
wire n1431_6;
wire n1431_7;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n1013_3;
wire n1015_3;
wire n1016_3;
wire n1018_3;
wire n1020_3;
wire n1021_3;
wire n1054_4;
wire n1056_4;
wire n1143_3;
wire n1144_3;
wire n1145_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1278_3;
wire n1296_3;
wire n1297_3;
wire n1298_3;
wire n1299_3;
wire n1300_3;
wire n1301_3;
wire n1302_3;
wire n1303_3;
wire n1890_9;
wire n1891_8;
wire n1892_9;
wire n1799_91;
wire n1821_95;
wire n1822_93;
wire ff_sx_9_8;
wire ff_color_latched_8;
wire ff_command_execute_6;
wire n1884_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1820_105;
wire n1817_117;
wire n1815_112;
wire n1772_151;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1200_7;
wire n1199_7;
wire n306_7;
wire n1780_93;
wire n1779_92;
wire n1778_90;
wire n1777_90;
wire n1776_90;
wire n1775_90;
wire n1774_90;
wire n1773_92;
wire n1888_12;
wire n1887_13;
wire n1886_13;
wire n1885_12;
wire n1884_10;
wire n1883_13;
wire n1818_114;
wire n1816_106;
wire n1351_9;
wire ff_xsel_1_12;
wire ff_border_detect_6;
wire n1819_126;
wire n1790_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire w_next_0_5;
wire n64_5;
wire n2443_4;
wire n307_4;
wire n307_5;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n349_4;
wire n633_7;
wire n668_4;
wire n2690_4;
wire n1013_4;
wire n1013_5;
wire n1013_6;
wire n1014_4;
wire n1014_5;
wire n1015_5;
wire n1015_6;
wire n1016_4;
wire n1016_5;
wire n1017_5;
wire n1018_4;
wire n1018_5;
wire n1018_6;
wire n1019_4;
wire n1019_5;
wire n1020_4;
wire n1021_4;
wire n1021_5;
wire n1054_5;
wire n1144_4;
wire n1146_4;
wire n1147_4;
wire n1148_4;
wire n1150_4;
wire n1201_4;
wire n1202_4;
wire n1203_4;
wire n1204_4;
wire n1205_4;
wire n1206_4;
wire n1207_4;
wire n1208_4;
wire n1278_4;
wire n1889_9;
wire n1889_10;
wire n1889_11;
wire n1890_10;
wire n1890_11;
wire n1890_12;
wire n1891_9;
wire n1891_10;
wire n1891_11;
wire n1892_10;
wire n1892_11;
wire n1892_12;
wire n1799_92;
wire n1799_93;
wire ff_sx_9_9;
wire ff_sx_9_10;
wire ff_color_latched_9;
wire n1884_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_state_5_12;
wire ff_state_5_14;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_13;
wire ff_cache_vram_valid_16;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_cache_vram_write_17;
wire n1815_114;
wire n1815_115;
wire n1447_8;
wire n1446_8;
wire n1445_8;
wire n1444_8;
wire n1200_8;
wire n306_8;
wire n1780_95;
wire n1779_94;
wire n1778_91;
wire n1778_92;
wire n1777_91;
wire n1777_93;
wire n1776_91;
wire n1775_91;
wire n1774_91;
wire n1774_92;
wire n1774_93;
wire n1773_93;
wire n1773_94;
wire n1773_95;
wire n1888_13;
wire n1888_14;
wire n1888_15;
wire n1888_16;
wire n1887_14;
wire n1887_16;
wire n1887_17;
wire n1886_14;
wire n1885_13;
wire n1885_14;
wire n1884_12;
wire n1883_14;
wire n1883_15;
wire n1816_107;
wire ff_xsel_1_13;
wire ff_state_0_13;
wire n1819_127;
wire n1790_97;
wire n307_8;
wire n349_5;
wire n668_5;
wire n1013_7;
wire n1013_8;
wire n1013_10;
wire n1015_7;
wire n1015_8;
wire n1015_9;
wire n1016_6;
wire n1017_6;
wire n1018_7;
wire n1018_8;
wire n1019_6;
wire n1020_6;
wire n1020_7;
wire n1021_6;
wire n1021_7;
wire n1054_6;
wire n1143_5;
wire n1145_5;
wire n1889_12;
wire n1889_13;
wire n1889_14;
wire n1889_15;
wire n1890_13;
wire n1890_14;
wire n1890_15;
wire n1890_16;
wire n1890_17;
wire n1890_18;
wire n1891_12;
wire n1891_13;
wire n1891_16;
wire n1891_17;
wire n1891_18;
wire n1891_19;
wire n1892_13;
wire n1892_14;
wire n1892_15;
wire n1892_17;
wire n1892_18;
wire n1892_19;
wire n1821_97;
wire ff_color_latched_11;
wire ff_color_latched_12;
wire n1884_14;
wire ff_source_7_9;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_cache_vram_wdata_7_17;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire ff_state_5_19;
wire ff_cache_flush_start_14;
wire ff_cache_vram_valid_17;
wire ff_cache_vram_valid_18;
wire ff_cache_vram_valid_19;
wire ff_count_valid_15;
wire ff_count_valid_16;
wire n1817_120;
wire n1815_116;
wire n1447_9;
wire n1446_9;
wire n1200_9;
wire n1200_10;
wire n1200_11;
wire n1780_96;
wire n1780_97;
wire n1779_95;
wire n1779_96;
wire n1778_93;
wire n1778_94;
wire n1778_95;
wire n1778_96;
wire n1777_94;
wire n1777_95;
wire n1777_96;
wire n1776_92;
wire n1776_93;
wire n1776_94;
wire n1775_92;
wire n1775_93;
wire n1775_94;
wire n1774_94;
wire n1774_95;
wire n1774_96;
wire n1773_96;
wire n1773_97;
wire n1773_98;
wire n1773_99;
wire n1773_100;
wire n1888_17;
wire n1888_18;
wire n1888_19;
wire n1887_18;
wire n1887_19;
wire n1885_15;
wire n1884_15;
wire n1884_16;
wire n1818_116;
wire n307_9;
wire n307_10;
wire n307_12;
wire n1013_11;
wire n1020_8;
wire n1021_8;
wire n1054_7;
wire n1889_18;
wire n1889_19;
wire n1889_20;
wire n1889_21;
wire n1889_22;
wire n1890_19;
wire n1891_20;
wire n1891_21;
wire ff_cache_flush_start_16;
wire ff_count_valid_17;
wire n1780_99;
wire n1780_100;
wire n1780_101;
wire n1780_102;
wire n1779_98;
wire n1778_98;
wire n1777_97;
wire n1777_98;
wire n1776_95;
wire n1776_97;
wire n1776_98;
wire n1775_95;
wire n1775_96;
wire n1775_97;
wire n1774_97;
wire n1774_98;
wire n1774_100;
wire n1773_101;
wire n1773_103;
wire n1773_104;
wire n1888_20;
wire n1887_20;
wire n1884_17;
wire n1884_18;
wire n1884_19;
wire n1884_20;
wire n1889_25;
wire n1889_26;
wire ff_cache_flush_start_17;
wire ff_cache_flush_start_18;
wire n1780_103;
wire n1780_104;
wire n1780_105;
wire n1780_106;
wire n1779_99;
wire n1778_99;
wire n1778_100;
wire n1777_99;
wire n1775_98;
wire n1889_27;
wire n1889_28;
wire n1889_29;
wire n1013_13;
wire n1014_10;
wire n1145_7;
wire n1149_6;
wire n1440_9;
wire n1441_9;
wire n1442_9;
wire n1443_9;
wire n1818_118;
wire n1884_22;
wire n1772_154;
wire ff_next_state_5_15;
wire ff_state_0_15;
wire n1014_12;
wire n1143_7;
wire n1886_17;
wire n1815_118;
wire n1889_33;
wire n307_14;
wire ff_border_detect_9;
wire n1278_8;
wire n2559_5;
wire ff_cache_vram_address_16_13;
wire n1889_35;
wire n1817_122;
wire n1780_108;
wire ff_color_latched_14;
wire n307_16;
wire n2798_5;
wire n2558_5;
wire n1391_5;
wire n2691_5;
wire n2444_5;
wire ff_nx_8_10;
wire n1889_37;
wire n1891_25;
wire ff_state_5_21;
wire ff_cache_vram_wdata_7_20;
wire n2690_6;
wire n2443_6;
wire n1889_39;
wire ff_cache_flush_start_20;
wire ff_source_7_12;
wire ff_cache_vram_write_19;
wire n1773_106;
wire n1774_102;
wire n1776_100;
wire n1778_102;
wire n1779_101;
wire n1882_7;
wire n1881_7;
wire n1880_7;
wire n1879_7;
wire n1878_7;
wire n1877_7;
wire n1876_7;
wire n1875_9;
wire n1819_130;
wire n1779_103;
wire n1780_110;
wire n1817_124;
wire ff_next_state_0_14;
wire n1821_99;
wire ff_state_5_23;
wire n1887_24;
wire n1883_18;
wire ff_cache_vram_valid_23;
wire n1889_41;
wire n1015_11;
wire n1278_12;
wire ff_cache_vram_valid_25;
wire ff_source_7_14;
wire n1892_21;
wire n1891_27;
wire n1799_96;
wire n1806_93;
wire n1805_93;
wire n1804_93;
wire n1803_93;
wire n1802_93;
wire n1801_93;
wire n1800_93;
wire n1020_10;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire w_address_d_0_10;
wire n1777_101;
wire n1448_10;
wire ff_read_pixel_7_15;
wire n1449_10;
wire n1450_10;
wire n1451_10;
wire n1452_10;
wire n1453_10;
wire n1454_10;
wire n1455_10;
wire n1019_8;
wire n1017_8;
wire n1014_14;
wire n1017_10;
wire ff_next_state_5_17;
wire n307_21;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1178_1;
wire n1178_2;
wire n1177_1;
wire n1177_2;
wire n1176_1;
wire n1176_2;
wire n1175_1;
wire n1175_2;
wire n1174_1;
wire n1174_2;
wire n1173_1;
wire n1173_2;
wire n1172_1;
wire n1172_2;
wire n1171_1;
wire n1171_2;
wire n1170_1;
wire n1170_2;
wire n1169_1;
wire n1169_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1259_9;
wire n985_2;
wire n985_3;
wire n984_2;
wire n984_3;
wire n983_2;
wire n983_3;
wire n982_2;
wire n982_3;
wire n981_2;
wire n981_3;
wire n980_2;
wire n980_3;
wire n979_2;
wire n979_3;
wire n978_2;
wire n978_3;
wire n977_2;
wire n977_0_COUT;
wire n1605_1_SUM;
wire n1605_3;
wire n1606_1_SUM;
wire n1606_3;
wire n1607_1_SUM;
wire n1607_3;
wire n1608_1_SUM;
wire n1608_3;
wire n1609_1_SUM;
wire n1609_3;
wire n1610_1_SUM;
wire n1610_3;
wire n1611_1_SUM;
wire n1611_3;
wire n1612_1_SUM;
wire n1612_3;
wire n1430_9;
wire n1431_9;
wire n1790_94;
wire n1791_91;
wire n1792_91;
wire n1793_91;
wire n1794_91;
wire n1795_91;
wire n1796_91;
wire n1797_91;
wire n1798_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1790_s93 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s93.INIT=8'hCA;
  LUT3 n1791_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s88.INIT=8'hCA;
  LUT3 n1792_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s88.INIT=8'hCA;
  LUT3 n1793_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s88.INIT=8'hCA;
  LUT3 n1794_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s88.INIT=8'hCA;
  LUT3 n1795_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s88.INIT=8'hCA;
  LUT3 n1796_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s88.INIT=8'hCA;
  LUT3 n1797_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s88.INIT=8'hCA;
  LUT3 n1798_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1798_s88.INIT=8'hCA;
  LUT3 n1790_s94 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s94.INIT=8'hCA;
  LUT3 n1791_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s89.INIT=8'hCA;
  LUT3 n1792_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s89.INIT=8'hCA;
  LUT3 n1793_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s89.INIT=8'hCA;
  LUT3 n1794_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s89.INIT=8'hCA;
  LUT3 n1795_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s89.INIT=8'hCA;
  LUT3 n1796_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s89.INIT=8'hCA;
  LUT3 n1797_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s89.INIT=8'hCA;
  LUT3 n1798_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1798_s89.INIT=8'hCA;
  LUT3 n1430_s6 (
    .F(n1430_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s6.INIT=8'hCA;
  LUT3 n1430_s7 (
    .F(n1430_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1430_s7.INIT=8'hCA;
  LUT3 n1431_s6 (
    .F(n1431_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s6.INIT=8'hCA;
  LUT3 n1431_s7 (
    .F(n1431_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1431_s7.INIT=8'hCA;
  LUT3 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(w_next_sx[8]),
    .I2(n307_5) 
);
defparam n307_s0.INIT=8'hCA;
  LUT3 n308_s0 (
    .F(n308_3),
    .I0(n308_4),
    .I1(w_next_sx[7]),
    .I2(n307_5) 
);
defparam n308_s0.INIT=8'hC5;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(w_next_sx[6]),
    .I2(n307_5) 
);
defparam n309_s0.INIT=8'hCA;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(w_next_sx[5]),
    .I2(n307_5) 
);
defparam n310_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(w_next_sx[4]),
    .I2(n307_5) 
);
defparam n311_s0.INIT=8'hCA;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(w_next_sx[3]),
    .I2(n307_5) 
);
defparam n312_s0.INIT=8'hCA;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_next_sx[2]),
    .I2(n307_5) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_next_sx[1]),
    .I2(n307_5) 
);
defparam n314_s0.INIT=8'hCA;
  LUT3 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(w_next_sx[0]),
    .I2(n307_5) 
);
defparam n315_s0.INIT=8'hCA;
  LUT3 n349_s0 (
    .F(n349_3),
    .I0(n2443_4),
    .I1(n1656_4),
    .I2(n349_4) 
);
defparam n349_s0.INIT=8'hF8;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(n2443_4),
    .I1(n1646_4),
    .I2(n349_4) 
);
defparam n357_s0.INIT=8'hF8;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n633_s3 (
    .F(n633_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n633_7) 
);
defparam n633_s3.INIT=8'hCA;
  LUT3 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_7) 
);
defparam n634_s3.INIT=8'hAC;
  LUT3 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_7) 
);
defparam n635_s3.INIT=8'hAC;
  LUT3 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_7) 
);
defparam n636_s3.INIT=8'hAC;
  LUT3 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_7) 
);
defparam n637_s3.INIT=8'hAC;
  LUT3 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_7) 
);
defparam n638_s3.INIT=8'hAC;
  LUT3 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_7) 
);
defparam n639_s3.INIT=8'hAC;
  LUT3 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_7) 
);
defparam n640_s3.INIT=8'hAC;
  LUT3 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_7) 
);
defparam n641_s3.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2443_4),
    .I1(n1686_4),
    .I2(n668_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n2443_4),
    .I1(n1680_4),
    .I2(n668_4) 
);
defparam n676_s0.INIT=8'hF8;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT4 n1013_s0 (
    .F(n1013_3),
    .I0(n1013_4),
    .I1(n1013_5),
    .I2(n1013_6),
    .I3(ff_start) 
);
defparam n1013_s0.INIT=16'hF0EE;
  LUT4 n1015_s0 (
    .F(n1015_3),
    .I0(n1015_11),
    .I1(n1015_5),
    .I2(ff_start),
    .I3(n1015_6) 
);
defparam n1015_s0.INIT=16'h03FB;
  LUT4 n1016_s0 (
    .F(n1016_3),
    .I0(n1015_11),
    .I1(n1016_4),
    .I2(ff_start),
    .I3(n1016_5) 
);
defparam n1016_s0.INIT=16'h3730;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(n1018_5),
    .I2(n1018_6),
    .I3(ff_start) 
);
defparam n1018_s0.INIT=16'h0F11;
  LUT3 n1020_s0 (
    .F(n1020_3),
    .I0(n1020_4),
    .I1(n1020_10),
    .I2(ff_start) 
);
defparam n1020_s0.INIT=8'hCA;
  LUT3 n1021_s0 (
    .F(n1021_3),
    .I0(n1021_4),
    .I1(n1021_5),
    .I2(ff_start) 
);
defparam n1021_s0.INIT=8'h35;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(n2690_4),
    .I1(n1656_4),
    .I2(n1054_5) 
);
defparam n1054_s1.INIT=8'hF8;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(n2690_4),
    .I1(n1646_4),
    .I2(n1054_5) 
);
defparam n1056_s1.INIT=8'hF8;
  LUT3 n1143_s0 (
    .F(n1143_3),
    .I0(n1143_7),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1143_s0.INIT=8'hC5;
  LUT3 n1144_s0 (
    .F(n1144_3),
    .I0(n1144_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1144_s0.INIT=8'hC5;
  LUT4 n1145_s0 (
    .F(n1145_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1145_7),
    .I3(w_register_write) 
);
defparam n1145_s0.INIT=16'hAA3C;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(n1146_4),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1146_s0.INIT=8'hCA;
  LUT4 n1147_s0 (
    .F(n1147_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1147_4),
    .I3(w_register_write) 
);
defparam n1147_s0.INIT=16'hAA3C;
  LUT4 n1148_s0 (
    .F(n1148_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1148_4),
    .I3(w_register_write) 
);
defparam n1148_s0.INIT=16'hAA3C;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(n1149_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1149_s0.INIT=8'hC5;
  LUT4 n1150_s0 (
    .F(n1150_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1150_4),
    .I3(w_register_write) 
);
defparam n1150_s0.INIT=16'hAA3C;
  LUT4 n1151_s0 (
    .F(n1151_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1151_s0.INIT=16'hAAC3;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1152_s0.INIT=8'hC5;
  LUT3 n1201_s0 (
    .F(n1201_3),
    .I0(n1201_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1201_s0.INIT=8'hCA;
  LUT3 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1202_s0.INIT=8'hCA;
  LUT3 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1203_s0.INIT=8'hCA;
  LUT3 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1204_s0.INIT=8'hCA;
  LUT3 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1205_s0.INIT=8'hCA;
  LUT3 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1206_s0.INIT=8'hCA;
  LUT3 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1207_s0.INIT=8'hCA;
  LUT3 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1208_s0.INIT=8'hCA;
  LUT4 n1278_s0 (
    .F(n1278_3),
    .I0(w_register_write),
    .I1(n1278_4),
    .I2(ff_state[5]),
    .I3(n1278_8) 
);
defparam n1278_s0.INIT=16'hFF40;
  LUT3 n1296_s0 (
    .F(n1296_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1296_s0.INIT=8'hCA;
  LUT3 n1297_s0 (
    .F(n1297_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1297_s0.INIT=8'hCA;
  LUT3 n1298_s0 (
    .F(n1298_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1298_s0.INIT=8'hCA;
  LUT3 n1299_s0 (
    .F(n1299_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1299_s0.INIT=8'hCA;
  LUT3 n1300_s0 (
    .F(n1300_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1300_s0.INIT=8'hCA;
  LUT3 n1301_s0 (
    .F(n1301_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1301_s0.INIT=8'hCA;
  LUT3 n1302_s0 (
    .F(n1302_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1302_s0.INIT=8'hCA;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT3 n1890_s6 (
    .F(n1890_9),
    .I0(n1890_10),
    .I1(n1890_11),
    .I2(n1890_12) 
);
defparam n1890_s6.INIT=8'h01;
  LUT4 n1891_s5 (
    .F(n1891_8),
    .I0(n1891_9),
    .I1(n1891_10),
    .I2(n1889_10),
    .I3(n1891_11) 
);
defparam n1891_s5.INIT=16'h8F00;
  LUT4 n1892_s6 (
    .F(n1892_9),
    .I0(n1892_10),
    .I1(n1892_11),
    .I2(n1889_10),
    .I3(n1892_12) 
);
defparam n1892_s6.INIT=16'h4F00;
  LUT4 n1799_s87 (
    .F(n1799_91),
    .I0(n1799_92),
    .I1(n1799_93),
    .I2(n1799_96),
    .I3(w_address_s_16_5) 
);
defparam n1799_s87.INIT=16'h0FEE;
  LUT3 n1821_s91 (
    .F(n1821_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1821_99) 
);
defparam n1821_s91.INIT=8'hCA;
  LUT3 n1822_s89 (
    .F(n1822_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1821_99) 
);
defparam n1822_s89.INIT=8'hCA;
  LUT4 w_address_s_16_s2 (
    .F(w_address_s_16_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_s_16_s2.INIT=16'h1800;
  LUT3 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_sx_9_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_sx_9_s3.INIT=8'hF4;
  LUT4 ff_color_latched_s3 (
    .F(ff_color_latched_8),
    .I0(n1278_4),
    .I1(ff_state[5]),
    .I2(n1278_8),
    .I3(ff_color_latched_9) 
);
defparam ff_color_latched_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1884_s3 (
    .F(n1884_8),
    .I0(ff_cache_vram_valid),
    .I1(n1884_11),
    .I2(ff_start) 
);
defparam n1884_s3.INIT=8'hF4;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hF100;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_17),
    .I1(ff_next_state_5_15) 
);
defparam ff_next_state_5_s7.INIT=4'h8;
  LUT3 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_5_15),
    .I2(ff_next_state_5_17) 
);
defparam ff_next_state_0_s7.INIT=8'h40;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_23),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFB0;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF04;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_13),
    .I1(ff_cache_vram_valid_25),
    .I2(ff_cache_vram_valid_23),
    .I3(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_valid_s7.INIT=16'h00EF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_13),
    .I2(ff_start),
    .I3(ff_count_valid_14) 
);
defparam ff_count_valid_s7.INIT=16'hF100;
  LUT4 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_19),
    .I1(ff_cache_vram_write_17),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_write_s11.INIT=16'hF100;
  LUT4 n1820_s91 (
    .F(n1820_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1820_s91.INIT=16'h00F8;
  LUT4 n1817_s101 (
    .F(n1817_117),
    .I0(n1817_124),
    .I1(n1817_122),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1817_s101.INIT=16'h030A;
  LUT4 n1815_s98 (
    .F(n1815_112),
    .I0(n1815_118),
    .I1(n1815_114),
    .I2(n1815_115),
    .I3(ff_state[4]) 
);
defparam n1815_s98.INIT=16'h00F4;
  LUT4 n1772_s125 (
    .F(n1772_151),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_14),
    .I2(n1772_154),
    .I3(ff_state[5]) 
);
defparam n1772_s125.INIT=16'h00F8;
  LUT4 n1447_s2 (
    .F(n1447_7),
    .I0(n1447_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1447_s2.INIT=16'h0C0A;
  LUT4 n1446_s2 (
    .F(n1446_7),
    .I0(n1446_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1446_s2.INIT=16'h0C0A;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_next_0_4),
    .I2(n1445_8),
    .I3(ff_start) 
);
defparam n1445_s2.INIT=16'h00F8;
  LUT4 n1444_s2 (
    .F(n1444_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_next_0_4),
    .I2(n1444_8),
    .I3(ff_start) 
);
defparam n1444_s2.INIT=16'h00F8;
  LUT4 n1200_s2 (
    .F(n1200_7),
    .I0(n1170_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1200_s2.INIT=16'h0C0A;
  LUT4 n1199_s2 (
    .F(n1199_7),
    .I0(n1169_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1200_8) 
);
defparam n1199_s2.INIT=16'h0C0A;
  LUT3 n306_s2 (
    .F(n306_7),
    .I0(ff_start),
    .I1(w_next_sx[9]),
    .I2(n306_8) 
);
defparam n306_s2.INIT=8'h40;
  LUT4 n1780_s87 (
    .F(n1780_93),
    .I0(n1780_110),
    .I1(n1780_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1780_s87.INIT=16'h0305;
  LUT4 n1779_s86 (
    .F(n1779_92),
    .I0(n1779_103),
    .I1(n1779_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1779_s86.INIT=16'h0C05;
  LUT3 n1778_s84 (
    .F(n1778_90),
    .I0(ff_state[5]),
    .I1(n1778_91),
    .I2(n1778_92) 
);
defparam n1778_s84.INIT=8'h10;
  LUT4 n1777_s84 (
    .F(n1777_90),
    .I0(n1777_91),
    .I1(n1777_101),
    .I2(n1777_93),
    .I3(ff_state[5]) 
);
defparam n1777_s84.INIT=16'h00B0;
  LUT2 n1776_s84 (
    .F(n1776_90),
    .I0(ff_state[5]),
    .I1(n1776_91) 
);
defparam n1776_s84.INIT=4'h1;
  LUT2 n1775_s84 (
    .F(n1775_90),
    .I0(ff_state[5]),
    .I1(n1775_91) 
);
defparam n1775_s84.INIT=4'h1;
  LUT3 n1774_s84 (
    .F(n1774_90),
    .I0(n1774_91),
    .I1(n1774_92),
    .I2(n1774_93) 
);
defparam n1774_s84.INIT=8'hCA;
  LUT4 n1773_s86 (
    .F(n1773_92),
    .I0(n1773_93),
    .I1(n1773_94),
    .I2(ff_state[5]),
    .I3(n1773_95) 
);
defparam n1773_s86.INIT=16'h000D;
  LUT4 n1888_s7 (
    .F(n1888_12),
    .I0(n1888_13),
    .I1(n1888_14),
    .I2(n1888_15),
    .I3(n1888_16) 
);
defparam n1888_s7.INIT=16'hFFB0;
  LUT4 n1887_s8 (
    .F(n1887_13),
    .I0(n1887_14),
    .I1(n1887_24),
    .I2(n1887_16),
    .I3(n1887_17) 
);
defparam n1887_s8.INIT=16'hFFF4;
  LUT4 n1886_s8 (
    .F(n1886_13),
    .I0(n1886_14),
    .I1(ff_cache_vram_valid_25),
    .I2(n1886_17),
    .I3(ff_cache_vram_valid_23) 
);
defparam n1886_s8.INIT=16'hEF00;
  LUT4 n1885_s7 (
    .F(n1885_12),
    .I0(n1885_13),
    .I1(n1885_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1885_s7.INIT=16'h00EF;
  LUT4 n1884_s4 (
    .F(n1884_10),
    .I0(ff_eq),
    .I1(n1884_12),
    .I2(ff_state[4]),
    .I3(n1889_10) 
);
defparam n1884_s4.INIT=16'hF800;
  LUT4 n1883_s8 (
    .F(n1883_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1883_14),
    .I3(n1883_15) 
);
defparam n1883_s8.INIT=16'hFF10;
  LUT4 n1818_s98 (
    .F(n1818_114),
    .I0(ff_next_state[2]),
    .I1(n1886_17),
    .I2(n1815_114),
    .I3(n1818_118) 
);
defparam n1818_s98.INIT=16'hB0FF;
  LUT3 n1816_s92 (
    .F(n1816_106),
    .I0(n1815_115),
    .I1(n1816_107),
    .I2(ff_state[4]) 
);
defparam n1816_s92.INIT=8'hF1;
  LUT2 n1351_s4 (
    .F(n1351_9),
    .I0(n1278_8),
    .I1(ff_color_latched_9) 
);
defparam n1351_s4.INIT=4'hE;
  LUT3 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_5_17),
    .I2(ff_xsel_1_13) 
);
defparam ff_xsel_1_s8.INIT=8'h40;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(n1061_20),
    .I1(ff_border_detect_9),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1819_s106 (
    .F(n1819_126),
    .I0(n1819_127),
    .I1(ff_state[0]),
    .I2(n1819_130),
    .I3(ff_state[4]) 
);
defparam n1819_s106.INIT=16'h00F4;
  LUT2 n1790_s91 (
    .F(n1790_96),
    .I0(ff_state[4]),
    .I1(n1790_97) 
);
defparam n1790_s91.INIT=4'hE;
  LUT3 w_address_s_6_s7 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_6_s7.INIT=8'hCA;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s6 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_10) 
);
defparam w_address_d_0_s6.INIT=8'hAC;
  LUT3 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam w_next_0_s1.INIT=8'h80;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT2 n64_s2 (
    .F(n64_5),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam n64_s2.INIT=4'h8;
  LUT4 n2443_s1 (
    .F(n2443_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2443_s1.INIT=16'h1000;
  LUT4 n307_s1 (
    .F(n307_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n307_s1.INIT=16'h0A0C;
  LUT3 n307_s2 (
    .F(n307_5),
    .I0(n306_8),
    .I1(n307_8),
    .I2(ff_start) 
);
defparam n307_s2.INIT=8'h0E;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n308_s1.INIT=16'h0503;
  LUT4 n309_s1 (
    .F(n309_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n309_s1.INIT=16'h0A0C;
  LUT4 n310_s1 (
    .F(n310_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n310_s1.INIT=16'h0A0C;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n311_s1.INIT=16'h0A0C;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n312_s1.INIT=16'h0A0C;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n313_s1.INIT=16'h0A0C;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n314_s1.INIT=16'h0A0C;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n307_14),
    .I3(n307_16) 
);
defparam n315_s1.INIT=16'h0A0C;
  LUT4 n349_s1 (
    .F(n349_4),
    .I0(w_register_write),
    .I1(n307_8),
    .I2(n349_5),
    .I3(ff_sx_9_10) 
);
defparam n349_s1.INIT=16'h1000;
  LUT3 n633_s4 (
    .F(n633_7),
    .I0(ff_start),
    .I1(n1015_11),
    .I2(ff_dx_8_9) 
);
defparam n633_s4.INIT=8'h01;
  LUT3 n668_s1 (
    .F(n668_4),
    .I0(w_register_write),
    .I1(n668_5),
    .I2(ff_sx_9_10) 
);
defparam n668_s1.INIT=8'h40;
  LUT4 n2690_s1 (
    .F(n2690_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2690_s1.INIT=16'h4000;
  LUT4 n1013_s1 (
    .F(n1013_4),
    .I0(n1013_7),
    .I1(n977_2),
    .I2(n1013_8),
    .I3(n307_8) 
);
defparam n1013_s1.INIT=16'h0C05;
  LUT4 n1013_s2 (
    .F(n1013_5),
    .I0(ff_nx[7]),
    .I1(n1013_13),
    .I2(ff_nx[8]),
    .I3(n1013_8) 
);
defparam n1013_s2.INIT=16'hB400;
  LUT3 n1013_s3 (
    .F(n1013_6),
    .I0(n1013_10),
    .I1(w_next_0_4),
    .I2(n307_16) 
);
defparam n1013_s3.INIT=8'h3A;
  LUT4 n1014_s1 (
    .F(n1014_4),
    .I0(n978_2),
    .I1(ff_nx[7]),
    .I2(n1013_13),
    .I3(n1013_8) 
);
defparam n1014_s1.INIT=16'hC355;
  LUT4 n1014_s2 (
    .F(n1014_5),
    .I0(n1013_8),
    .I1(n1014_10),
    .I2(n307_16),
    .I3(reg_nx[7]) 
);
defparam n1014_s2.INIT=16'h040B;
  LUT4 n1015_s2 (
    .F(n1015_5),
    .I0(n307_8),
    .I1(n979_2),
    .I2(n1015_7),
    .I3(n1013_8) 
);
defparam n1015_s2.INIT=16'h0F77;
  LUT4 n1015_s3 (
    .F(n1015_6),
    .I0(n1015_8),
    .I1(n1015_9),
    .I2(n307_16),
    .I3(reg_nx[6]) 
);
defparam n1015_s3.INIT=16'h0807;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(reg_nx[4]),
    .I1(n1015_9),
    .I2(n307_16),
    .I3(reg_nx[5]) 
);
defparam n1016_s1.INIT=16'h040B;
  LUT4 n1016_s2 (
    .F(n1016_5),
    .I0(n980_2),
    .I1(n307_8),
    .I2(n1016_6),
    .I3(n1013_8) 
);
defparam n1016_s2.INIT=16'h0FBB;
  LUT4 n1017_s2 (
    .F(n1017_5),
    .I0(n981_2),
    .I1(ff_nx[4]),
    .I2(n1017_6),
    .I3(n1013_8) 
);
defparam n1017_s2.INIT=16'h3CAA;
  LUT4 n1018_s1 (
    .F(n1018_4),
    .I0(ff_nx[2]),
    .I1(n1018_7),
    .I2(ff_nx[3]),
    .I3(n1013_8) 
);
defparam n1018_s1.INIT=16'h4B00;
  LUT4 n1018_s2 (
    .F(n1018_5),
    .I0(n1018_6),
    .I1(n982_2),
    .I2(n1013_8),
    .I3(n307_8) 
);
defparam n1018_s2.INIT=16'h030A;
  LUT2 n1018_s3 (
    .F(n1018_6),
    .I0(n307_16),
    .I1(n1018_8) 
);
defparam n1018_s3.INIT=4'h4;
  LUT4 n1019_s1 (
    .F(n1019_4),
    .I0(n1013_8),
    .I1(n1019_6),
    .I2(n307_16),
    .I3(reg_nx[2]) 
);
defparam n1019_s1.INIT=16'h040B;
  LUT4 n1019_s2 (
    .F(n1019_5),
    .I0(n983_2),
    .I1(ff_nx[2]),
    .I2(n1018_7),
    .I3(n1013_8) 
);
defparam n1019_s2.INIT=16'hC355;
  LUT4 n1020_s1 (
    .F(n1020_4),
    .I0(n1020_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1013_8) 
);
defparam n1020_s1.INIT=16'hC3AA;
  LUT3 n1021_s1 (
    .F(n1021_4),
    .I0(n1021_6),
    .I1(ff_nx[0]),
    .I2(n1013_8) 
);
defparam n1021_s1.INIT=8'hCA;
  LUT3 n1021_s2 (
    .F(n1021_5),
    .I0(n1021_7),
    .I1(w_next_0_4),
    .I2(n307_16) 
);
defparam n1021_s2.INIT=8'h3A;
  LUT3 n1054_s2 (
    .F(n1054_5),
    .I0(w_register_write),
    .I1(n1013_8),
    .I2(n1054_6) 
);
defparam n1054_s2.INIT=8'h01;
  LUT3 n1144_s1 (
    .F(n1144_4),
    .I0(ff_ny[7]),
    .I1(n1145_7),
    .I2(ff_ny[8]) 
);
defparam n1144_s1.INIT=8'h4B;
  LUT4 n1146_s1 (
    .F(n1146_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1148_4),
    .I3(ff_ny[6]) 
);
defparam n1146_s1.INIT=16'hEF10;
  LUT2 n1147_s1 (
    .F(n1147_4),
    .I0(ff_ny[4]),
    .I1(n1148_4) 
);
defparam n1147_s1.INIT=4'h4;
  LUT4 n1148_s1 (
    .F(n1148_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1148_s1.INIT=16'h0001;
  LUT2 n1150_s1 (
    .F(n1150_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1150_s1.INIT=4'h1;
  LUT3 n1201_s1 (
    .F(n1201_4),
    .I0(n1171_1),
    .I1(w_next_nyb[7]),
    .I2(n1200_8) 
);
defparam n1201_s1.INIT=8'hCA;
  LUT3 n1202_s1 (
    .F(n1202_4),
    .I0(n1172_1),
    .I1(w_next_nyb[6]),
    .I2(n1200_8) 
);
defparam n1202_s1.INIT=8'hCA;
  LUT3 n1203_s1 (
    .F(n1203_4),
    .I0(n1173_1),
    .I1(w_next_nyb[5]),
    .I2(n1200_8) 
);
defparam n1203_s1.INIT=8'hCA;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(n1174_1),
    .I1(w_next_nyb[4]),
    .I2(n1200_8) 
);
defparam n1204_s1.INIT=8'hCA;
  LUT3 n1205_s1 (
    .F(n1205_4),
    .I0(n1175_1),
    .I1(w_next_nyb[3]),
    .I2(n1200_8) 
);
defparam n1205_s1.INIT=8'hCA;
  LUT3 n1206_s1 (
    .F(n1206_4),
    .I0(n1176_1),
    .I1(w_next_nyb[2]),
    .I2(n1200_8) 
);
defparam n1206_s1.INIT=8'hCA;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(n1177_1),
    .I1(w_next_nyb[1]),
    .I2(n1200_8) 
);
defparam n1207_s1.INIT=8'hCA;
  LUT3 n1208_s1 (
    .F(n1208_4),
    .I0(n1178_1),
    .I1(w_next_nyb[0]),
    .I2(n1200_8) 
);
defparam n1208_s1.INIT=8'hCA;
  LUT2 n1278_s1 (
    .F(n1278_4),
    .I0(ff_state[0]),
    .I1(n1278_12) 
);
defparam n1278_s1.INIT=4'h4;
  LUT4 n1889_s6 (
    .F(n1889_9),
    .I0(n1889_12),
    .I1(ff_state[2]),
    .I2(n1889_13),
    .I3(n1889_14) 
);
defparam n1889_s6.INIT=16'h2F00;
  LUT2 n1889_s7 (
    .F(n1889_10),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1889_s7.INIT=4'h1;
  LUT3 n1889_s8 (
    .F(n1889_11),
    .I0(n1889_15),
    .I1(n1889_37),
    .I2(n1889_33) 
);
defparam n1889_s8.INIT=8'h0B;
  LUT4 n1890_s7 (
    .F(n1890_10),
    .I0(n1890_13),
    .I1(n1890_14),
    .I2(n1889_10),
    .I3(n1890_15) 
);
defparam n1890_s7.INIT=16'hD000;
  LUT4 n1890_s8 (
    .F(n1890_11),
    .I0(n1890_16),
    .I1(n1890_17),
    .I2(n1890_18),
    .I3(n1883_14) 
);
defparam n1890_s8.INIT=16'hF100;
  LUT4 n1890_s9 (
    .F(n1890_12),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1890_s9.INIT=16'h3D00;
  LUT4 n1891_s6 (
    .F(n1891_9),
    .I0(n1891_12),
    .I1(n1885_13),
    .I2(n1891_13),
    .I3(n1891_27) 
);
defparam n1891_s6.INIT=16'h000D;
  LUT3 n1891_s7 (
    .F(n1891_10),
    .I0(n1891_25),
    .I1(n1891_16),
    .I2(n1891_17) 
);
defparam n1891_s7.INIT=8'h07;
  LUT4 n1891_s8 (
    .F(n1891_11),
    .I0(n1891_18),
    .I1(n1890_18),
    .I2(n1883_14),
    .I3(n1891_19) 
);
defparam n1891_s8.INIT=16'h001F;
  LUT4 n1892_s7 (
    .F(n1892_10),
    .I0(n1892_13),
    .I1(n1817_122),
    .I2(n1892_14),
    .I3(n1892_15) 
);
defparam n1892_s7.INIT=16'h0700;
  LUT4 n1892_s8 (
    .F(n1892_11),
    .I0(n1278_4),
    .I1(n1889_13),
    .I2(n1892_21),
    .I3(n1892_17) 
);
defparam n1892_s8.INIT=16'h0001;
  LUT4 n1892_s9 (
    .F(n1892_12),
    .I0(n1892_18),
    .I1(n1278_4),
    .I2(n1883_14),
    .I3(n1892_19) 
);
defparam n1892_s9.INIT=16'h00EF;
  LUT4 n1799_s88 (
    .F(n1799_92),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n1790_96),
    .I3(n64_5) 
);
defparam n1799_s88.INIT=16'h0A0C;
  LUT4 n1799_s89 (
    .F(n1799_93),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n64_5),
    .I3(n1790_96) 
);
defparam n1799_s89.INIT=16'hAC00;
  LUT2 w_address_s_16_s3 (
    .F(w_address_s_16_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_address_s_16_s3.INIT=4'h1;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam ff_sx_9_s4.INIT=8'h80;
  LUT3 ff_sx_9_s5 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=8'h40;
  LUT4 ff_color_latched_s4 (
    .F(ff_color_latched_9),
    .I0(ff_color_latched_14),
    .I1(ff_color_latched_11),
    .I2(ff_sx_9_9),
    .I3(ff_color_latched_12) 
);
defparam ff_color_latched_s4.INIT=16'h007F;
  LUT4 n1884_s5 (
    .F(n1884_11),
    .I0(n1892_21),
    .I1(n1884_22),
    .I2(n1884_14),
    .I3(ff_state[5]) 
);
defparam n1884_s5.INIT=16'hF0EE;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_12),
    .I1(ff_state[0]),
    .I2(ff_source_7_9),
    .I3(ff_source_7_14) 
);
defparam ff_source_7_s3.INIT=16'hF800;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1013_8),
    .I2(n1200_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT2 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[4]),
    .I1(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_cache_vram_wdata_7_16),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_17),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h0700;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_wdata_7_20),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h000B;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_color_latched),
    .I1(ff_state_5_21),
    .I2(ff_state_5_16),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s7.INIT=16'h0FBB;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_18),
    .I1(ff_state_5_19),
    .I2(ff_color_latched_14),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=16'h007F;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1821_97),
    .I1(n1884_22),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF0EE;
  LUT2 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[4]),
    .I1(ff_cache_flush_start_20) 
);
defparam ff_cache_flush_start_s8.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(w_4colors_mode_5),
    .I1(ff_state[2]),
    .I2(ff_cache_vram_valid_17),
    .I3(ff_cache_vram_valid_18) 
);
defparam ff_cache_vram_valid_s8.INIT=16'h00EF;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_cache_vram_valid_19),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h0E00;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_count_valid_15),
    .I1(n1278_12),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'h030A;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1884_22),
    .I1(ff_source_7_9),
    .I2(n1889_10),
    .I3(ff_count_valid_16) 
);
defparam ff_count_valid_s9.INIT=16'h001F;
  LUT2 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_17),
    .I0(ff_source_7_9),
    .I1(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s13.INIT=4'h4;
  LUT3 n1815_s100 (
    .F(n1815_114),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(n1819_130) 
);
defparam n1815_s100.INIT=8'hD0;
  LUT4 n1815_s101 (
    .F(n1815_115),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1815_s101.INIT=16'hE300;
  LUT3 n1447_s3 (
    .F(n1447_8),
    .I0(n1447_9),
    .I1(n1431_9),
    .I2(w_vram_interleave) 
);
defparam n1447_s3.INIT=8'hCA;
  LUT3 n1446_s3 (
    .F(n1446_8),
    .I0(n1446_9),
    .I1(n1430_9),
    .I2(w_vram_interleave) 
);
defparam n1446_s3.INIT=8'hCA;
  LUT4 n1445_s3 (
    .F(n1445_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1445_s3.INIT=16'h0C0A;
  LUT4 n1444_s3 (
    .F(n1444_8),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1444_s3.INIT=16'h0A0C;
  LUT4 n1200_s3 (
    .F(n1200_8),
    .I0(n1200_9),
    .I1(n1200_10),
    .I2(n1200_11),
    .I3(n1259_9) 
);
defparam n1200_s3.INIT=16'h7F00;
  LUT4 n306_s3 (
    .F(n306_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n306_s3.INIT=16'h1000;
  LUT3 n1780_s89 (
    .F(n1780_95),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1780_108) 
);
defparam n1780_s89.INIT=8'h53;
  LUT3 n1779_s88 (
    .F(n1779_94),
    .I0(n1779_96),
    .I1(ff_read_byte[1]),
    .I2(n1780_108) 
);
defparam n1779_s88.INIT=8'h5C;
  LUT4 n1778_s85 (
    .F(n1778_91),
    .I0(n1778_93),
    .I1(ff_read_byte[2]),
    .I2(n1778_94),
    .I3(n1777_101) 
);
defparam n1778_s85.INIT=16'h3A00;
  LUT4 n1778_s86 (
    .F(n1778_92),
    .I0(n1778_95),
    .I1(w_next_0_4),
    .I2(n1778_96),
    .I3(n1774_93) 
);
defparam n1778_s86.INIT=16'h770F;
  LUT4 n1777_s85 (
    .F(n1777_91),
    .I0(n1779_96),
    .I1(ff_read_byte[3]),
    .I2(n1778_94),
    .I3(ff_dx[0]) 
);
defparam n1777_s85.INIT=16'hCFC5;
  LUT4 n1777_s87 (
    .F(n1777_93),
    .I0(n1777_94),
    .I1(n1777_95),
    .I2(n1777_96),
    .I3(n1774_93) 
);
defparam n1777_s87.INIT=16'hBBF0;
  LUT4 n1776_s85 (
    .F(n1776_91),
    .I0(n1776_92),
    .I1(n1776_93),
    .I2(n1776_94),
    .I3(n1774_93) 
);
defparam n1776_s85.INIT=16'hEE0F;
  LUT4 n1775_s85 (
    .F(n1775_91),
    .I0(n1775_92),
    .I1(n1775_93),
    .I2(n1775_94),
    .I3(n1774_93) 
);
defparam n1775_s85.INIT=16'hEE0F;
  LUT4 n1774_s85 (
    .F(n1774_91),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1774_s85.INIT=16'h0C0A;
  LUT4 n1774_s86 (
    .F(n1774_92),
    .I0(n1774_94),
    .I1(n1774_95),
    .I2(ff_state[5]),
    .I3(n1774_96) 
);
defparam n1774_s86.INIT=16'h000B;
  LUT4 n1774_s87 (
    .F(n1774_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1774_s87.INIT=16'hC788;
  LUT4 n1773_s87 (
    .F(n1773_93),
    .I0(n1773_96),
    .I1(n1773_97),
    .I2(w_next_0_4),
    .I3(n1774_93) 
);
defparam n1773_s87.INIT=16'h4F00;
  LUT4 n1773_s88 (
    .F(n1773_94),
    .I0(n1773_98),
    .I1(n1779_96),
    .I2(n1773_99),
    .I3(n1773_100) 
);
defparam n1773_s88.INIT=16'h0700;
  LUT4 n1773_s89 (
    .F(n1773_95),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n1774_93),
    .I3(ff_state[4]) 
);
defparam n1773_s89.INIT=16'h0305;
  LUT4 n1888_s8 (
    .F(n1888_13),
    .I0(ff_state_5_17),
    .I1(ff_state[0]),
    .I2(n1888_17),
    .I3(ff_state[1]) 
);
defparam n1888_s8.INIT=16'hEEF0;
  LUT2 n1888_s9 (
    .F(n1888_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1888_s9.INIT=4'h4;
  LUT4 n1888_s10 (
    .F(n1888_15),
    .I0(n1278_4),
    .I1(n1891_13),
    .I2(n1888_18),
    .I3(n1889_10) 
);
defparam n1888_s10.INIT=16'h0100;
  LUT3 n1888_s11 (
    .F(n1888_16),
    .I0(n1888_19),
    .I1(n1890_16),
    .I2(n1889_37) 
);
defparam n1888_s11.INIT=8'hE0;
  LUT4 n1887_s9 (
    .F(n1887_14),
    .I0(n1817_120),
    .I1(ff_state_5_17),
    .I2(n1889_12),
    .I3(ff_state[2]) 
);
defparam n1887_s9.INIT=16'h77F0;
  LUT4 n1887_s11 (
    .F(n1887_16),
    .I0(ff_state_5_23),
    .I1(ff_source_7_12),
    .I2(n1887_18),
    .I3(n1889_37) 
);
defparam n1887_s11.INIT=16'hF400;
  LUT4 n1887_s12 (
    .F(n1887_17),
    .I0(n1891_16),
    .I1(n1891_25),
    .I2(n1887_19),
    .I3(n1889_10) 
);
defparam n1887_s12.INIT=16'hF400;
  LUT2 n1886_s9 (
    .F(n1886_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1886_s9.INIT=4'h8;
  LUT2 n1885_s8 (
    .F(n1885_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1885_s8.INIT=4'h4;
  LUT4 n1885_s9 (
    .F(n1885_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1885_15) 
);
defparam n1885_s9.INIT=16'h8000;
  LUT3 n1884_s6 (
    .F(n1884_12),
    .I0(ff_sx[9]),
    .I1(n1884_15),
    .I2(n1884_16) 
);
defparam n1884_s6.INIT=8'h40;
  LUT2 n1883_s9 (
    .F(n1883_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1883_s9.INIT=4'h4;
  LUT4 n1883_s10 (
    .F(n1883_15),
    .I0(ff_eq),
    .I1(n1884_12),
    .I2(n1821_97),
    .I3(n1883_18) 
);
defparam n1883_s10.INIT=16'h4F00;
  LUT4 n1816_s93 (
    .F(n1816_107),
    .I0(n1815_116),
    .I1(ff_next_state[4]),
    .I2(ff_state[0]),
    .I3(n1819_130) 
);
defparam n1816_s93.INIT=16'h7000;
  LUT4 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(n1821_97),
    .I1(ff_source_7_12),
    .I2(ff_source_7_9),
    .I3(ff_reset_n2_1) 
);
defparam ff_xsel_1_s9.INIT=16'hFE00;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT2 n1819_s107 (
    .F(n1819_127),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1819_s107.INIT=4'h8;
  LUT4 n1790_s92 (
    .F(n1790_97),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1790_s92.INIT=16'hB7CA;
  LUT3 w_address_s_6_s6 (
    .F(w_address_s_6_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6) 
);
defparam w_address_s_6_s6.INIT=8'h40;
  LUT3 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s3.INIT=8'h10;
  LUT3 n307_s5 (
    .F(n307_8),
    .I0(n307_10),
    .I1(n307_21),
    .I2(n307_12) 
);
defparam n307_s5.INIT=8'h40;
  LUT4 n349_s2 (
    .F(n349_5),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[3]),
    .I3(ff_command[1]) 
);
defparam n349_s2.INIT=16'h3DCF;
  LUT4 n668_s2 (
    .F(n668_5),
    .I0(ff_maj),
    .I1(n1200_8),
    .I2(n307_8),
    .I3(n1013_8) 
);
defparam n668_s2.INIT=16'hBB0F;
  LUT4 n1013_s4 (
    .F(n1013_7),
    .I0(reg_nx[7]),
    .I1(n1014_10),
    .I2(n307_16),
    .I3(reg_nx[8]) 
);
defparam n1013_s4.INIT=16'h040B;
  LUT4 n1013_s5 (
    .F(n1013_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1013_s5.INIT=16'h4000;
  LUT4 n1013_s7 (
    .F(n1013_10),
    .I0(reg_nx[7]),
    .I1(n1013_8),
    .I2(n1014_10),
    .I3(reg_nx[8]) 
);
defparam n1013_s7.INIT=16'hEF10;
  LUT4 n1015_s4 (
    .F(n1015_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1017_6),
    .I3(ff_nx[6]) 
);
defparam n1015_s4.INIT=16'hEF10;
  LUT2 n1015_s5 (
    .F(n1015_8),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]) 
);
defparam n1015_s5.INIT=4'h1;
  LUT2 n1015_s6 (
    .F(n1015_9),
    .I0(n1013_8),
    .I1(n1014_12) 
);
defparam n1015_s6.INIT=4'h4;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(ff_nx[4]),
    .I1(n1017_6),
    .I2(ff_nx[5]) 
);
defparam n1016_s3.INIT=8'h4B;
  LUT4 n1017_s3 (
    .F(n1017_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1017_s3.INIT=16'h0001;
  LUT2 n1018_s4 (
    .F(n1018_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1018_s4.INIT=4'h1;
  LUT4 n1018_s5 (
    .F(n1018_8),
    .I0(reg_nx[2]),
    .I1(n1013_8),
    .I2(n1019_6),
    .I3(reg_nx[3]) 
);
defparam n1018_s5.INIT=16'h10EF;
  LUT2 n1019_s3 (
    .F(n1019_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1019_s3.INIT=4'h1;
  LUT4 n1020_s3 (
    .F(n1020_6),
    .I0(n307_16),
    .I1(n1020_8),
    .I2(n984_2),
    .I3(n307_8) 
);
defparam n1020_s3.INIT=16'hF0EE;
  LUT3 n1020_s4 (
    .F(n1020_7),
    .I0(n1020_8),
    .I1(reg_nx[1]),
    .I2(n1013_8) 
);
defparam n1020_s4.INIT=8'hCA;
  LUT4 n1021_s3 (
    .F(n1021_6),
    .I0(w_next[0]),
    .I1(n1021_8),
    .I2(n985_2),
    .I3(n307_8) 
);
defparam n1021_s3.INIT=16'h0F77;
  LUT3 n1021_s4 (
    .F(n1021_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1013_8) 
);
defparam n1021_s4.INIT=8'h3D;
  LUT4 n1054_s3 (
    .F(n1054_6),
    .I0(n307_8),
    .I1(n1054_7),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam n1054_s3.INIT=16'h00EF;
  LUT2 n1143_s2 (
    .F(n1143_5),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam n1143_s2.INIT=4'h1;
  LUT3 n1145_s2 (
    .F(n1145_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n1145_s2.INIT=8'h01;
  LUT4 n1889_s9 (
    .F(n1889_12),
    .I0(n1889_18),
    .I1(ff_state_5_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1889_s9.INIT=16'h03FA;
  LUT4 n1889_s10 (
    .F(n1889_13),
    .I0(n1889_19),
    .I1(n1889_18),
    .I2(n1889_20),
    .I3(n1888_14) 
);
defparam n1889_s10.INIT=16'h0700;
  LUT4 n1889_s11 (
    .F(n1889_14),
    .I0(n1889_21),
    .I1(n1892_15),
    .I2(n1889_22),
    .I3(n1889_39) 
);
defparam n1889_s11.INIT=16'h000B;
  LUT4 n1889_s12 (
    .F(n1889_15),
    .I0(ff_next_state[3]),
    .I1(n1889_35),
    .I2(ff_source_7_12),
    .I3(ff_state[0]) 
);
defparam n1889_s12.INIT=16'h0733;
  LUT4 n1890_s10 (
    .F(n1890_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1890_s10.INIT=16'hEF00;
  LUT4 n1890_s11 (
    .F(n1890_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state_5_17),
    .I3(n1890_19) 
);
defparam n1890_s11.INIT=16'h004F;
  LUT4 n1890_s12 (
    .F(n1890_15),
    .I0(ff_state[0]),
    .I1(n1886_14),
    .I2(n1891_12),
    .I3(n1889_39) 
);
defparam n1890_s12.INIT=16'h008F;
  LUT4 n1890_s13 (
    .F(n1890_16),
    .I0(ff_state[0]),
    .I1(n307_10),
    .I2(n1054_7),
    .I3(ff_source_7_12) 
);
defparam n1890_s13.INIT=16'h8000;
  LUT3 n1890_s14 (
    .F(n1890_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(n1889_35) 
);
defparam n1890_s14.INIT=8'hE0;
  LUT2 n1890_s15 (
    .F(n1890_18),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1890_s15.INIT=4'h6;
  LUT2 n1891_s9 (
    .F(n1891_12),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n1891_s9.INIT=4'h4;
  LUT4 n1891_s10 (
    .F(n1891_13),
    .I0(ff_state[1]),
    .I1(ff_state_5_17),
    .I2(ff_state[0]),
    .I3(ff_state_5_21) 
);
defparam n1891_s10.INIT=16'h3500;
  LUT4 n1891_s13 (
    .F(n1891_16),
    .I0(n307_10),
    .I1(n307_21),
    .I2(n1891_20),
    .I3(n1891_21) 
);
defparam n1891_s13.INIT=16'h004F;
  LUT4 n1891_s14 (
    .F(n1891_17),
    .I0(n1889_18),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(n1888_14),
    .I3(n1817_120) 
);
defparam n1891_s14.INIT=16'h00B0;
  LUT4 n1891_s15 (
    .F(n1891_18),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(n1889_35),
    .I3(n1890_16) 
);
defparam n1891_s15.INIT=16'h001F;
  LUT4 n1891_s16 (
    .F(n1891_19),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1891_s16.INIT=16'hF100;
  LUT4 n1892_s10 (
    .F(n1892_13),
    .I0(ff_state_5_17),
    .I1(ff_eq),
    .I2(n1612_3),
    .I3(ff_state[1]) 
);
defparam n1892_s10.INIT=16'hC355;
  LUT4 n1892_s11 (
    .F(n1892_14),
    .I0(ff_state[1]),
    .I1(ff_state_5_17),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1892_s11.INIT=16'h3A00;
  LUT2 n1892_s12 (
    .F(n1892_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1892_s12.INIT=4'h8;
  LUT4 n1892_s14 (
    .F(n1892_17),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1891_12) 
);
defparam n1892_s14.INIT=16'hB000;
  LUT4 n1892_s15 (
    .F(n1892_18),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state_5_21) 
);
defparam n1892_s15.INIT=16'h2C00;
  LUT4 n1892_s16 (
    .F(n1892_19),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1892_s16.INIT=16'h0E00;
  LUT2 n1821_s93 (
    .F(n1821_97),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1821_s93.INIT=4'h1;
  LUT4 ff_color_latched_s6 (
    .F(ff_color_latched_11),
    .I0(ff_state[5]),
    .I1(ff_command[2]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_color_latched_s6.INIT=16'h1400;
  LUT4 ff_color_latched_s7 (
    .F(ff_color_latched_12),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(n307_9) 
);
defparam ff_color_latched_s7.INIT=16'h1000;
  LUT2 n1884_s8 (
    .F(n1884_14),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_20) 
);
defparam n1884_s8.INIT=4'h8;
  LUT4 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_source_7_s5.INIT=16'h1000;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'hCA00;
  LUT2 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h6100;
  LUT3 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(n1061_20),
    .I1(n959_44),
    .I2(n1278_12) 
);
defparam ff_state_5_s11.INIT=8'h70;
  LUT2 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(n307_10),
    .I1(n1054_7) 
);
defparam ff_state_5_s12.INIT=4'h8;
  LUT3 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s13.INIT=8'h35;
  LUT2 ff_state_5_s14 (
    .F(ff_state_5_19),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_state_5_s14.INIT=4'h8;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_state_5_21) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT2 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_state[0]),
    .I1(w_status_border_position[8]) 
);
defparam ff_cache_vram_valid_s12.INIT=4'h4;
  LUT4 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1889_21) 
);
defparam ff_cache_vram_valid_s13.INIT=16'hF400;
  LUT4 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_19),
    .I0(n1278_12),
    .I1(ff_cache_vram_write_17),
    .I2(ff_cache_vram_wdata_7_20),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_valid_s14.INIT=16'h0FEE;
  LUT3 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_cache_vram_valid_18),
    .I1(ff_state[3]),
    .I2(ff_count_valid_17) 
);
defparam ff_count_valid_s10.INIT=8'h0D;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(n1819_127),
    .I1(n1885_13),
    .I2(n1883_14),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s11.INIT=16'h7000;
  LUT2 n1817_s104 (
    .F(n1817_120),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1817_s104.INIT=4'h6;
  LUT2 n1815_s102 (
    .F(n1815_116),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]) 
);
defparam n1815_s102.INIT=4'h4;
  LUT3 n1447_s4 (
    .F(n1447_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1447_s4.INIT=8'hCA;
  LUT3 n1446_s4 (
    .F(n1446_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1446_s4.INIT=8'hCA;
  LUT4 n1200_s4 (
    .F(n1200_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1200_s4.INIT=16'h0001;
  LUT2 n1200_s5 (
    .F(n1200_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1200_s5.INIT=4'h1;
  LUT4 n1200_s6 (
    .F(n1200_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1200_s6.INIT=16'h0001;
  LUT3 n1780_s90 (
    .F(n1780_96),
    .I0(n1780_97),
    .I1(ff_read_byte[0]),
    .I2(n1780_99) 
);
defparam n1780_s90.INIT=8'h35;
  LUT4 n1780_s91 (
    .F(n1780_97),
    .I0(n1780_100),
    .I1(w_status_color[0]),
    .I2(n1780_101),
    .I3(n1780_102) 
);
defparam n1780_s91.INIT=16'hC0CD;
  LUT4 n1779_s89 (
    .F(n1779_95),
    .I0(n1779_96),
    .I1(ff_read_byte[1]),
    .I2(n1780_99),
    .I3(n1886_14) 
);
defparam n1779_s89.INIT=16'hC500;
  LUT4 n1779_s90 (
    .F(n1779_96),
    .I0(n1779_101),
    .I1(w_status_color[1]),
    .I2(n1779_98),
    .I3(n1780_101) 
);
defparam n1779_s90.INIT=16'h0305;
  LUT3 n1778_s87 (
    .F(n1778_93),
    .I0(n1778_95),
    .I1(n1780_97),
    .I2(w_vram_interleave) 
);
defparam n1778_s87.INIT=8'h3A;
  LUT3 n1778_s88 (
    .F(n1778_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1778_s88.INIT=8'hD3;
  LUT4 n1778_s89 (
    .F(n1778_95),
    .I0(n1778_102),
    .I1(w_status_color[2]),
    .I2(n1778_98),
    .I3(n1780_101) 
);
defparam n1778_s89.INIT=16'h0305;
  LUT3 n1778_s90 (
    .F(n1778_96),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1778_s90.INIT=8'h35;
  LUT4 n1777_s88 (
    .F(n1777_94),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[3]),
    .I2(n1780_101),
    .I3(n1777_97) 
);
defparam n1777_s88.INIT=16'hCDC0;
  LUT4 n1777_s89 (
    .F(n1777_95),
    .I0(w_vram_interleave),
    .I1(ff_dx[0]),
    .I2(w_next_0_4),
    .I3(n1777_98) 
);
defparam n1777_s89.INIT=16'h00F4;
  LUT3 n1777_s90 (
    .F(n1777_96),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1777_s90.INIT=8'hCA;
  LUT4 n1776_s86 (
    .F(n1776_92),
    .I0(n1776_95),
    .I1(n1776_100),
    .I2(ff_logical_opration[2]),
    .I3(n1776_97) 
);
defparam n1776_s86.INIT=16'hC500;
  LUT4 n1776_s87 (
    .F(n1776_93),
    .I0(n1780_97),
    .I1(ff_read_byte[4]),
    .I2(w_next_0_4),
    .I3(n1776_98) 
);
defparam n1776_s87.INIT=16'h0305;
  LUT3 n1776_s88 (
    .F(n1776_94),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1776_s88.INIT=8'hCA;
  LUT4 n1775_s86 (
    .F(n1775_92),
    .I0(n1775_95),
    .I1(n1780_101),
    .I2(n1775_96),
    .I3(n1775_97) 
);
defparam n1775_s86.INIT=16'h0E00;
  LUT4 n1775_s87 (
    .F(n1775_93),
    .I0(n1779_96),
    .I1(ff_read_byte[5]),
    .I2(w_next_0_4),
    .I3(n1776_98) 
);
defparam n1775_s87.INIT=16'h030A;
  LUT3 n1775_s88 (
    .F(n1775_94),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1775_s88.INIT=8'hCA;
  LUT3 n1774_s88 (
    .F(n1774_94),
    .I0(ff_dx[0]),
    .I1(w_vram_interleave),
    .I2(n1778_95) 
);
defparam n1774_s88.INIT=8'h01;
  LUT3 n1774_s89 (
    .F(n1774_95),
    .I0(n1773_98),
    .I1(n1780_97),
    .I2(n1774_97) 
);
defparam n1774_s89.INIT=8'h70;
  LUT4 n1774_s90 (
    .F(n1774_96),
    .I0(n1774_98),
    .I1(n1774_102),
    .I2(ff_logical_opration[2]),
    .I3(n1774_100) 
);
defparam n1774_s90.INIT=16'hC500;
  LUT3 n1773_s90 (
    .F(n1773_96),
    .I0(n1773_101),
    .I1(n1780_101),
    .I2(w_status_color[7]) 
);
defparam n1773_s90.INIT=8'hE0;
  LUT4 n1773_s91 (
    .F(n1773_97),
    .I0(n1780_101),
    .I1(n1773_106),
    .I2(n1773_103),
    .I3(ff_source[7]) 
);
defparam n1773_s91.INIT=16'h0FBB;
  LUT3 n1773_s92 (
    .F(n1773_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1773_s92.INIT=8'h10;
  LUT4 n1773_s93 (
    .F(n1773_99),
    .I0(ff_dx[0]),
    .I1(w_vram_interleave),
    .I2(n1777_94),
    .I3(n1777_98) 
);
defparam n1773_s93.INIT=16'h0001;
  LUT3 n1773_s94 (
    .F(n1773_100),
    .I0(n1773_104),
    .I1(ff_read_byte[7]),
    .I2(w_next_0_4) 
);
defparam n1773_s94.INIT=8'h0E;
  LUT4 n1888_s12 (
    .F(n1888_17),
    .I0(n1889_18),
    .I1(ff_state_5_17),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1888_s12.INIT=16'hCFF5;
  LUT4 n1888_s13 (
    .F(n1888_18),
    .I0(ff_state_5_17),
    .I1(n1888_20),
    .I2(n1889_19),
    .I3(n1892_15) 
);
defparam n1888_s13.INIT=16'h1000;
  LUT3 n1888_s14 (
    .F(n1888_19),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(n1889_35) 
);
defparam n1888_s14.INIT=8'hE0;
  LUT3 n1887_s13 (
    .F(n1887_18),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n1889_35) 
);
defparam n1887_s13.INIT=8'hE0;
  LUT4 n1887_s14 (
    .F(n1887_19),
    .I0(n1889_19),
    .I1(ff_state[4]),
    .I2(ff_state_5_17),
    .I3(n1887_20) 
);
defparam n1887_s14.INIT=16'hB3C0;
  LUT4 n1885_s10 (
    .F(n1885_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1885_s10.INIT=16'h4000;
  LUT4 n1884_s9 (
    .F(n1884_15),
    .I0(n1884_17),
    .I1(n1884_18),
    .I2(n1884_19),
    .I3(n1884_20) 
);
defparam n1884_s9.INIT=16'h8000;
  LUT4 n1884_s10 (
    .F(n1884_16),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1884_s10.INIT=16'h9009;
  LUT3 n1818_s100 (
    .F(n1818_116),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam n1818_s100.INIT=8'h40;
  LUT2 n307_s6 (
    .F(n307_9),
    .I0(ff_command[3]),
    .I1(ff_start) 
);
defparam n307_s6.INIT=4'h8;
  LUT4 n307_s7 (
    .F(n307_10),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(n1017_6),
    .I3(n1013_11) 
);
defparam n307_s7.INIT=16'h1000;
  LUT3 n307_s9 (
    .F(n307_12),
    .I0(w_4colors_mode_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n307_s9.INIT=8'h0B;
  LUT3 n1013_s8 (
    .F(n1013_11),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n1013_s8.INIT=8'h01;
  LUT4 n1020_s5 (
    .F(n1020_8),
    .I0(w_next_0_5),
    .I1(n64_5),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1020_s5.INIT=16'h7007;
  LUT2 n1021_s5 (
    .F(n1021_8),
    .I0(reg_nx[0]),
    .I1(n307_16) 
);
defparam n1021_s5.INIT=4'h1;
  LUT4 n1054_s4 (
    .F(n1054_7),
    .I0(ff_ny[9]),
    .I1(n1148_4),
    .I2(n1145_5),
    .I3(n1143_5) 
);
defparam n1054_s4.INIT=16'h4000;
  LUT3 n1889_s15 (
    .F(n1889_18),
    .I0(n307_10),
    .I1(n1889_25),
    .I2(n307_21) 
);
defparam n1889_s15.INIT=8'h10;
  LUT2 n1889_s16 (
    .F(n1889_19),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1889_s16.INIT=4'h1;
  LUT4 n1889_s17 (
    .F(n1889_20),
    .I0(n307_10),
    .I1(n1054_7),
    .I2(ff_state[0]),
    .I3(n1889_26) 
);
defparam n1889_s17.INIT=16'h7F00;
  LUT3 n1889_s18 (
    .F(n1889_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1889_s18.INIT=8'h10;
  LUT4 n1889_s19 (
    .F(n1889_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n1891_12) 
);
defparam n1889_s19.INIT=16'h7D00;
  LUT4 n1890_s16 (
    .F(n1890_19),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1890_s16.INIT=16'h4FF3;
  LUT4 n1891_s17 (
    .F(n1891_20),
    .I0(ff_ny[9]),
    .I1(ff_state[0]),
    .I2(n1143_5),
    .I3(n1145_7) 
);
defparam n1891_s17.INIT=16'h1000;
  LUT3 n1891_s18 (
    .F(n1891_21),
    .I0(ff_eq),
    .I1(n1612_3),
    .I2(ff_state[0]) 
);
defparam n1891_s18.INIT=8'h90;
  LUT3 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(w_4colors_mode_5),
    .I1(ff_cache_flush_start_17),
    .I2(ff_cache_flush_start_18) 
);
defparam ff_cache_flush_start_s11.INIT=8'h40;
  LUT3 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_count_valid_s12.INIT=8'hD0;
  LUT4 n1780_s93 (
    .F(n1780_99),
    .I0(ff_dx[1]),
    .I1(n64_5),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n1780_s93.INIT=16'h004F;
  LUT4 n1780_s94 (
    .F(n1780_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1780_s94.INIT=16'h004F;
  LUT3 n1780_s95 (
    .F(n1780_101),
    .I0(ff_source[0]),
    .I1(n1780_103),
    .I2(n1780_104) 
);
defparam n1780_s95.INIT=8'h40;
  LUT4 n1780_s96 (
    .F(n1780_102),
    .I0(n1780_105),
    .I1(ff_source[0]),
    .I2(n1780_106),
    .I3(ff_logical_opration[2]) 
);
defparam n1780_s96.INIT=16'hC355;
  LUT2 n1779_s92 (
    .F(n1779_98),
    .I0(ff_logical_opration[2]),
    .I1(n1779_99) 
);
defparam n1779_s92.INIT=4'h4;
  LUT4 n1778_s92 (
    .F(n1778_98),
    .I0(n1778_99),
    .I1(ff_source[2]),
    .I2(ff_logical_opration[2]),
    .I3(n1778_100) 
);
defparam n1778_s92.INIT=16'h000E;
  LUT4 n1777_s91 (
    .F(n1777_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1777_s91.INIT=16'h0130;
  LUT2 n1777_s92 (
    .F(n1777_98),
    .I0(ff_source[3]),
    .I1(n1777_99) 
);
defparam n1777_s92.INIT=4'h8;
  LUT4 n1776_s89 (
    .F(n1776_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1776_s89.INIT=16'h7CC4;
  LUT3 n1776_s91 (
    .F(n1776_97),
    .I0(n1780_101),
    .I1(w_status_color[4]),
    .I2(w_next_0_4) 
);
defparam n1776_s91.INIT=8'h70;
  LUT3 n1776_s92 (
    .F(n1776_98),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1776_s92.INIT=8'hBC;
  LUT4 n1775_s89 (
    .F(n1775_95),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(n1773_106),
    .I3(ff_source[5]) 
);
defparam n1775_s89.INIT=16'hBB0F;
  LUT3 n1775_s90 (
    .F(n1775_96),
    .I0(n1775_98),
    .I1(n1780_101),
    .I2(w_status_color[5]) 
);
defparam n1775_s90.INIT=8'hE0;
  LUT4 n1775_s91 (
    .F(n1775_97),
    .I0(ff_source[5]),
    .I1(ff_logical_opration[2]),
    .I2(n1780_106),
    .I3(w_next_0_4) 
);
defparam n1775_s91.INIT=16'hD700;
  LUT3 n1774_s91 (
    .F(n1774_97),
    .I0(n1773_104),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_4) 
);
defparam n1774_s91.INIT=8'h0B;
  LUT4 n1774_s92 (
    .F(n1774_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s92.INIT=16'h7CC4;
  LUT3 n1774_s94 (
    .F(n1774_100),
    .I0(n1780_101),
    .I1(w_status_color[6]),
    .I2(w_next_0_4) 
);
defparam n1774_s94.INIT=8'h70;
  LUT4 n1773_s95 (
    .F(n1773_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s95.INIT=16'h070C;
  LUT4 n1773_s97 (
    .F(n1773_103),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1773_s97.INIT=16'hFC53;
  LUT3 n1773_s98 (
    .F(n1773_104),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1773_s98.INIT=8'h07;
  LUT3 n1888_s15 (
    .F(n1888_20),
    .I0(n307_21),
    .I1(ff_state[1]),
    .I2(n1054_7) 
);
defparam n1888_s15.INIT=8'h40;
  LUT4 n1887_s15 (
    .F(n1887_20),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1887_s15.INIT=16'h3DFE;
  LUT2 n1884_s11 (
    .F(n1884_17),
    .I0(w_status_border_position[5]),
    .I1(reg_sx[5]) 
);
defparam n1884_s11.INIT=4'h9;
  LUT4 n1884_s12 (
    .F(n1884_18),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1884_s12.INIT=16'h9009;
  LUT4 n1884_s13 (
    .F(n1884_19),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1884_s13.INIT=16'h9009;
  LUT4 n1884_s14 (
    .F(n1884_20),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1884_s14.INIT=16'h9009;
  LUT3 n1889_s22 (
    .F(n1889_25),
    .I0(n1889_27),
    .I1(n1889_28),
    .I2(n1889_29) 
);
defparam n1889_s22.INIT=8'h80;
  LUT2 n1889_s23 (
    .F(n1889_26),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1889_s23.INIT=4'h4;
  LUT3 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_cache_flush_start_s12.INIT=8'h5C;
  LUT3 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s13.INIT=8'hAC;
  LUT4 n1780_s97 (
    .F(n1780_103),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_source[4]) 
);
defparam n1780_s97.INIT=16'h0001;
  LUT4 n1780_s98 (
    .F(n1780_104),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1780_s98.INIT=16'h0100;
  LUT4 n1780_s99 (
    .F(n1780_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1780_s99.INIT=16'h7FF0;
  LUT2 n1780_s100 (
    .F(n1780_106),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1780_s100.INIT=4'h1;
  LUT4 n1779_s93 (
    .F(n1779_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[1]),
    .I2(w_status_color[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n1779_s93.INIT=16'h7CC4;
  LUT2 n1778_s93 (
    .F(n1778_99),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1778_s93.INIT=4'h8;
  LUT4 n1778_s94 (
    .F(n1778_100),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[2]) 
);
defparam n1778_s94.INIT=16'h9000;
  LUT4 n1777_s93 (
    .F(n1777_99),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1777_s93.INIT=16'hDEF3;
  LUT4 n1775_s92 (
    .F(n1775_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1775_s92.INIT=16'h070C;
  LUT4 n1889_s24 (
    .F(n1889_27),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(ff_dy[3]) 
);
defparam n1889_s24.INIT=16'h0001;
  LUT4 n1889_s25 (
    .F(n1889_28),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_dy[6]),
    .I3(ff_dy[7]) 
);
defparam n1889_s25.INIT=16'h0001;
  LUT4 n1889_s26 (
    .F(n1889_29),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1889_s26.INIT=16'h1000;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(n1017_6),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(ff_nx[6]) 
);
defparam n1013_s9.INIT=16'h0002;
  LUT4 n1014_s6 (
    .F(n1014_10),
    .I0(reg_nx[6]),
    .I1(n1014_12),
    .I2(reg_nx[5]),
    .I3(reg_nx[4]) 
);
defparam n1014_s6.INIT=16'h0004;
  LUT4 n1145_s3 (
    .F(n1145_7),
    .I0(n1148_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1145_s3.INIT=16'h0002;
  LUT4 n1149_s2 (
    .F(n1149_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1149_s2.INIT=16'h01FE;
  LUT3 n1440_s3 (
    .F(n1440_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1440_s3.INIT=8'h20;
  LUT3 n1441_s3 (
    .F(n1441_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1441_s3.INIT=8'h20;
  LUT3 n1442_s3 (
    .F(n1442_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1442_s3.INIT=8'h20;
  LUT3 n1443_s3 (
    .F(n1443_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1443_s3.INIT=8'h20;
  LUT4 n1818_s101 (
    .F(n1818_118),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1818_s101.INIT=16'h4555;
  LUT4 n1884_s15 (
    .F(n1884_22),
    .I0(ff_eq),
    .I1(n1612_3),
    .I2(ff_state[0]),
    .I3(n1891_25) 
);
defparam n1884_s15.INIT=16'h9000;
  LUT4 n1772_s127 (
    .F(n1772_154),
    .I0(ff_state_0_13),
    .I1(n1888_14),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam n1772_s127.INIT=16'h7770;
  LUT4 ff_next_state_5_s10 (
    .F(ff_next_state_5_15),
    .I0(ff_state[4]),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_source_7_9),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s10.INIT=16'hF100;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_15),
    .I0(n1887_24),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s9.INIT=16'hDF00;
  LUT4 n1014_s7 (
    .F(n1014_12),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1014_s7.INIT=16'h0001;
  LUT4 n1143_s3 (
    .F(n1143_7),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1145_7),
    .I3(ff_ny[9]) 
);
defparam n1143_s3.INIT=16'h10EF;
  LUT3 n1886_s11 (
    .F(n1886_17),
    .I0(ff_state[0]),
    .I1(w_4colors_mode_5),
    .I2(ff_dx[8]) 
);
defparam n1886_s11.INIT=8'h20;
  LUT4 n1815_s103 (
    .F(n1815_118),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_next_state[5]),
    .I3(ff_state[0]) 
);
defparam n1815_s103.INIT=16'hBF00;
  LUT4 n1889_s28 (
    .F(n1889_33),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1889_s28.INIT=16'hE000;
  LUT4 n307_s10 (
    .F(n307_14),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n307_s10.INIT=16'h9000;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n1278_s4 (
    .F(n1278_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1278_s4.INIT=16'h1000;
  LUT4 n2559_s1 (
    .F(n2559_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2559_s1.INIT=16'h1000;
  LUT4 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_13),
    .I0(ff_next_state_0_14),
    .I1(ff_source_7_9),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_next_state_5_17) 
);
defparam ff_cache_vram_address_16_s8.INIT=16'h4500;
  LUT4 n1889_s29 (
    .F(n1889_35),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1889_s29.INIT=16'h6000;
  LUT3 n1817_s105 (
    .F(n1817_122),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1817_s105.INIT=8'h41;
  LUT4 n1780_s101 (
    .F(n1780_108),
    .I0(n1819_130),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1780_99) 
);
defparam n1780_s101.INIT=16'h00EA;
  LUT3 ff_color_latched_s8 (
    .F(ff_color_latched_14),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_color_latched_s8.INIT=8'h80;
  LUT4 n307_s11 (
    .F(n307_16),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n307_s11.INIT=16'h4000;
  LUT3 w_next_0_s4 (
    .F(w_next[0]),
    .I0(w_next_0_4),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s4.INIT=8'hBF;
  LUT4 n2798_s1 (
    .F(n2798_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2798_s1.INIT=16'h4000;
  LUT4 n2558_s1 (
    .F(n2558_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2558_s1.INIT=16'h4000;
  LUT4 n1391_s1 (
    .F(n1391_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n1391_s1.INIT=16'h4000;
  LUT4 n2691_s1 (
    .F(n2691_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2690_4) 
);
defparam n2691_s1.INIT=16'h0100;
  LUT4 n2444_s1 (
    .F(n2444_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2443_4) 
);
defparam n2444_s1.INIT=16'h0100;
  LUT4 ff_nx_8_s4 (
    .F(ff_nx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_nx_8_s4.INIT=16'hBAAA;
  LUT4 n1889_s30 (
    .F(n1889_37),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1889_s30.INIT=16'h0900;
  LUT4 n1891_s20 (
    .F(n1891_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1891_s20.INIT=16'h0800;
  LUT3 ff_state_5_s15 (
    .F(ff_state_5_21),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_state_5_s15.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s14 (
    .F(ff_cache_vram_wdata_7_20),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1886_14) 
);
defparam ff_cache_vram_wdata_7_s14.INIT=16'h8000;
  LUT4 n2690_s2 (
    .F(n2690_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2690_4) 
);
defparam n2690_s2.INIT=16'h1000;
  LUT4 n2443_s2 (
    .F(n2443_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2443_4) 
);
defparam n2443_s2.INIT=16'h1000;
  LUT4 n1889_s31 (
    .F(n1889_39),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1821_97) 
);
defparam n1889_s31.INIT=16'hFE00;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_flush_start_16) 
);
defparam ff_cache_flush_start_s14.INIT=16'h00EF;
  LUT3 ff_source_7_s7 (
    .F(ff_source_7_12),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_source_7_s7.INIT=8'h01;
  LUT4 ff_cache_vram_write_s14 (
    .F(ff_cache_vram_write_19),
    .I0(ff_cache_vram_valid_13),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1821_97) 
);
defparam ff_cache_vram_write_s14.INIT=16'h5700;
  LUT3 n1773_s99 (
    .F(n1773_106),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1773_s99.INIT=8'h02;
  LUT4 n1774_s95 (
    .F(n1774_102),
    .I0(n1780_101),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s95.INIT=16'h333E;
  LUT4 n1776_s93 (
    .F(n1776_100),
    .I0(n1780_101),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1776_s93.INIT=16'h333E;
  LUT4 n1778_s95 (
    .F(n1778_102),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1778_s95.INIT=16'hA900;
  LUT4 n1779_s94 (
    .F(n1779_101),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1779_s94.INIT=16'hA900;
  LUT4 n1882_s3 (
    .F(n1882_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1882_s3.INIT=16'hACAA;
  LUT4 n1881_s3 (
    .F(n1881_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1881_s3.INIT=16'hACAA;
  LUT4 n1880_s3 (
    .F(n1880_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1880_s3.INIT=16'hACAA;
  LUT4 n1879_s3 (
    .F(n1879_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1879_s3.INIT=16'hACAA;
  LUT4 n1878_s3 (
    .F(n1878_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1878_s3.INIT=16'hACAA;
  LUT4 n1877_s3 (
    .F(n1877_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1877_s3.INIT=16'hACAA;
  LUT4 n1876_s3 (
    .F(n1876_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1876_s3.INIT=16'hACAA;
  LUT4 n1875_s5 (
    .F(n1875_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1875_s5.INIT=16'hACAA;
  LUT3 n1819_s109 (
    .F(n1819_130),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1819_s109.INIT=8'h15;
  LUT4 n1779_s95 (
    .F(n1779_103),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[1]),
    .I3(n1779_95) 
);
defparam n1779_s95.INIT=16'h008F;
  LUT4 n1780_s102 (
    .F(n1780_110),
    .I0(n1780_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1780_s102.INIT=16'hA333;
  LUT4 n1817_s106 (
    .F(n1817_124),
    .I0(n1886_17),
    .I1(ff_next_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1817_s106.INIT=16'h0DDD;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1821_97),
    .I3(n1886_17) 
);
defparam ff_next_state_0_s9.INIT=16'h7000;
  LUT4 n1821_s94 (
    .F(n1821_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1821_97) 
);
defparam n1821_s94.INIT=16'h9500;
  LUT3 ff_state_5_s16 (
    .F(ff_state_5_23),
    .I0(n307_10),
    .I1(n1054_7),
    .I2(ff_state[0]) 
);
defparam ff_state_5_s16.INIT=8'h70;
  LUT4 n1887_s17 (
    .F(n1887_24),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1887_s17.INIT=16'h0004;
  LUT4 n1883_s12 (
    .F(n1883_18),
    .I0(n1818_116),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1883_s12.INIT=16'h000B;
  LUT3 ff_cache_vram_valid_s16 (
    .F(ff_cache_vram_valid_23),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_valid_s16.INIT=8'h01;
  LUT4 n1889_s32 (
    .F(n1889_41),
    .I0(n1889_9),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1889_11) 
);
defparam n1889_s32.INIT=16'h01FF;
  LUT4 n1015_s7 (
    .F(n1015_11),
    .I0(n307_10),
    .I1(n307_21),
    .I2(n307_12),
    .I3(n1013_8) 
);
defparam n1015_s7.INIT=16'h00BF;
  LUT4 n1278_s6 (
    .F(n1278_12),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1278_s6.INIT=16'h0001;
  LUT4 ff_cache_vram_valid_s17 (
    .F(ff_cache_vram_valid_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_source_7_9),
    .I3(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_valid_s17.INIT=16'hE0EE;
  LUT3 ff_source_7_s8 (
    .F(ff_source_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_valid_23) 
);
defparam ff_source_7_s8.INIT=8'hE0;
  LUT3 n1892_s17 (
    .F(n1892_21),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_valid_18) 
);
defparam n1892_s17.INIT=8'h10;
  LUT4 n1891_s21 (
    .F(n1891_27),
    .I0(ff_cache_vram_valid_18),
    .I1(ff_cache_flush_start_20),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1891_s21.INIT=16'h0004;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1799_s91 (
    .F(n1799_96),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1799_s91.INIT=16'h5553;
  LUT4 n1806_s88 (
    .F(n1806_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1806_s88.INIT=16'hAAAC;
  LUT4 n1805_s88 (
    .F(n1805_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1805_s88.INIT=16'hAAAC;
  LUT4 n1804_s88 (
    .F(n1804_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1804_s88.INIT=16'hAAAC;
  LUT4 n1803_s88 (
    .F(n1803_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1803_s88.INIT=16'hAAAC;
  LUT4 n1802_s88 (
    .F(n1802_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1802_s88.INIT=16'hAAAC;
  LUT4 n1801_s88 (
    .F(n1801_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1801_s88.INIT=16'hAAAC;
  LUT4 n1800_s88 (
    .F(n1800_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(ff_state[4]),
    .I3(n1790_97) 
);
defparam n1800_s88.INIT=16'hAAAC;
  LUT4 n1020_s6 (
    .F(n1020_10),
    .I0(n1020_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(n307_16) 
);
defparam n1020_s6.INIT=16'h3FAA;
  LUT4 w_address_d_0_s7 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_0_s7.INIT=16'hCAAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_1_s6.INIT=16'hCAAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_2_s6.INIT=16'hCAAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_3_s6.INIT=16'hCAAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_4_s6.INIT=16'hCAAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_5_s6.INIT=16'hCAAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_d_6_s6.INIT=16'hCAAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_0_s6.INIT=16'hCAAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_1_s6.INIT=16'hCAAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_2_s6.INIT=16'hCAAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_3_s6.INIT=16'hCAAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_4_s6.INIT=16'hCAAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_5_s6.INIT=16'hCAAA;
  LUT4 w_address_s_6_s8 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam w_address_s_6_s8.INIT=16'hCAAA;
  LUT4 w_address_d_0_s5 (
    .F(w_address_d_0_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_d_0_s5.INIT=16'hE7FF;
  LUT4 n1777_s94 (
    .F(n1777_101),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n1774_93) 
);
defparam n1777_s94.INIT=16'h7F00;
  LUT4 n1448_s4 (
    .F(n1448_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1448_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1449_s4 (
    .F(n1449_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1449_s4.INIT=16'h0C0A;
  LUT4 n1450_s4 (
    .F(n1450_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1450_s4.INIT=16'h0C0A;
  LUT4 n1451_s4 (
    .F(n1451_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1451_s4.INIT=16'h0C0A;
  LUT4 n1452_s4 (
    .F(n1452_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1452_s4.INIT=16'h0C0A;
  LUT4 n1453_s4 (
    .F(n1453_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1453_s4.INIT=16'h0C0A;
  LUT4 n1454_s4 (
    .F(n1454_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1454_s4.INIT=16'h0C0A;
  LUT4 n1455_s4 (
    .F(n1455_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1455_s4.INIT=16'h0C0A;
  LUT4 n1019_s4 (
    .F(n1019_8),
    .I0(n1019_4),
    .I1(n1019_5),
    .I2(ff_start),
    .I3(n1015_11) 
);
defparam n1019_s4.INIT=16'h5553;
  LUT4 n1017_s4 (
    .F(n1017_8),
    .I0(n1017_10),
    .I1(n1017_5),
    .I2(ff_start),
    .I3(n1015_11) 
);
defparam n1017_s4.INIT=16'h555C;
  LUT4 n1014_s8 (
    .F(n1014_14),
    .I0(n1014_4),
    .I1(n1014_5),
    .I2(ff_start),
    .I3(n1015_11) 
);
defparam n1014_s8.INIT=16'h3335;
  LUT4 n1017_s5 (
    .F(n1017_10),
    .I0(n307_16),
    .I1(reg_nx[4]),
    .I2(n1013_8),
    .I3(n1014_12) 
);
defparam n1017_s5.INIT=16'h1411;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_17),
    .I0(ff_cache_vram_write_19),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_next_state_5_s11.INIT=16'h0001;
  LUT4 n307_s13 (
    .F(n307_21),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n307_s13.INIT=16'hB00B;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2444_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2559_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2690_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2691_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2798_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1391_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1391_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1790_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1791_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1792_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1793_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1794_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1795_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1796_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1797_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1798_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1799_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1800_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1801_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1802_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1803_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1804_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1805_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1806_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1772_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1773_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1774_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1775_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1776_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1777_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1778_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1779_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1780_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1875_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1876_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1877_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1878_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1879_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1880_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1881_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1882_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1815_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1816_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1817_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1818_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1819_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1820_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1821_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1822_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2443_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1013_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1014_14),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1015_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1016_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1017_8),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1018_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1019_8),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1020_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1021_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1143_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1144_3),
    .CLK(clk85m),
    .CE(n1054_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1145_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1150_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1151_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1152_3),
    .CLK(clk85m),
    .CE(n1056_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1199_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1200_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1201_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1202_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1203_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1204_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1205_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1206_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1207_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1208_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1296_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1297_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1298_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1299_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1300_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1301_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1302_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(n1278_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_color_latched_s1 (
    .Q(ff_color_latched),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_color_latched_8),
    .CLEAR(n36_6) 
);
defparam ff_color_latched_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1440_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1441_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1442_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1443_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1887_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1888_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1889_41),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1890_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1891_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1892_9),
    .CLK(clk85m),
    .CE(ff_state_0_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1885_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1886_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1883_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1884_10),
    .CLK(clk85m),
    .CE(n1884_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1448_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1449_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1450_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1451_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1452_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1453_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1454_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1455_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1178_s (
    .SUM(n1178_1),
    .COUT(n1178_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1178_s.ALU_MODE=0;
  ALU n1177_s (
    .SUM(n1177_1),
    .COUT(n1177_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1178_2) 
);
defparam n1177_s.ALU_MODE=0;
  ALU n1176_s (
    .SUM(n1176_1),
    .COUT(n1176_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1177_2) 
);
defparam n1176_s.ALU_MODE=0;
  ALU n1175_s (
    .SUM(n1175_1),
    .COUT(n1175_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1176_2) 
);
defparam n1175_s.ALU_MODE=0;
  ALU n1174_s (
    .SUM(n1174_1),
    .COUT(n1174_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1175_2) 
);
defparam n1174_s.ALU_MODE=0;
  ALU n1173_s (
    .SUM(n1173_1),
    .COUT(n1173_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1174_2) 
);
defparam n1173_s.ALU_MODE=0;
  ALU n1172_s (
    .SUM(n1172_1),
    .COUT(n1172_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1173_2) 
);
defparam n1172_s.ALU_MODE=0;
  ALU n1171_s (
    .SUM(n1171_1),
    .COUT(n1171_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1172_2) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_1),
    .COUT(n1170_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1171_2) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_1),
    .COUT(n1169_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1170_2) 
);
defparam n1169_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1259_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n985_s (
    .SUM(n985_2),
    .COUT(n985_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n985_s.ALU_MODE=1;
  ALU n984_s (
    .SUM(n984_2),
    .COUT(n984_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n985_3) 
);
defparam n984_s.ALU_MODE=1;
  ALU n983_s (
    .SUM(n983_2),
    .COUT(n983_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n984_3) 
);
defparam n983_s.ALU_MODE=1;
  ALU n982_s (
    .SUM(n982_2),
    .COUT(n982_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n983_3) 
);
defparam n982_s.ALU_MODE=1;
  ALU n981_s (
    .SUM(n981_2),
    .COUT(n981_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n982_3) 
);
defparam n981_s.ALU_MODE=1;
  ALU n980_s (
    .SUM(n980_2),
    .COUT(n980_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n981_3) 
);
defparam n980_s.ALU_MODE=1;
  ALU n979_s (
    .SUM(n979_2),
    .COUT(n979_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n980_3) 
);
defparam n979_s.ALU_MODE=1;
  ALU n978_s (
    .SUM(n978_2),
    .COUT(n978_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n979_3) 
);
defparam n978_s.ALU_MODE=1;
  ALU n977_s (
    .SUM(n977_2),
    .COUT(n977_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n978_3) 
);
defparam n977_s.ALU_MODE=1;
  ALU n1605_s0 (
    .SUM(n1605_1_SUM),
    .COUT(n1605_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1605_s0.ALU_MODE=3;
  ALU n1606_s0 (
    .SUM(n1606_1_SUM),
    .COUT(n1606_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1605_3) 
);
defparam n1606_s0.ALU_MODE=3;
  ALU n1607_s0 (
    .SUM(n1607_1_SUM),
    .COUT(n1607_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1606_3) 
);
defparam n1607_s0.ALU_MODE=3;
  ALU n1608_s0 (
    .SUM(n1608_1_SUM),
    .COUT(n1608_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1607_3) 
);
defparam n1608_s0.ALU_MODE=3;
  ALU n1609_s0 (
    .SUM(n1609_1_SUM),
    .COUT(n1609_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1608_3) 
);
defparam n1609_s0.ALU_MODE=3;
  ALU n1610_s0 (
    .SUM(n1610_1_SUM),
    .COUT(n1610_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1609_3) 
);
defparam n1610_s0.ALU_MODE=3;
  ALU n1611_s0 (
    .SUM(n1611_1_SUM),
    .COUT(n1611_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1610_3) 
);
defparam n1611_s0.ALU_MODE=3;
  ALU n1612_s0 (
    .SUM(n1612_1_SUM),
    .COUT(n1612_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1611_3) 
);
defparam n1612_s0.ALU_MODE=3;
  MUX2_LUT5 n1430_s5 (
    .O(n1430_9),
    .I0(n1430_6),
    .I1(n1430_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1431_s5 (
    .O(n1431_9),
    .I0(n1431_6),
    .I1(n1431_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1790_s90 (
    .O(n1790_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1791_s87 (
    .O(n1791_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1792_s87 (
    .O(n1792_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1793_s87 (
    .O(n1793_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1794_s87 (
    .O(n1794_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1795_s87 (
    .O(n1795_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1796_s87 (
    .O(n1796_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1797_s87 (
    .O(n1797_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 n1798_s87 (
    .O(n1798_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1790_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_sprite_disable,
  ff_next_vram3_7_9,
  ff_vram_valid,
  w_ic_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  w_screen_mode_vram_address,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n355_7,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_sprite_disable;
input ff_next_vram3_7_9;
input ff_vram_valid;
input w_ic_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:0] w_screen_mode_vram_address;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n355_7;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire n354_9;
wire n354_10;
wire n354_11;
wire n355_8;
wire n355_9;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n369_9;
wire n369_10;
wire n370_7;
wire n370_8;
wire n354_12;
wire n355_10;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire ff_vram_write_9;
wire ff_vram_valid_11;
wire n34_12;
wire n368_9;
wire n367_10;
wire n366_10;
wire n365_10;
wire n364_10;
wire n363_10;
wire n362_10;
wire n361_10;
wire n360_10;
wire n359_10;
wire n358_10;
wire n357_10;
wire n356_10;
wire n355_12;
wire n371_10;
wire n371_12;
wire ff_vram_wdata_mask_3_11;
wire ff_vram_rdata_sel_2_9;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h35;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n354_8) 
);
defparam n369_s2.INIT=8'hCA;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n355_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n355_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_8),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s3.INIT=8'h3A;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_10),
    .I1(n354_11),
    .I2(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=8'hCA;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram3_7_9),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n354_s5.INIT=16'h00EF;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_8),
    .I1(n355_9),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT2 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n354_8) 
);
defparam n355_s4.INIT=4'h4;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_8),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'h3A;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h5C;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n185_5),
    .I1(n369_9),
    .I2(n369_10),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=16'hF0EE;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n370_8),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s6.INIT=8'h07;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_12),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'h0FBB;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n354_s8.INIT=8'h53;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n354_8) 
);
defparam n355_s5.INIT=8'hC5;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(n354_9),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n354_8) 
);
defparam n355_s6.INIT=8'hC5;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n354_8) 
);
defparam n356_s4.INIT=8'hC5;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n354_8) 
);
defparam n357_s4.INIT=8'hC5;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n354_8) 
);
defparam n358_s4.INIT=8'hC5;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n354_8) 
);
defparam n359_s4.INIT=8'hC5;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n354_8) 
);
defparam n360_s4.INIT=8'hC5;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n354_8) 
);
defparam n361_s4.INIT=8'hC5;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n354_8) 
);
defparam n362_s4.INIT=8'hC5;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n354_8) 
);
defparam n363_s4.INIT=8'hC5;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n354_8) 
);
defparam n364_s4.INIT=8'hC5;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n354_8) 
);
defparam n365_s4.INIT=8'hC5;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n354_8) 
);
defparam n366_s4.INIT=8'hC5;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n354_8) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n369_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_8) 
);
defparam n368_s4.INIT=8'h3A;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n369_s5.INIT=8'h07;
  LUT3 n369_s6 (
    .F(n369_9),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]) 
);
defparam n369_s6.INIT=8'h40;
  LUT3 n369_s7 (
    .F(n369_10),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s7.INIT=8'hAC;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_8) 
);
defparam n370_s4.INIT=8'hAC;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_8) 
);
defparam n370_s5.INIT=8'hCA;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s9.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(n602_3),
    .I2(w_pre_vram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0008;
  LUT3 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_11),
    .I1(w_sdram_valid),
    .I2(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=8'h10;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_11),
    .I0(w_screen_mode_vram_valid),
    .I1(n354_8),
    .I2(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_valid_s6.INIT=8'h40;
  LUT4 n34_s6 (
    .F(n34_12),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n34_s6.INIT=16'h0400;
  LUT4 n368_s5 (
    .F(n368_9),
    .I0(n368_6),
    .I1(n203_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n368_s5.INIT=16'h5C55;
  LUT4 n367_s6 (
    .F(n367_10),
    .I0(n367_6),
    .I1(n202_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n367_s6.INIT=16'hACAA;
  LUT4 n366_s6 (
    .F(n366_10),
    .I0(n366_6),
    .I1(n201_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n366_s6.INIT=16'hACAA;
  LUT4 n365_s6 (
    .F(n365_10),
    .I0(n365_6),
    .I1(n200_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n365_s6.INIT=16'hACAA;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(n364_6),
    .I1(n199_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n364_s6.INIT=16'hACAA;
  LUT4 n363_s6 (
    .F(n363_10),
    .I0(n363_6),
    .I1(n198_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n363_s6.INIT=16'hACAA;
  LUT4 n362_s6 (
    .F(n362_10),
    .I0(n362_6),
    .I1(n197_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n362_s6.INIT=16'hACAA;
  LUT4 n361_s6 (
    .F(n361_10),
    .I0(n361_6),
    .I1(n196_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n361_s6.INIT=16'hACAA;
  LUT4 n360_s6 (
    .F(n360_10),
    .I0(n360_6),
    .I1(n195_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n360_s6.INIT=16'hACAA;
  LUT4 n359_s6 (
    .F(n359_10),
    .I0(n359_6),
    .I1(n194_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n359_s6.INIT=16'hACAA;
  LUT4 n358_s6 (
    .F(n358_10),
    .I0(n358_6),
    .I1(n193_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n358_s6.INIT=16'hACAA;
  LUT4 n357_s6 (
    .F(n357_10),
    .I0(n357_6),
    .I1(n192_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n357_s6.INIT=16'hACAA;
  LUT4 n356_s6 (
    .F(n356_10),
    .I0(n356_6),
    .I1(n191_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n356_s6.INIT=16'hACAA;
  LUT4 n355_s8 (
    .F(n355_12),
    .I0(n355_6),
    .I1(n190_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n355_s8.INIT=16'hACAA;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_vram_valid_11),
    .I2(ff_sdr_ready) 
);
defparam n371_s4.INIT=8'h10;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  LUT4 ff_vram_wdata_mask_3_s6 (
    .F(ff_vram_wdata_mask_3_11),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s6.INIT=16'h00FD;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_8),
    .I3(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hDFFF;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_12),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_12),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s7 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s7.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  w_palette_valid,
  n438_7,
  ff_next_vram3_7_10,
  w_next_0_6,
  n772_35,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input w_palette_valid;
input n438_7;
input ff_next_vram3_7_10;
input w_next_0_6;
input n772_35;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_7;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n194_8;
wire n199_7;
wire n288_6;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n194_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n195_10;
wire n240_6;
wire n22_8;
wire n288_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_4) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_4) 
);
defparam n367_s0.INIT=8'hCA;
  LUT3 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n288_8),
    .I1(ff_display_color_7_9),
    .I2(w_next_0_4) 
);
defparam ff_display_color_7_s3.INIT=8'hF4;
  LUT3 n216_s2 (
    .F(n216_7),
    .I0(w_next_0_4),
    .I1(n288_8),
    .I2(ff_display_color_7_9) 
);
defparam n216_s2.INIT=8'h10;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_4colors_mode),
    .I2(n195_10),
    .I3(n195_8) 
);
defparam n195_s1.INIT=16'hFF10;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_10),
    .I1(n194_7),
    .I2(w_screen_mode_display_color[3]),
    .I3(n195_10) 
);
defparam n194_s1.INIT=16'h11F0;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n195_10) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n199_6),
    .I2(n197_8),
    .I3(n195_10) 
);
defparam n197_s2.INIT=16'hF100;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n199_6),
    .I2(n196_8),
    .I3(n195_10) 
);
defparam n196_s2.INIT=16'hF100;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT4 n195_s4 (
    .F(n195_8),
    .I0(n199_6),
    .I1(n194_10),
    .I2(n195_10),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s4.INIT=16'h1F00;
  LUT4 n194_s3 (
    .F(n194_7),
    .I0(w_4colors_mode),
    .I1(w_sprite_display_color[3]),
    .I2(n194_8),
    .I3(n199_6) 
);
defparam n194_s3.INIT=16'hBBF0;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_7),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n194_10),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n194_10),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT4 n194_s4 (
    .F(n194_8),
    .I0(w_4colors_mode),
    .I1(n127_3),
    .I2(reg_backdrop_color[3]),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s4.INIT=16'h00EF;
  LUT4 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=16'h0001;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_8),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s2.INIT=16'h1000;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n195_10),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n195_10),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n195_10),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n195_10),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 n194_s5 (
    .F(n194_10),
    .I0(n438_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n194_s5.INIT=8'h10;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n195_s5 (
    .F(n195_10),
    .I0(n199_6),
    .I1(w_next_0_4),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_10) 
);
defparam n195_s5.INIT=16'hB0BB;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n288_s3 (
    .F(n288_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(reg_screen_mode[4]),
    .I2(n772_35),
    .I3(w_4colors_mode_5) 
);
defparam n288_s3.INIT=16'h008A;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_6),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13032_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13032_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13032_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13032_DIAREG_G[22]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13032_DIAREG_G[21]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13032_DIAREG_G[20]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13032_DIAREG_G[19]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13032_DIAREG_G[18]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13032_DIAREG_G[17]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13032_DIAREG_G[16]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13032_DIAREG_G[15]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13032_DIAREG_G[14]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13032_DIAREG_G[13]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13032_DIAREG_G[12]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13032_DIAREG_G[11]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13032_DIAREG_G[10]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13032_DIAREG_G[9]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13032_DIAREG_G[8]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13032_DIAREG_G[7]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13032_DIAREG_G[6]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13032_DIAREG_G[5]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13032_DIAREG_G[4]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13032_DIAREG_G[3]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13032_DIAREG_G[2]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13032_DIAREG_G[1]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13032_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13032_DIAREG_G[23]),
    .I2(ff_imem_13032_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_imem_n29_DOAL_G_0_19),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_we_even),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n84),
    .I1(ff_address_even[3]),
    .I2(n85),
    .I3(ff_address_even[2]) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n79),
    .I1(ff_address_even[8]),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n82),
    .I1(ff_address_even[5]),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_REDUCAREG_G_s (
    .Q(ff_imem_13032_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_0_s (
    .Q(ff_imem_13032_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_1_s (
    .Q(ff_imem_13032_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_2_s (
    .Q(ff_imem_13032_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_3_s (
    .Q(ff_imem_13032_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_4_s (
    .Q(ff_imem_13032_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_5_s (
    .Q(ff_imem_13032_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_6_s (
    .Q(ff_imem_13032_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_7_s (
    .Q(ff_imem_13032_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_8_s (
    .Q(ff_imem_13032_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_9_s (
    .Q(ff_imem_13032_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_10_s (
    .Q(ff_imem_13032_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_11_s (
    .Q(ff_imem_13032_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_12_s (
    .Q(ff_imem_13032_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_13_s (
    .Q(ff_imem_13032_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_14_s (
    .Q(ff_imem_13032_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_15_s (
    .Q(ff_imem_13032_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_16_s (
    .Q(ff_imem_13032_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_17_s (
    .Q(ff_imem_13032_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_18_s (
    .Q(ff_imem_13032_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_19_s (
    .Q(ff_imem_13032_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_20_s (
    .Q(ff_imem_13032_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_21_s (
    .Q(ff_imem_13032_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_22_s (
    .Q(ff_imem_13032_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13032_DIAREG_G_23_s (
    .Q(ff_imem_13032_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13032_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13032_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13133_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13032_DIAREG_G[22]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13032_DIAREG_G[21]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13032_DIAREG_G[20]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13032_DIAREG_G[19]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13032_DIAREG_G[18]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13032_DIAREG_G[17]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13032_DIAREG_G[16]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13032_DIAREG_G[15]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13032_DIAREG_G[14]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13032_DIAREG_G[13]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13032_DIAREG_G[12]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13032_DIAREG_G[11]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13032_DIAREG_G[10]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13032_DIAREG_G[9]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13032_DIAREG_G[8]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13032_DIAREG_G[7]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13032_DIAREG_G[6]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13032_DIAREG_G[5]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13032_DIAREG_G[4]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13032_DIAREG_G[3]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13032_DIAREG_G[2]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13032_DIAREG_G[1]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13032_DIAREG_G[0]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13032_DIAREG_G[23]),
    .I2(ff_imem_13133_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n90),
    .I1(ff_address_odd[8]),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13133_REDUCAREG_G_s (
    .Q(ff_imem_13133_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13032_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13032_DIAREG_G(ff_imem_13032_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13032_DIAREG_G(ff_imem_13032_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n162_8,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n162_8;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_30;
wire n160_8;
wire n157_8;
wire n62_8;
wire n62_9;
wire n22_8;
wire ff_h_en_12;
wire ff_vs_7;
wire n216_9;
wire ff_x_position_r_9_12;
wire n103_10;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT2 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=4'h8;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_8),
    .I2(w_h_count_end),
    .I3(n103_7) 
);
defparam ff_vs_s2.INIT=16'hE000;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8_30) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_30),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_30),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n62_8) 
);
defparam n103_s4.INIT=8'h10;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h6000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(w_v_count[2]),
    .I3(ff_vs_7) 
);
defparam ff_vs_s3.INIT=16'h4000;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_30),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n62_s3.INIT=8'h01;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(ff_vs_7) 
);
defparam n62_s4.INIT=16'h0100;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_vs_s4.INIT=4'h4;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n103_s6 (
    .F(n103_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n103_8) 
);
defparam n103_s6.INIT=16'h1000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_30),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_12),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_10),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n960_38;
wire n959_44;
wire n963_44;
wire n1061_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire ff_next_vram3_7_9;
wire n772_35;
wire ff_next_vram3_7_10;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire ff_color_latched;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_16_5;
wire w_next_0_4;
wire w_address_s_16_6;
wire w_address_s_6_10;
wire w_next_0_6;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n355_7;
wire ff_vram_wdata_mask_3_9;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_9(n1177_9),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_v_active_8(ff_v_active_8),
    .ff_color_latched(ff_color_latched),
    .n127_3(n127_3),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n960_38(n960_38),
    .n959_44(n959_44),
    .n963_44(n963_44),
    .n1061_20(n1061_20),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_address_s_16_6(w_address_s_16_6),
    .reg_left_mask(reg_left_mask),
    .w_next_0_6(w_next_0_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_16_5(w_address_s_16_5),
    .w_address_s_6_10(w_address_s_6_10),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_4(n240_4),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n963_44(n963_44),
    .n1061_20(n1061_20),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_next_vram3_7_9(ff_next_vram3_7_9),
    .n772_35(n772_35),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_20(n1061_20),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_vram_interleave(w_vram_interleave),
    .n959_44(n959_44),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_color_latched(ff_color_latched),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_16_5(w_address_s_16_5),
    .w_next_0_4(w_next_0_4),
    .w_address_s_16_6(w_address_s_16_6),
    .w_address_s_6_10(w_address_s_6_10),
    .w_next_0_6(w_next_0_6),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram3_7_9(ff_next_vram3_7_9),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n355_7(n355_7),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .ff_next_vram3_7_10(ff_next_vram3_7_10),
    .w_next_0_6(w_next_0_6),
    .n772_35(n772_35),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n162_8(n162_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
XPJPuvabvUXOoZ2RXr7AI7f7XJdb9UKlfz/jTjsdNygwUFawr30Xv6nZi7ww2vK8efOLgbPqhUF2
nG/eq8xD/7S8ITMkWldggRpjKnZoRa4ejphF7+1muJg/Kn6M4Ah98OHfbT8RAsi+eM2DIhTb1MGz
Zd3YGerI9EaWxVknElO9htRkKJ+fANWixvcQ5Dyudj812t6W1kWpQi2CITixYLCFGHSxVSrWNiKI
6ixKYp+n1d4S26UgAHtqExjqhsKDu+fZb03BZLxDfa7krB22LyLZjD1iEMDF37g4oOBXbPvbE5+C
DzfX3zmGPeMzC0FQnkJNTVeONniM/+FNJ+skag==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
SMN51nbefgVxmoZ8n5NLXeB4WzjVio9C3DjzFvpA2stZhz5gRaD+LkJ0O7FVqejy3SjubQq/8+Te
+h6bcUUSSDPXC/iIh1fjPDGV6PORtbyYecVDwUMLwFqNCtnXfpr2TyJeE7CUDb5qqPS60/BdhjVu
wtOY1h//ArarbDi9L+4LkoZpf8NCJ1hegxjeMNCSOJtLlUjkOMEa1nLThff6YSNhNUfYbbl31DQY
JnXmeaB1HGS2vYhcvM8x6MZDkAitJX/BJTgJJtQNpdO7/PntDpDZEDlSOwiqnhVnz618ukldIBBQ
Pp8PmIp0XqX5qwYAQdYnzbDljdCTCOWmdboZ1Vf3VeGdGyZbPWsk6dPol7WwwfOpESupTmQbr/uM
cjqFVw4KPbT/IYJAODIoD2bWD/D0RGOeIdgBmDdbsbvZMUsKI8Vb8KwEq90iA88uVMFwqtJaAfmP
+66tNmnOQEFkW2c0+gtbzWuIOAZXoHOMJh+z1HpWlQZ4z2byLX8LWHAjzM7RLVquyoR4KzYir6Ps
i9Dyg4E7euNpcT8e0zClHY7sXkUW47xMvFItvrS++w63/YQk00E0iMkDjYxBwDzrHX0DBbu3Dv62
YHmFmdCpWHpKA+KDSAjB0Y/YZXDOqdqOy9DFfyaEfM12LbFwGkpjRFNJ8GIlnaYiGcDit3IbcGDb
APdJFaSwXN8XcpiTcZubf3KwCBseamicv6zCzWlyRiTVkZN1iDtvsaX6OYXE5GKQY4HLOhp6VaxE
OtE8LPErJ737wHasBG9qUFyG5BFs1TyA5eFaJAlz/fdW5r+t4CPK4q2h1KqYb4bXgMYItJxeRIWJ
8b/Ttpw7K2T80WQTYfusfm8kGpqiQbDJBZOWomfyEkiPQgAnN+nBu1VMd1i6wsHnl4VP940YmOMd
r0kdLhns4NjTt5soFw6Wf2M5Lvcefkdo4iOB76NfA82/KFpqQBvK2BBg6LUdf0LVN4N4xeou2DOv
oq7tBj6Hc88/1J8EyU5B2pjb14w1SfmOTAXUMshDMmTKA99KL985u11DY7XupRiG2tS5Bo4jmiUy
wvFe5sz6odMoOic1uU+JUa3mzKVOdC+Lh38tsPnaMtlzIfPaJE+MX17WqbrJ7LuQYFeycosT/JyV
Zx/MZBOxlAN4naNNt6XrtyO1J+tXRZUacIuxT4QUY2v5+bNeHL5cJO6BQ0qAddsudm0pbmKnUUvg
78YIS+RhUrhULAR49vLnSlebwI+0Uxve8zQhglZY/KR2o6Nzo0nynKAJJo0aq8qpI9+mFxaAzH9E
OqjajSvi4iCNrsrH9N46TJIT2M41avPoCVCXIEaXTdKy/y77Efo+44EP7X+wcHFSzQNSiF0jSOrF
vY9vtwAauY0DH9c4vdlKJ1A1C+69TXGJh4sIsgUpJH0YjEPvuIYNPo1hnz8XOEvE0FUix4y0FP+r
MG2UMlFtd09jKScjY2V2e1x7QuzzKbu4U3H350ha1Zh1ILeB/Aw3+Ijk+3PLUoOUq9Uj8TwCOTbV
5sjN4Ktm0RnzFe7/uYJSWJB3XGSKkDUrPO5ok5NwJHk2rbBvi4CwOzBzAq2sQ33++738UKTHacpS
FR/PPbxCBa2Q5sgpZ+cz0voaOkxITIEK76pta7lrT9W9CzhwYhdlWS9ibz30TlFKOwnnbp6KZ5/u
MmKILNtxyghtKJW37MKd9FyIj9+DyOFcVPA5Q7pVqTfHEZozVX84adUbPLbfqAcNVooRtda4PUXA
7soPdfB13NWdiPgPs43gKD511slu3BWxyA4feHVHXDtsUWszFKbIJOIWkZB+GCYPtYZNHYuWrb+5
nJeoQ4YtenA9hYT3ajqKO1FSF1Opk8kj+r4TPaNsun97IYOHeBJmuFlroMCGfl+WCZSZI7+m6Mxw
eOaGzZwdWF/VGV5fRPYfSRzKspJjVQMwe+McQm4thAPyBcmOWlQ3MFLovus75ATtmd3HyWtyXclE
FU3uHuuj5nMBK/eroz7C30mOYlHQY3JZUJBPSTSDq8bTOS5y2kHMGPehSLbOaX7Mz3q3VuE3L388
8zNMXhZJhmOajWn1KeX6LSEUuXHhbNLA8SYrrDRj1yOgmmNVNgGNu41GoeYIQ8QvrQ9C4LPrAqfa
KW5tW5FahZJCPxjjN6jhMVLv2spw0BNdwVVV3Xnl6V/6btzWsBMZJ8FNLRMnmxlgnUXtiT4wAjgN
GtRa86UFohH1qQMahraLVgfPUoipY6b1waDShiDSSkbN9wwchqg/9Nc5lbZw0+uXhh+klzilvd0D
dHFe97dMlbB1vX2CH3L+G4E1irzEjRpCffn0GtCc6Rf52saZHasyNQiA/ejBxgFS45Zl6p2SIbrr
j2H13hHk4BKNOh3rXoqgkbHap8ZjpTdyornVQnADZYJC91f4Fl5d1UNSkMX7BVGZZ4NQF45R+6ES
qcxJSdgDoRYtWmyMsk06xYghvrxXUYo6HNPLFXnGYeTksskGDvXPQ6KdxNX9WC7VXviMIe522qqQ
PRrSX+M+ll3lJLns3JYHLYeorGyL4iwLjJj+Q8Q/WFaZboqEc6HmgSaD5I5tBubhBTzZxR903BuX
W1Cqvd0YlRVRYe2HuJcQANEOsaS+HJIL/OO85xFMHS1miQIrMENP847sSkVZMCmfh1jlSKLL4d0t
HTNXVpPLzoSsXSesoow2+855rj5K7T9ydmoEvTGTPDibMSzjHyfTCWwjAVahB+LX4Zj8+pFQkOaG
T3e77mJCpHFoJAbo0M95izrgJxQyJqXCHHgOCMU5AN/gDMqpZTfwy5SPE18/745dmegZH87CROT6
s+lGBe0rAcwGQmHRbccQ9xLCcGqSLZU7fplBxokQsX+Dls3LnUz2avEVYNOEpbM1T7J/pWAPuIHl
PezVOGREHsj1FczpnEtRKY5r+qxiEw8V+qF+wPmgXVYBN6DzKypIKfnuQIL5Ealvzigdf79GOK3F
Kryec7jqvTZAhM5n406rqlo7xJSfNPXFpBW/UizGks1XvcTd4JSr0h4ixSA5fdhtLaaqmIDmoNUZ
Rp2ZsHmGjK2wQszD5m8rT1J51s40wK+wva2Y+GF6txEAVkdXWByo6LvHnMsutzfafVXOBfeJlKwP
1uqCp9GETCDcS9LMgtJnuTEvVLAaN7JE9S4Lyg0hH0mGihqYT5juFtzKwmpFIEweg4nDd5LfmQ6N
d82TvAdx+UDsdB8ZXbnFJKIUs5ayyDpUDKsXetq3TjaAVWRE3glEj8ln4E7wiBhTa7/DeNsxn5i9
NN9EDtbD6tLiz9NWMejA/PhvnlfYpgo3xC5g1/iFSX35H2sUu1ZN15xGDkJhwG0JGuCtCnMY1TVa
jAJPkvLrHTlwHFOKFj52LtPYDoQK8+F6N+bfulzvDPweIjfB2tdWBiTOp+PdWX3QQckoZxUuzEed
uZIhj9kenIAUGKYf39dPD5pQ6hlZ46Cs3wfSKqCSX+13CnfRK2Z+2tVr5qnYAI6VSvAf6E+LI3OH
NEjaYJGtZB5KCcaMBhPoZNdF9IUOlCjnbuHPjn0YCeC8ilX+jnL78492af9BUicwx1tyJTksxAf9
3USyrMW/W/XM4Ev/FIHHf4AkYJxf67817kYIpFfTkcEpsMkrEP1xC496HKX/qt4lGTIxRFzdgQ7u
ow0dOjl+IPTnwBi2P37BkI+qmAPTRr2z/08sLZiDkafzVH2XkqsTbW0YXjzc1hdzNyMRInBSMplT
vrIMOgFvMgDuTVdDlOHp/EpbQmjlHZGNMuLMB8dzc6UrgUSjw/1FtDOPNBZAwBlE77nEYhtL4kqC
Q8yt3Bdvy8Qfp2g6Dux3ToLhySxMSC9TzCwbM1jPNC1b9DPnW9IhA93AwJVwf7lHZgX5d4gvb0TM
O0quo7ZspJ0UBHNcsPPXM54ZqeAT7A5u3T24RKzc6d1MUz9X1Nb4GwM5CP5twTeBo6bhthueK708
60jRgP8q9OGbg6MIulNk52h+M4bcYZYsmRYJ4mT9jMqKM4VHL2ogEwJ42eyNHL4HgzqyBl5mfefK
yTgIr+uXwHYmAoeCBsGjv+G6KdwONpTmxOgkisf1GSXcrx4L8LhiIdHu1rYGHuMUv5JhWB2rl5rW
En19ip7EdTsLMNKYAOQlvNUcMi9osYmThvzZmFKkE0S68oVTcRoa+fW4xVAa9QkwUtxxKBv4ySD0
3T0Y1W116i7rzmtCKtToQOXd7scpX+5VWJQpWchuMfXljClS+R6T2myfzP8oGd1W5h23ELbf6Y3q
LFz5gySV2tAm3aZhBnAMLlX27mytbJOh2XYlxoh5cqCZf2raoMt4dabdClDvrrGnQE9ueHenW3ax
JZOsKnmSjtJhKMpduFUqXhd7jNerFPeNdyhLiyW+3sIRD7rrpTqfVSyj//zQKHJyq8y7xFhYpK+O
hwDHkeJJOqD/qYfvCLjJ1RoXBDsAU1/xNWmjzUehkylmCcOiTNL61yegh7viM76C3bjO0NTmlcm3
xqKcDTZvh8kf5ptJVllTvL4qqSnMS3L0yFMGGQUNChNaozi4nUqvRnm/ilClx7v2mt0xg8MmOkW4
/3K5At1IHEPIrjZ2wmOQWIpIAm/ThAru/kFNjLeb1WXTzTpA6fsuVd+WcaPS1mEbwwaLP2z4ARZx
zlWxtY+wsgYgYu2yRCdc4MCdUkaI7rwjMizig3maRmcrOODJ63yx1qfm0DOyrg+vCOITk+wlbPpI
hQpZgDlz5EECXGcRQuzDQ8KSJ6cnO/L+nfGfLOV1Vd+tszMYtsDgJMmCGBp42pO9+UC27Kz9Ekou
QE08p7dDHMLaRMaVG20XExhm/taBENpILULdL7fTI0U+YkX3mmO1nPY5OZsYA+QWD1ruIyW1TpUP
V+3NMG4teHlmorGHXIe6JGN0Z2bms36ntJZX1rD4heYZ1UdyBLCuSHxjMg5G5PV/9GhywcIK1gaM
m3PAJPKeco59hZdrBTSsOplggeRU5CupwCnJ7O+3x3OhTjUagN2nM0M1YSefFQFGeqe5zGGz0RzK
vOVsx6S/VsWWWRY/CvU4eaD36z21R28zhhPcPn5HhioQ1GwFHfMosv2at0aKqhSZH9ZcY4LC8fcp
9A3+Outv/FoCInmkLE5ZICMrPA718PKTTnbWZLWxZdRF+0Jt5W1vWXMTDTZzCg2wQ4q4YCWTkbdZ
3r38yNaIlYRVHcBuzhNHQ58An5HVl5pqB6Rax0EJG8kn61RP1x3YQT7l2lO5ojCA+368ttAAikB0
S3UkLE84Cwx6kVCBjLeq+hVLDEHDiYr/puz22ooJ5OQ2/s8CV1sPT3l1GdiIdECFJ0mM3xKdqDYf
R9Jrqn3XXAtsxqWocNaWVgmlNnVfguQ2OlGSb9mB6JNffv9wl2dOKC0pSo+SsMui4iIb+wBInmw/
cObHjhoIINKUevxJWzKcSzOxMxexpWNvvlqjXTFkSVjT2pzoPVMGAOOOn3xjFTQmdug3pr9TjiBL
QYqtnV6wmiTPUDP7/LiHPob4bL8RJIUtVQmiRH8E2qR2WnscvpYNIkcTqEKr0gHb24qfxUeUiwAv
Cbw6RqyhOMx9WC7WAkcDWHdm8U2E56NmdIY9gl/egyb1ACm9lrx0dc1NwD4K3mIYavs3ZWrbxVS3
TTmdCrG0Gx86PvsKiAYccIkEnDv3ztftPluXSfBfcmVqcXL0bbFCV1Cznx1mIN1btTHLUE9Am/ME
rJSwMkCgfgXinepco1EOTV+R+hDPCAweQyTrTbqMvYcrXPg/KZS8NUmE6ZtPEJIdt/an29r4Lt0D
MsCFvRSxrTMDKFrnjBTVYbgqnDATwCKz3R8zaBKA9K4qZCyMiuEJCpFpVmzZEQ32e0XBJw67j1yI
Houis767InEooYmCnW4GDihjQQn00xzR1m480ClH1biCWxx2F1cZrK5CXsDr8V1U8X5/3reglypm
UWjOdgFySFgJGyLPUHh9DX6NWHGPDdSq9f9E6XmOgYrE5zX/0WZhWaFg/iYuOdomumkOBR/tJPr/
F3P/DJ2G7U7lRXppLIGG8p4qTwUNILGZeZI4WoJrJzSwfgZfkno4Pv7V5vrYjQf7ZBwwHzN/K268
bK/YTPZHi9mLg8isz61D6fZU2gsR31owat9mR82fyOOMJ73cN09vAWk4z5f+5T1t3PEMPj54dDQG
JIkovxgMaW3syPgXK/PO96viz5XsyFgoMWB5sFklHtQ8Llsk6WDlO0G0jyl+6uBIEqU6kkU5zMYg
0plTpM0sj3R+Ldcbs7LbR4uJRUzbqpzTp+XxC9pV5YZfBLetCh9IViKSAtsVIDc8R2QuoA1zJvtM
ipBOkxTCJEDZiq2n2w045UoEU9OdDvRdEoHJ8oHTr5guwAoTM+vYQE4KzLadCUlYtmiGXL9AFzdZ
/3drBFMN6yn85+TXrGF8hZsdCLPqgq01tyOBVAz4B17G9xC37maDtEly/yOz//KWo08A/37mbrPg
90bOQwkWmRu1Eq7iioQk3eNXGpK0pdnLDb86qzKB4rhWuREucXHqKv3T5Ww/iUHBpLRYS+LBFzJO
yxER14A77Nd5tYqOYbaNahL0ACSKnGzBhJJSKxCu4N0DzaTGoXWbAijmFT/NNTSjG0dIML6LhQxk
GnjzvhA7doUhxyeLtZPux6XEl1iTMH8PIQ/8Qy1QO7BOvsUpzjwL1wAeYK2X5WUnbVomxGVbrrvk
oWhmVk+7SMXZg6AOdOUN6TwNgjfBp+pEYus40bGUiBoMGrq4yuLM4Nm2lqWelYqe+Cbk0m37vgkb
aZNVbk2BxcyoHWQ/nY6cKrt2XlF3CZx5oOeOT227buxV+RV1+GxtoTxVIoerlktSC28d/kECZAzV
J1jiV3B+ybahRVvSJEY1iYrDUvUGoiCWRgOGOi0aTaWPpr1AhFTMa8+fDBX/4ICBNsmweo4PmvqT
/senIWQYFqnfzvx/s8yjNdKmTna3vsRGqscIa8/kM+0VrqgpwJ3dwdEZCdBwqRJF/4teNQv9PHPm
D3FBoBZQ+vHqKXPQqgYs6YQGZk5pntMdtpdeJJ5ZN81S18E/6hO8gs0oPTwhePOFJTuYujOySY2d
ik2U/GAcOv9+Re1GlrxLZ2Dq7vCU6Tl34Je/3fUoyD9sDWhVSx8VkzSaRjQ8gF93OsWVKELSlcJa
CeUNLuF+06OvvEuXJW9LN8kNg00yjetkl+sA+Tih1XB22peJapbJFZlmEc3umY3u5X52A4bkenoL
wqBbzSZG1oywVMDl+EftrLN0yAnusx1vAiG+nuawe+ow4ZqmUOtCIy48vSoDqjtTTbRggJSZhS7b
4roGPaowNAIqSfdRXnC13uoENcI+9SkU06k7jToa/S8VyDEI/rK7TnVqfYL/GGM2Tywmxw9415hR
wNTHbtyvZg9ninl2a8AWnztjaAFZwMQJEfKA/KiCfsJoTjhA/e5xrdlm4UZCFEdSxiXJoe2IY3Ov
8cf3pJkj/qUI62HkepeWIfsLrb4WJU54ZvI7URfOsjX3prwpAMQt/Zq64FcfscQ0FsfxDl+5Nnml
w2avQBtW6ay4F/ItWYwDWPd23exHOHZJTinLbkWmIU9ioOva3y2i+Us13V9u2+ypy302IeI2YV5K
SWzPpHLzCnq1P0lE6kCEPAFrMuph8M3x7fEUAG4maSvXA0nkkZVMTx7ZmBVeEFTRwgmuFdwGpOk9
gbBgo+m/aiYjhyNXhxW6wD0t/0FB67jtsl8ZFdd1VFe4jPDhvaYaQholiUV98G88AxNMn4/BaQOW
VmBPS+hyqZkqcRIRldn2rijPHQlYhCXO9vOjzR+mUUajbLoAc3dOwJy4r1Ja87ekBZB/79T2Jx33
dpKzjux+T4KhXMaNuStsKcs3yXx9gGgtozbKiyRAx9lvy5GR1ERZ8oB0tjGJX3TjA8rR1qWsXRWd
0mEiqtiZ+bNWgEAZagif3nA2ki1q0J2Vz3o5fkFTt5QdyCQ5Gaa37DdAmiMfyCF9tkK5kLuSC9jl
GWwF2PV+KoVHA3G32m/eLY0Eg3iI9u/FPd7lnKspErdk6ugU5XSpN7QR6sxCHC12eaonyULBnEU+
dXpTqK1eF64OzaIsGERznEiM2iyIXAqSaWAk+gxoMh6VQSZuJdMn5ls56LKOMJMyF/Va8NQA2Z0G
Go9ERwNHnpZDaY1IOn3ZuTw8fTu8U5BOOfGYQDsM53JkKY1PWjb5/mM2aii4sP50NZyZMkutC9KJ
zSgWo0kaZ/0JhSnWZPZGE23VTLZiF/bKQTlzQIzXiy82MQQXORjrcJ2V2MgSr5Xaj9UQSiQ64YkB
UnWT0oJht6wTCvQYg5nzADAWCAyMfp6K7j7s62jATZ1SwaYJbqOuhuClB8tIE2TCATAWjxfbzN/3
1cHrliSH/mtaVMwQN1xh+9omo5vE4t+YDsOJA6+JkRJeom1Ma9CwV3Q/dSxH5YjtSeLTdvNgp2do
KVpHSLHpwyreAHtLrCwkqLe32fcu8lliqH9sNUn0GF/h4smlT034KvjanWPv/ezFQaEf4lOFAE1S
BUNuEV3ia/Qycnmgsd+hziRe7fUDEuBaoHwegEaYt7bEmOhYEaOnDVSF+FrWHhjJqX2w4YPM9jH3
0KR+/4Zyz5smVMbPXso8ksXeLKOSYppxoD02O36C4dqseVNlDjaX+GEpX+LEGKkr2YT7yGjBzR70
2hZ1mHmVBnXZ+EOCX623IN8izEpfUXiGtI9we+P3mGt5sk1PfKpoGIUtegNTxBvwzXuaonaQILFa
2xq9H8cst66O774PdknMeq+Q208V6merCUEdfP89R99mExSsTYcu9mEDYwwQzYhO25oo3EUu4BEV
B/2wU6MSGTSXLgsTBooawhj6TmN8x73nzOl0do5hlDh0HQ3XFlTyvAl/ahcC3tOa6qW1iD46mPlT
RcIfG59W6O+gPFXr2IrVg81MSajPzbMMYp1fHZFGVBuKO+iAOyNAMhEayt91rOwaNjKJUqkvo03w
gUdRa8yzQfj9osjMB0gmQMXE4JbQv9caRqI9DtWzWhR2gK5Yr7oqpYdvqMyxsfvlgGm08MIswjRS
mHyHs8+tAMpbJkugrevlSx8/x3wenEc5h6dNYOOrdC6FGLOeqW8G8AtgpA6h6imFbF+OW3sRIvvZ
NmLfpP9tfimGtZo7gpFUmOd7O6iw94I28upM5/MSJDp0GZbFavyFph2W2K5X60n+N3cxiCPBDmuo
7vTK2JKac9TyvYD0von2baXWydZ6Qb8soJM7Au9q68BeojFR0H62b+bB9MvObqtu1QpvodmnbdQV
qh7M5iFqiT24X2sGWuL2TpwcoN/5bfU07KH6LX1SnGxQtZ1+lOBD49twTE8EydmmrfbRn4fcY9uo
nkL+6g2fS0CGjOYFqeFm9J2G/z6iDHsOObLYTgfNGZOR59mocvRnstcjH7aI7bDD35VFKsbZ3yM2
b9s2Z7486vuzOdhMEkr/Wq2jCmXS2FYt8dE7yW5xfd3VyVWzKc6cFcukhwfiDe6mRnj2J3iHXo/3
SgtKsRgwGWw0F0FrXd028GaHXR/Tfegm6VzMbRTLYSP1PMURDzt8peLuPJkF+xsHhXMi/tcCI3Vr
0umkC/xopfLr8NE47moeP4Eh70u3L71CcmJG0Gxk3D4aOk61e1MTIIcGS0c+ngE3uwMGYj/rWfza
KPsSj5tA3D1WeaxwNZ9LFpnGcFhOAU2ZMtZX6xeOiQGWsH1CTQvMwoUHKIoaekmDGZtXR5zlBXmt
KASzvsOebRgGSjp8QaXKm/Jwwn/NAu2Z8XdZ7Dwwtzo99k1APdY4sXs1a25gWhDaHZ91nOPtYXX1
+QbsHH27YuLuc3UbJXu9V6DtkhWRuZVBe/RG0DPM3nIccX9K5RBRkGNbfMxOdc6cwlgjseRK8mMe
6GQ2CC9GXYTeW56wjsYP0wg23eE9NyA6mVHXmMn199YEhUA52yDXKzChBKlugl5rSA5vPNI/bia1
xhMIP8ZwpYdomEu7yGPsmU4hozlDY+3GS0eCjEbfbDbRk4K35537lX599Irl8QJqPJL5AIHDvW4J
6dbp8VCspQyKX7Aej3dIufkUPt7tF7h4XjgnodhAnlb7JlI48RnO85StD/TpwHJ4ZqySEmNd9LUJ
UJlKMnTz0V/42wiCT5BPl/NNVaBu79fpb2TbsZcUGOzyomN7lzTJUo8/zNw1hYbSefiwzCEOIxxf
ucM8bfK5/eRVYYwZgJHDYRnsuVJz8HVkDzonjUYVZkz+ke1x84r2uE3J+W2Uu6iz2caQAc5kTXi9
9r9QWiSYauvyphPn4D7UCLFnUAelki/8y1J3YPBQFrEQJ7ZOL9lolbW6z3yO5bSaVkF1pvwGmDrg
s2Kyp30RMxz3dfghnaRB5sTLZnq+45RexIb5vhw1kaUJfXsxXTqjMlrn6KzjE7/czLTCxm2oNpR3
DtkwGOqoRTMSaOz7uNhtuAn6y3+tSSI2tWx3dcnE1HYlqKMaaUmgDd7mKL3L75FLHn8JVf7z6cmb
qhZ4iB0OFFPih7UjUDC+tcukjgXcsxUtd1DrJczxgkEpqTlRHelzg0vuienhef6V4vB2aUHATCYt
silV4OovKLmryTzb1yEWWOqnZysTKmJqAKOu/BU32hiiiMLH8I27ozWKMYvxOKkuwPNbritCu83M
rKCg0QewjV1GhptA3UpR8hxBtR0kg+HyZ8pOYdS/OGaNNlyDsnmsU/H7EiC/12bkXqLh6URGZW53
2198QH5cUy+U9TVPa27GDSkDd5fbE1Ol3oEeyu0d5r+He7KXDh4I9DAzlNrKEDINh3xUfCiWBz6g
/ChrRxP4SvSggcCz9dOFdfyik0uTlxdCl7Z2JOGaFipj/jcMoYv0hQVZI306BLp9rXtfyQ2fTY1/
KY6jNdlPtmg6sksARRo9ZGUPGkdaP0FojgaXmpSWpz4fMzm4wh22vVjBWCSn2WFTc4agh2Td0C4y
Umk6+b3zXHtbPQmGqgZKWNqM+N/DNkpBJ1/B2y01VBoGKfuLhfUYRMt0VPmibRMqLDORTSGszZda
39rId9m+9x8bfj6D7qQ1syOzbNeUwcn7tq/9+zU3GCMBQNZneC+77Xr3GueFT2ZHjoUdjrxCdRq3
zqCBadGCwIi+l1LanYXBFQCF7PUidq6Uxr+EJ0pzD0CshTB4OjwjOv9UrPp59gPt4yLwHxec+Eqh
YRYvuypbYJRb7gHgFh49j2u2tvJAQlT1EAFZ9Rrzm2cuHrY/rFFspXGxIL9hN04MsD7QtjmDtREp
Wq8HEw5CZ40yBQmNDEtrZO/JDbK8zjjSJ3ryHm2MWqztyqsvrZKzcMXjWps7U/TBQuxtLVFcGesE
qMsqSnQP83P9nnWHXjnRFI4WGPvgCvBTA5M0EHpE1A5a4RbemjUMkwGsfo5SEtZ0pTxts3nsrX2K
s27/Uh0oYKDS7J/gMLHYSzGEzuyHdB4p+8XxN8cQ7W1vd63HFYe/k3/p5IHC23rw6E+JCKG6s2lJ
V4qz5u+oBis/41Ukb5dmSl/Q6GP7U8cbzYdTO/i+5XzaeuENxXstsPduZa18nKSrpEZD+ugFZ5rU
jCxyCF2vwj+Zw2UnCgGbckEH1R1UjO9z1h11rnVu3y7Xc7w/4zxfGFcup9FNyVC1BshltoXRs4JK
4ArwITOSlLhgG2eh9ecHFG4Z01QxYH+P+Dk4WmzvwkqGyKl0jFd7E78HHjPD+qXblGuzxVhuWP1o
RNZOPkudRmrl1JYnRgZUd0ikZOsqH+WS+ezSSN9SEWM5QSkTzODMNB1C63/dhiB3Ke5/pOWFNOTa
S5bF7WjisSF3qwUGxsQg3di2/9DoBleqBSiwv3Bp7to/Nkn7WMEyb5ZHtfcz4CHZqYYLfF8rfODI
baG01nz9o3PUry7eV36xkuBG/ew4ojtxrbxaCeCztq9rN0h2S/kAiJXsxXF7tv5Jv7a+gzmNNsdD
7WvXLV2OJHDCwRxRn0H1mg9JtyzDMBCGLqdpBghMk07EBpCu1VeTpYWFwHyhmVLCju6OvXH1Y0q/
68K3sBdJD1xGHzDmUjfg9ZiwsVWMsEtiUVKi2VhmC9baC2maYFORFWzIKI9gcbHVszEIiUivUnn2
0B7lBRma4qylSW/e13r+8KDH+ilaJqQJtxvoUJcrbYUzZyJG+K8helLc/e5IVw8u8aWwN9gTTX5J
9k1iFH6r5vsIOPw31ao97t3bHyQRMsbmwEr3elDV4HdJDstvZ83uAGZP/3f6e8JEimk1dmO2V3CA
SEkiJTC217kQwLOyV5JT7yI4PKjitcQeD1mb7qQvRH+wLQ4KOulTgie5hWSX4wgS3GA1tTYdsOdS
ibsYLzdSMPIIPjQg/lMvrrU0dy2Q5HKoe2e/+GHGik13BA6mlKNtaDu4L2BzYU2q6E/JvSk3veCU
RHUjAqhutYujejuvk0FTeeu1zUUswAQI/ZCK6sjVnXmL+qu10yhMs2rd1q0ssgc37aASJ2nQtDT1
IlejVWdChjIlI0aUFXJ55DOobHvRz4+bmIfsZCS9r4BsEB0EfD6KPqpmE1dKGewpn0bMGpJO2Adn
9o4pXD79kwFsev2z67htvPv+mJy9GerXA0CzZvJndOdnTkjM0h336ezxzaVKhi2wbRDD7gPRSZV6
W5MYXlPHG3L2UWA+UIW3zs7pEoxLYrh/ShKJj6bdKKvrTk7mPxkEUVTS5a9IAaEadbl1wvyUBAi+
jsEKArWSu5uoerZ9FZa864FdO0oVcfWJNwm4ebOlyxjF8Van7FFL9QshoEnQx86OWp9CvHpfnYaj
EA0Id6vIqkDDaL7CVWsMEmh35nNuaygJPdfsQuqdfEXFZVhDhhlZzti3B6kGQVfZsCAhMP+nen+I
wekEL/ebyoSVS17SGKT7HPA6t4clwm8k8/6AI05n+fav5H66Kx5z387HLt+ERfgKgfEeAVImRJe2
4Nx+3PctStCv5a1VijZT29z4kEwx276+lpab9MH8SHWy5qw0A9+X5MD/99brvWR00yNfMVGC4SZo
qm7Yshb9VuThoR1cbAN5/uGi8ETs0FyRw32F6acHPJEjaQwlDxJlvMHdnBgcDmb5adUXggH+O7lW
7wDPBBoVvGWJ/UTJSSMldNNa2FVuOxifsjstdNd9yDITGUKpHwA1PIorsWd4fzgxIajzXHLc+0RD
btmb1orXasn7pMdbxx7Du6tp8Jgmh6JvHyXmahtdQ/Vd1/gyjky7Pp0b98mPFC8EvBuVaXMo9c6M
2+oN3D5UDMutM9cEvFpITUFCBK6hVWQJngXJnnVxmWMJAARRoabbIYi0fJTY5x3qJFagwFN0/RDd
EWtNfCWp53pgOnoOziFjeiLIkZNwikpYi0kS/tXzKByrOWLDEwgJfqef5QvSb/gg3ga3wlCtvHkJ
YJXXVs156D+WYILvaOvp5HhV0ihJKYIgn7eEvMuvTa0cOc3sbeB7vH/RVtut1VDAlF5nFfovG0fQ
v83KlUWbxSd/bhjt2RfJqAYxSUnz5wmgnhK2FFAUboxv8ogO+8P1vNHUnqnSrOhLLjuMEP26w+e/
fgP/EAm9FPdO/Kg8/KCW13S/fWy5YyskcyKrB8gXdUAjSwmKBHWbxx6p7hCiJ5a3m+tzkoJLexOV
ia3dVog//B4SJpAxdRixKOqnvoT8OhQ0b51I4XQVSUDMHA3TNMig3Xi9Rm85uYeNuKLDkr9wVyF6
LOGgI9vOGZjdlHfngOPtfEiqRw1JVRqXevmhW/fvf0zizCN1QvsMUPAYbSKEHbDZSs7OxnJcumPG
gvFTPgu7REqUdsAZrg8LFpa38FjbJjx/MnOPsjCnpGDgjiN5zuIKdRDjBNS96PATfZIwuR7eNmQg
3QpaxC42aj+ZTIalzUFs1shOevIexAJEY9TBwL9f9f5biRyMQSFKUYCd04ryZgJvQj0VKxA3UQYa
t3HXU30dzGnUvxWBd7AswJ3HwnwG2RCTLUkBa6x6zipKWp8Hx2fuhQP7mK27q+xgu5oqXpK4/9ZB
cerPkY7g483WnXuY6xbfutJm/hFabx4T960iNP0/u5OOx7pPQUWefcC1+ekV91igmkumuwcdkbAs
fXH9UmfMLYw3UwlTsOa1VPbRRwufAOSrUp0Pl/DSVBEpprIgd8JKLZTd/FqEWrd1gZM8Lphs6u4U
p/18Dj75xVX6nL19aeI3Y6jPOZBPILLlfO+fyDSOC0EcGnBh8G3HlBMfKK9DB3cLi6G0je1qXsKd
Edv4w3JjgAg4EqOW7AhIaxO8mbdAqW6Zu4L22bpJ8FiTnK6rE/wrIDWtvr2OjPGt0mVB+6WDEDSM
qsOOSBevLOflfrdQf+6HDvq+hecw4vdwd9mLRX2Ir6xqgvygFzt93brs2PesAhPzi9sVvhvT8y6z
WuFfvyVTgBF6T8sBXM9lcxVnEZ2XtyfTagsLKeXZ74ndfa3k+eyHdvJ/EJeDqdUHlrcZ8uEfkYIN
+qzixs/ZgiFUjDQ+IBCcKzxegU9vkQaFTBYte42eJNx0ANHMJhmymNUGhSScXsWQZaBy1Xucs4Lj
TF53naswH6VwlQ2aHtRzXWvEpYlhvV/iZWDAuO/2iXpAPsZKZRPQv+ppQYoTdfpsdjvjupxdGXc7
qzc7uJaPRwEG2bFc0zIDXHj5P9fnxeqcWjVBAA3N8C/Z9ke5473Yb4CKcF0gE7LUy+psACjBZ4Q4
XXRfotT5voHFg07Zz0dhO4ZldB0nf8vSGztGFZwPObh66DdDXvGnlMBY3T9qQOQbV/SDNyYyM713
yEdtyboz7mD+PUB1bg0Q6KzlGwVhzETfuronO0JbrWNQyPfCXDG1t/1s+gtcS0tOw8gui6hMhgFD
dHLROXMMBu/Cnshi/S+hrb580hdx+VNsicLW558Tlw17ZEIEu7+LGt7eJxvJdJ8U6XDBKpDh6L0N
D7W/nAd66/TDFbD+/g+SeJGvy9jqJwv/BG2YkCksxUonzIl6/jPNmP9DlOj83U+Jx9efF3tjpaAq
BhI2EELdw3LE9tPoGPEKBCbrGyLnn0dKKj5HyCPExUEhkDWrzJGVUa74SNwKIVldaKjii094UzJL
+qNP1Y4J0OKMp/IC7ura4GP+qBFDm2sH5eUE0j/javn7PjNa59vsXl3oPquqa7sxIC3OTJbHh1Jo
K78oLttPytywiBeyHFu9SXIqb0hf6EbLgFy8MWLv5MSTrv0d/H2ER1Wu+tJ1/yC9zdNc+DfsGMtI
Ew4ZtIiSb/RwHEy2K9sZGSkpSLCVj+eb9WSp0UtEpW16UgL2fIG0dGd/pHkgROQxHjJPXHp4XhpP
wd7kpDQkteoT88mOIijASCP6jB9Yo9RLvMJBfS/5tYMTilMlYT+MXd2Sz72eJBvOyERVh0PrXvCn
Gzi+geDE1W0LYla1xZmQGxkRvaOdIvnPQiMBD7Vrfvecqy4a0Eu6BlT+JaM8TRb9x8dRO5b4u2sR
W8EH7dHZNpnYBbA7U9DU3W5n5ElK/v5DEGWISMSX1tMl+O15ER0R2RfLsq0R/ztGIAwq4E4PXyop
vtHGqW8hcEokAX/ZwcM1Yiqm3AmzsbXz8Isqulxkiru9iSXt72IUSbi5oVDENYZzNq+xgu90TyAg
U7uTRjrD34hkaFNeetc0Iz7aadeuNyWHiCPpHGCdgfIZu9yiCy9WvnBTKn07+29jlvWWOAJsmrwo
En8GlQBKNWYE3xzVrZGwW5haMVl5NGboVBxrS7qJunK3wiaJ0mv7lYuMcwIao00mGmL61ZlBOH4P
v8ZTPHD5fbIdSWbqoGqcoBgxFiSbrphFHU0/s9Gv7+ql0HlXccEMbphgZC6i97N48FX4ARR9aCcJ
CVsCWh0XpSNemSg9T4mrCJI1k0x5bLcIofT+R66CwJDCOhYwRYPTEh3vila0KJ8Q3dSk3zSzeia/
7lhogjFqdCrbNLGxKJC8EmduHf3NHYlqu/MTDn1qsiaX8TfID2iOMdb84Pqi0LoxVh2kQzo83sci
At/H60jyMCX24gnzNZvt+QA8LgI3BmHj1mNizRySF7WpoEpTbJY+xCgl3PZJMF+Mjd12t1wevVZo
sdQttAiQgxDzrug9Ym0hNAI1l7nc8Vb3+I7xq5DYWj3pGI+ZHIBG1OjwLKKA5dlYg+b2ZL1Mvhhi
WO14zfoCsWeuC8gX1hIDugruOAEsxEEyl+u0tLcJTdLNnEtJHxvrvKeepGPaEAZnl0mKxCOYkWBU
MSBKmFewGScRTs7MJlr4IHIFUaUMyLDRKE103MasZTIw8iawlm6DeByXWHYJXZ/Yoy5v7TbEbYZk
0Z9CD2n2uFXMip1BwjQ6kWcW+IFy7Y+Xv5H9DDJQdYXz+19pa8SbKJKin41ellZfb9CnefKWIVyq
79vYBqdNuK/DB0pH+frprV+ACZpHOcYeFwBq7W7BexEar3v+kkgdFBBM+F2bTIBCuJ+/GKoJuji1
l5IIIzqztXCcS7jbr4IN8A9pWy89G8UYssqAdv7SqxgrtV+VXVkqePcQMDaLEexNbqp5ZNvRMMME
RSQ+kgTSRx8qd4ybY8uY4uLCagraZBJNCitDtARCIRV3SDo4/SGiRrF2BrawupN0e683qCtk36OP
UM4e4Wpp47jMEa5giobd0bf13KdkEPveLkOgwsG8n/whg6ud4C0YMBreqa/cS5GBYT4eQxrXxXPc
bwXzyolMYupwcKaLSZF2eJB4YwLJKyANZvUEdIj57VSKmO/2N5Ibv76Ghvr7VsUOWmoC42+JAMLI
tNb7N0ky3j3wMqlIJCpbi1c+SvDuZ+dhOEKM4WjV22Ru/JV1jgaGVO6H2+JEM8fILCVInESlc9Rb
KDoFoBGQcCpvYzdKLJJdbDjuu9zVO3l1gh8pgHBCzVp07FWKp/muheKjaF4eNzvSQz99heML6X4J
GkvLVl8kQivVwUpnFVMIpWU/jWLk1JMvJPUL7UWrEU214knddHHKk+Z/AAMnTmzYExELeoLvVZ+R
mtl/YSwCOWHu/uFkuNVhC7v4Vhuhk+v+uYO/OiM1rJwGuvKbSEAO01eFnQayQ+R/FZtLyCFEirpW
jdcI2EcE5iiP86CoPbivsU/J71cQMlqlrUQDC8h71zqJJsX7j9/Z2zzwq6d69HBI5TQ8/UbcPksl
EDN710/joDXJMbQjld8JSDGjOEjPDpWTd8siMNp153AKiv8PNJfOvcYjb3L0+JpBxC968kiT222M
F5qMfTtjCoWd07ejIA4E3jbv88WZ3qcmM93wNUj2zpCPYSX6tBRN47J03mdY5bdhcdvRLR+P3Zre
zLDNoYQn7kK0gV7FxWOjJaxh79PLtVyFQ337PR6/DqHl5iQk59AqnFMol+iaLh0ZGIXokzKzmLEw
zrq5zRH289z6W0v03HzwGeTw/nj4lDa0xBhE/cPIEQFKR/E5+o9GQ7WO4DKG/a5GbUEhuGTxfSy9
z21a0rvvF6z1JTNPnyDqpzmwBkVX2vzSkgChO5HHNK/lEFdfIxzNAygildPtVSXMnlmbhb8Gc2Cy
GjL+2+9ehK4jr1R93tQYeGzriM34n5fRduP3/xgV4ImKYeD0WgLvKCP6BpR1Z2X/eDTGym8pI7Sr
A2AhJ2PMdAuOdMcrVBNEpsjzorLnfiv/04Gv0cjgFADSzei+tS4RmSZvH2lBol9M3dEhcrrwdzVW
yvdSR6WAKUEpAFe/PE0ihdL6S2094midIBQGB6Cg5INlOA1r26uJweJhAyTNMwT0dCub2WRyfnbe
CxQUSO/9EpmP9yYnDfvK4ZL0HK6aZ5Fp6Bo8/qlS6O1q9BTG/mLIhHIxLIHkmIR3Fq83hZ+2tTm4
P3cR7Cb3kxkzYjV+AnvIaBflBIzFtb/40ZTkFSmTU7k/oflvyH5QvardfgC1Hf2bsrISJJzuN+wc
q3b/vOpFEy8cdnpKPaC1b+P9+KxRm+G16llLqDLr7T4Rh745UbfU3U+V8GTy0UbLjtOiCBLOOmNO
1+YmqOoKjTqoBnxdzY7RTIiNmQUXdmItCYcT2M5nJC35jiQpLKOIPSSnWA4i0IS7M13DDKujc8yW
YAXNog2Mx9aSdVwXcbhC4e3D9TwTS6gEzhg+Gu2cgK2Sgtjs0CdjikT3MjbDCa6lIk8P5FzAXxQX
6UVVcFjUgldqvfdpJF0zKiwttnVsj6RixDgZH8sn/d4dRP+JHzgGQLC5Qbwz+33sG/gUQNCNnCvC
lFNbc+SmhRpXhxlfZwpcQjMuOLdrlw7q19W8GR4A5nORcFEr9FR3CSZuokZOUY6ShegtKRmMNw8H
hjtwG7S2yvaums/wWXXscCuTFUYa+0Iu/CR81Pe0mMqVl7Mq87a06Ec+ebSlvXxvEqO7gJfOou8c
XalKc4BYgQ+Ntc0/kOyrzn2q8CoVkoBtzhw3tn7GtCEIGcj2MYw2pZ2JQVTgdmq+IknuFg20DZdQ
rxkhMHKqw/V+eCPF5MWQVuzSSqpSVaadlUbI5Sp0VO7TrO/Lm9NDRhbT53fMO2rbGGyvOASN4WST
wTZGW5JeGCgIFJ2cXLx6tTXCb0LLaSZNqXPFZUck4DxgIgZmlDF2UOgCdiWne/a0s7Em5Mw3IqO/
XMP4BcGAaoy3LiChLQxyLuW1adAYSUY2/74boF70kIhX8nM78S+WQHUK0mTp5Si+S/C0cp/J1pPt
TeaN1qjQ7KIuc6kxCta2Am+LeulKlvNYfT0eZWW8OfvLIsJhZHfk9akVYkBKGmY+f6T9MRTbgf2g
SrWnYyobJ+tV/rzAYZNIVq608eJUkbSHZ+958VtdNv2sXMfLihhn25rpjHMdESKkXwJ+VIuFrsDQ
6A2pylF53qhM1Ii79an+GvQmK9EwdQiiDw40YnAjDpgJmKLZINztaH9pgCJlmp18Tv7m7T4Qy2ne
fA65wl2J9GYAiTLvLag7wnkoZX3ed5pEMMPj73AS6KxH6p9QG5PFkUWxk8Z/lpHh16eYnT8rhNsU
/W1mWjj6p2a/2kqwqO76CeTT8ral5/hXMALekvYNfq5YbZ8QVQ0AcntST44W7Z8Qh5bB9JtYmPas
zFS/+RtxnL+LxyZOlEmRKqpMZdcjoAjPvyYsPbsVstnCmjbVNoyeffIFokz6CMk+9rEyICglGqnA
oFOhRlrtU/YiIbYZPSDQTHbjMCWg5zdUjoimvBlYYrfxz8zj5TUKzt4nb737OAY6SOV6hgED8VxJ
HX5tkDCvpu71nM/M4Fh+grHm7aByZOQM4gK4y9IMfSFOr2cta+fKZ69KU4EPpKqR628EB+pEmQdP
JZrD+i5yYkFnq773HVI83QfyVAkeBlT+JKBAF3EUM/RkldJ48rOuJa9ezE2OvXEKBxUp/hIJluhT
pdJj/D/LVZG7OV3FXMzSAvSd9zcCTDeagL6WCt1pt99hTSql0u0NOb4izCjdYIASpnOgVhD0VJHB
i+OELBoXJQLc211kPOb5ai+vr4LElgI/xhp/ZazH3ZNkONDNAF3tzNOrmtQCQfmwVodfzffTTZsY
BdhAZCmClM++nCczCRQDWKAN+YniBlSrL9mXtuBZd3PBtv8ErSkn4J18WZs6U5/D3wOECkwHeWMa
Nf2ne9dm+3fBXuHqGVOHv3MRB5d+vlghtUQ3rRB4ddMBTGpMlTiYrpvUN/+L9Ud+kSRoe4Swe46e
l0b4G8AM1KBAsT8YsCWs5KMZi60+Nb+5oiXC3ZImVGiUP4SKtkqLE8yKkwrFCgcI0Sbz2oNv8zwR
fDboowCsxwC5HTlrOaKhxTzUERHSpGta0MEpQ1hGcUmTRN5Ye6vNQ7mkarOnCLVxGqz6j0+GdMsh
AxaM/wIxNrT0L5CzpIWIlhw+8Bc43Em+GjTG+6c/QhmqDjAfyYaliAAy9yV331O07GnLYiDI55qv
3+W3TvnJSeDSJKifmzl5JsoePc4hOpFIEaI/psVHw2opeqIR7hqpjopoJ5zURK+1XiXzVXFWVtmn
ofzequjq5Qfp654oQl84BlPVaihs7U2/IA16MbOMHFk5aXfluA16GsoTPME7lLNPRQb44fK7w5G4
TZU1HraGoOIst2/eNExh4oVRmzqhSOjud6g8P68AEmPXvR+L3QyilkRFETInjbZwBjrg5CJl/ZwC
JaF/DL925Op+THSPMUJwD1VbD3OTUChsvORXgnuHHHqhE0ktQpSUfkba7icwuiQ4ITWW8wh3arPn
vFeYuCtClyFIBWMYvuijVn/MMQOFlO6yFKL45ad8JSnpb5m9SZXI+g6iGnxrxfaHwr2p6djQu6kI
pn/dx4+5RqzNAdviUHmITCdXmJxEhH5Z6fcttS4uH+FijLJY6BXSReIi40crujahM+zK3vf/i15v
TWZRuyGTBLoil6ihklc8ALz8h0FRkqdl690cc8R4wlr0BXoKoA2EyWTdt0WUeXSa9CyfQeIsqkBN
FjJ507duEWewMe4UTnqNClHqaXQueYRWrTQW2O1kpgadlYkPV+csk7f64KW0IlUr3Mz6RiJx6SWE
ABsYBFJKGW8WlBd3zb3qltWlJShS2GpWymvmfCChr2sSrnnMshK7xCyE7k8kqZfaHxH68eur2nJn
iru2AsjiT4eez2FRL76LL3h8OuVDSE/2G8bIB/ysGi+X3X77P5IO+bz3R7LGozk/MIBvYhU7+kDh
B/UxO0ZW2k5hz9Oc2Qobx2hKrdyEWvW3RABuvYu2uJ+39O5O1McIJccncSMvK5ViBt60Ix55Fpva
tmgEWgPZyLzOl0o65wuscrUMVQhE5IMXwKM1vLABXcWvFoFJedZ5XML6iqRrf/taNla4ugY9gKEx
A7wR8srFVAaDfrf+T7O7EL/Nka0RGnVfC79wl2d1A0MV0hDLf7yal2yZMAslw3YFzcVvB5W209CL
BWkWmQgYh0kok9DZA9VHIL5BPLkWL0vLlq+SPXmModl4KTy/AsXLTUARl85znsezCjy/aKcoxvt0
ntkW6NLCiwnzZCfWTOmd76N6prfB0IVXasONGLV7sA61dPebVIFuHFbkWZQ0aGr7rlYL5GZb5D4f
voSaM0s1I35lZ6kqErGLZe6kFyzQrI31lg09JZSDAHiU/ew9WhOji3keFfGxnYZxWqq60vAruQKa
7QKsNrfrJ+bYgdqbihKn5rPizofJEKw4edTIls1r4bFu/d6XEZWf+d7qfgjpUk2BY4cz+X6dP9fm
ahfMwbCyy6gW+kV5L4odutDSb/9JFIZhmN4J0ilSZtBR+R2PHyiOCqVv7TVgWv+gVVIgv+D8+82a
dvcDTqJgbdHwI1dI7CaJ2dzMh3Gqcnq+1f2+VYphHCzVMUmj+D7iNqulqk0EwN+sLHVyi5n+Cehi
9Q+1YxOFK2dTN7f372XNMGYXXA32vtyJC4PHSEv+IFSyuIn6iCqoosn7vX1HJ0NJBrixjmlCRyOM
FVz33pIdqX/GOlbgWSNY/qa26yutBqY55uLD2znvlm8B4Dn4RAITX9WuG2oCoQOL4K+Ur/HBdUng
Czr0kKOT7SC4K3HwECfafv2uE5ziRG6XggARxnUj7RdLR3GGgBVNbKjkwsZ7ryJOk+pc2C+9lRcT
B6ewQh0fQ/iIT4jp37l8O9O0txO91ehDTTOu5MMnQUng2IfG2CztBWFjX5x1V0iuaNtYK03aud+U
WhmjWqLp9R/oJrU1PTBwzUywsBXs6qJ5nwU8CkCdBORuCv6WO0odsZJpyBh/41cYFRZrcrqL6mDB
ibdhfZS6qUR//FsJfJnaIo8jTx+Qjddd3XIsASIpqpSWaWXrRqCEgCciZWF2qm7roGifi4KTKjrS
qj7ykrVELQ2poTArNVxwiei64nvJHl1/kY1Ov6lpI46HmaCg7JKtcfOrocNlyNy2DI7G9arDdtFH
IkcyKzMEtL/t+HIhh0FzNAnyNtjGJ/4cQGQUUgudsLXBWCoA13eNU/P7DRqBH3qeXzAwj3Il3mGW
2on8qzw/G7o3PVM977ytrsDov0xvnJgoLaV/N66KHXA2uiurTDQm9IzP8HM6t4JIuznoaw9ivVch
yAJgBLXZ2+BB5anFrL1f8BKkmcu+j19yoL+FhHvcSqhqZd3Aj++Ka1sHO6+wcnrq7Zt6lOTH7Z96
EjOqkSGP5ivz6lmun3JGZQWTREf2ylu+I64OgsL7noFlGB6gohs2QMWvfi4z5m1Vg//Sl9XAUtli
P9BvpG5HrnP8FAZZVWot7Y838m2OrippNWBG+Qi83Iox/yDqJ8GyfJrT5jWhPdN7/Qw+aiFNkegr
563XtYDh9qwsHoo1ZS5oPqukovjyhJ5xuYCKPBrrNKCWTY82Mt7UQLqObN7qSzuqHZId6epagiMf
3GVlGEpv6OO/qNkvkAOSr5BufWpIEvNTeDM6835X8ME3pE22c0ytfZOHRASE8Aaj8qvIXmxS+NgX
CTclVNrCFNHd2sLwdioaA5QGkxH5Mlavl5z59ngqRwTnOftPeRCuhptqKTJ8Dc4RZhk8Xv45zAV7
YmOqOElsG7/WGaBWXqtTTala8H/6ONn5LOoQFuUf27JvzD1u3R7VvV+eXzklxVc6+29dvIfw6daQ
ehuTgfpS3K3mh1u1PORblMUiyhHbwqmnsb2kNlWrYxkNnFCjt7WVVis6Jn7TrN1OVZUkZh5SPMWt
l/5gxj7UY8+/Z0p91VjsyGN3W/UlWUStX/7ePZsNo6wG3Ji4quND2aDJprBnQUWnAMT6hFjH4PgU
B7Z4DGjtzq31l7gQmObRSBHsCJYC/P4bcLqv2dG+4p7tlq8CMd5sV7mugfLIpJCkfDgPUFoipsfE
q+ArpJrvgdhLQCQsQR4JmrgUu06XOwW11K8VyVhZsD6cVygof4dwKCRfU4RVUEYfsVwTB+yRET/7
mgm2hX5ip4eFw0dxg6DuzA6if6A+Diw8xhtqAA817bB+A/FMFTFtNN/IKVw52IKTYTearqja/XDR
xmSwvGYgxktgOd5pNzG6DK6qO6MtveI335zVhSsSIsP85+kBEMHsIFyh+iDwxrQE/3IxiqqH4TRP
5lSs4yS9m/wSeZbOe1lMJCFuuLs2XciIy9x5dqfBKg95PhOBLnsAD4oLkZcB40O4fNEmq+Fg4DJC
vq1nkAtUjyHQTOcE3itY3v8NRPBTertefj91FuUTdJ9obm3pudbjB2LjW9sou3ssvIl5HbO1/i2P
DQSWUarK106hzGTEMLBpYWvyV9M63sJFW8NnHCCv9j9xuldKBIaxYHDe6PIE5UfwXE1b07JDSKEr
vfxfhJ3qArgT0ZEr7Q0w+9LnyJIuRwnP1LKNhTbeUa+0/bpMaqLXKEOywvYOy4CfV3Zhuwl2Ou3C
c3wwt9MF8aHGE/W4rFEZcnFRLFcjCzBKttqenP9Gy8HWtkWsae6/AY3/NwiaEP6krIJPJRMtiVvk
zI3JaoforMtqpzVs3phrWvNt8bbqFbFq7oq5+P21SeC8yi4gCbuh0LzTydJy2BR3I6pvxwznsnZJ
omwq8zCPUeKK5snjNEOJxLoSsK8yLyzeYLlG/t5aBgOdHKK7E6znG9UyHMS3KZQ17BaMY8/Uopw0
TomMhQG+XBteg0YZfokYScpVS0cuKn3dKLO4vcOiyGDI09hIIaBkXjOTcEsLuKoFILe5byqA6DSU
iUGfoWkNmfKMKuqh35Qz2EULx0I7PkaK2Kf5Ql4p2KHLokYquBRm9Uu7CTHwGVVH5jX8y9a3vWmD
flLpJX/vrV0BCuQJIPw/NOK/N8tTdqSq5R3zk9kJhs1NUimei+UAphrhenJsWtUuOY12SeRfqjWb
f4Ui3gV+UbiuWfJqz7HXpH2TIDTHXYxVKOA2bY0omcphH6unn3PPqWEy4qVGwLgEqgmPhMDytMws
ncCIVTF5/gtkB7UOl68lz5EIuJm7UGJB1e2c6enRKkdCc2NgZIqOplUg0/SOb86GTeidp2gTyL+A
cwELv8+CnIyMVvr62WqgBbSr0OhELS5kpBpOKsVXuZXPdDsiaE9fa3LOOeEeqJcoTrYfjO9JjFj9
glBz06XsP/d855JSTTSirZcpHf/nAVNma5azKQOF1pRqFVt8a074wrp8w6tSl6grnC8Rk+F4+Ntu
mrcHvZDczo5E5/nI133IHgWEqmmPvGzueGma6gjMWs3EOEt966igoD/gO89Qrm0WXMF0XMwnwZF4
K80qZFFRyYpbCbdzpIAMgxC9FjRXdgVmmom+967BSAnj8125O0FfnPn/nkGU11V+fvSkIB/N6SfJ
IBWybO8+BQtZbpsZeNgv/3qNy5/PYPekYSoLjgEvrebbgfiq/XFpxMvtrIkkznwgepasBe0aFm8P
VUWb9deW3Bz+0YfyZlZYVyWWJ+wx0zix38FVFZZDfnE6AghjQa992C/qah418+qL6nZW4H9SoZJL
/qLhaVLsrP90qzAccoU3iGGIUEDfJKZ5G2YlhUC7ziv+6BBskhKBY1km4qnMQOm2fIGqcwLX8vwP
H2CR8Ns1lnp4nwDPHytM3biZ+VoVQVkYKeYJkv5H+nagiKIFUexb27A7Wr1BraZRBdkl4gUj+m+B
rphadNZEgP7nWSBVbm5HidflvHuumeEy2TUKZn7y+ebBo41DwmYjnbtePjU+lsiwQN6HTrbk2/2y
BLYEJP2CQAeMyBqWnq9Bgf9iaWHZjJwk1sveU3bD60+DQdTnsjPYKRgDt5BPrAgsDt6xIaKnU4gD
pSwhehOD7jYUsA5WJAW7qXIG8Egn5nQL0ynMoDd4/cz+RgICzU5xiiT6VlLxEXavy00wDVimk1qN
hbEFQkSI0XjjqBuDEuFbELW8YEgq3dpnsDyCeSzMwMbMe+XIcpCTKmeh2lUkkrKsJR+Y+XWEQGtK
RZL8jOyTlhItI96vGlCxbsEu8CA8CvDqJAjbTpGmN2Luo3qsRL2oJLFWwRewAwRiDI58N4yMC7J7
r8j3gpjtJFoZZY/7SrOw2fM6II5D8ZUzuuGe5fM4GSHwkIv3N2Uwzp7aN8O3cxL7kZxjKFSNNsq7
1o1GOe1LXB3BbiDAXa9IYjph2Mrc9BC0glhe5x2OIntqdlDDLtnYv1MRf1xWfAUw/71C38KyPogx
1NGgGfVfyjMTblew78SzxxdrhaU24gfflwATAYlhm7LKpe2+raDG3IwxuBSym96qUP9Uybatzp98
sszs2dxgNhY3f5tVzjJSKw4t2+GsWS4YCRjL6+PR+j04BdlGHn1sFTq+iIbKaeDggGWTMHRVOeN3
0U3to0OWq7oKQG/oWycTwhyGHMT97yZ9ChxILrcq6mjXA3XdzMFo449pvsUkGJSNSSQ9/GuBZaUS
ebx6TiCnopuQQugXAfpEn78SxEJ+JsNIumbIKQpMVnxeqsxJ5l5o2xIvqYeRDJ6jVThRBu3u924u
LR7jzP23YJGw0CKsLZzFWMD6BmUnkmuFowwYURZP2bN105Kam5UPsO25eliQkGIN0qs/KAZbGvkL
0duTz7S3eqE/8yL0FfAv9JTIp5ThVUoqPHkM5f/mQLhV+ZwG7sI0lLE5HsrNxZsyTUsWkbqmqLq0
QivyKPeTOItGj/3uJsH3nurUQQnRh5v+SwqYLqHN4d5s1BiVIjUn596MwmuG4LPHER6W1yjlh6fP
3TPNeRYql7oKDOtLzF9mAP7PcpS7pQFJzhb8hFu/hGJ1lodLshaBcSA+jV0C/3O7xPdXF699Fe9o
hoh8exPvd8TuxprH7nwD3zqtUUp3pJJwRwhswE8QGlKHUbkWrLi34G8+s3X2OYKTU7ED+4xkdO6M
Pnfxy1KTjs+m2EmUr61ac24XJcLqqyKiwOkqmoIwr4OCbNcBLwILlKVuIZd0YvcWUi0hVcAJ023t
ENEGliPN+qRFt8aWY3QG2gCACnO8kl9HYxEXVA4jvzxNa0trkuk2afLOeznkLbS7UEwUszK7UQdE
gyK5aVTFZd23l95E4bzhM1/mspwI8ODyyYaS84Q/P5DFrfrawVHSBVwNkS4dFaB7Pj0tv1It9kR4
UtofD4zrNmnQXylADsriBxba+nbq/ia/HB1N5V/onynKNDih/t3fU9Yhl7Fs0MlvWEfXcJGy39BD
L+hsLFCWd0v/5Od+vIRANTe/UJMom9s+1GmwPCAQl5vRT9esbMH5tiKxsZvNX9AlW2JC9KY2bZfS
Qd7mhcnXhyiAQIrARfZ5UI9cwgDDaTAu5zi1U+5M9IFzoD7rMrFX0SGtfzNyazwlRPkEa6zHtuPo
19hwFd0otFmPCsKZIBo2YKOkr5J5kHj9FTSuXBYmQlWV3cFnW6XEz92cww55/c6AaRne/CrvlJBo
R6dVdn/U3PMPew3kVSCfzZxGD/p/Rz0VAApFyQCfprXt/8HLnVtc23rJ8ZvqnR3ce+7h1rIdyc6C
vCMYcfjiT6Bp18kZzdX0TGiZY/HmGvZamG6Cp56VmOCMaSux2WX7u9ZnzDKpuSEGkbaUORvyLhqn
v7LlhK2Lk7d13jQmIq3DX46H985TD5fXNJLBaj0Y/qVdM9ImU2R00lRx7cftD6gVgyZDh0e29J00
Ppq2yQ9OI6Bw5iaIuuTxYyu6VWw6PpNVv80nyOck6g3lJ7q2VFElwKntEttVDQKS6dGTS12tmiO1
ou4r5KhspyAigGK/AIg5kccenalpUChRQLZS/xoyu5va5Nx8nroUYk7o7dmT2on6S8vOg+MygkJ8
3648W7eK902L0Jzk+U3G7UnPzX02wZvhyPFacYPl+rlgwdXGvvqqBEthkIFgPvFrVDpH3yG3j4hg
qRSejlHxRH58fPq8Zc2s2+riNwa1Sw+Lx7YykOFDeSLcbotssYRUbj9a2JHznPEoNobLf+JVNwGl
Lu6aZwcm/cSrcZV69cOqBpwu1NofcUqXEgcL69RQ+smNo82gt2AXKrsJSTjEIAjX3EMtH5RbwzHx
tW/5cpt49jZMduu9BD/TPD2SXTMIloW3fsu1Aly/84DJcH6P03e8yjr1C3yWmXtRWoaT4ecvuydS
PfoC/J81Ymx7FqNdhwkfUY8V4+BNfj/k9qi/STZueMvCoZEZX43UBUSEQH1rHbwnvYMcyZBKYr8x
HElDNbJBj1XTME9NbbqqZ+Z4KoG/rGaEhqYTyZBl10OXOJ3+77YduYS1hx3t1AHHFmINvyVcCqk2
xr9ILIJ3kotnpj/3ncnf2LTNVGfELQ1x/A3MUWKOaYxl2Z9pcvz9IOW68vrFcB9A7kStdeWgB7yG
6cZnRJayyXws1iD1TUkiWM9abI55vxOHKNd/8CsxTrWmNGGM+wI679gkrHPJ8cWmDB7S3SW7Ia78
fdLaKGz2KjbOCUrrcrAvDsPKjr+zwDKh7W+aiMrb4l+Pi9RhkArdsDu+oMMYqNp7YfXjaMwLvtR5
qW03An2IJihGWx07vQNqqlrPArgYFYxlocqOqFokt3qbCI0mxj5L6KamDJop9CpHksuXjw1z5fhP
B4tz5NYlsZ4PUylZeJYbx2byqtCTgeyRqXijXwZQEBOeX6Z+2Q6xeheZKPgEMZ3f2MdNn336yJew
CcD0mROblClSyeWt6xA4ppZfCzc4VDh5ZKMRRNCGxtL9T6RugZ+45Vgo2Xi89WXSrn2ML+N/RHz9
VFpObffu3Lw0avU6oHs8xnKvrufT/8FoWtmHrtstKZf6L4YtLmdsqewO0Cllg7SReB8Ya9R/bSoc
Z1inBlH6/SHmV26+vkhteZfdggNY+MoH1QNxAttUGVyIJZWK6J/bAk3t/u/1Aao9pf8rdN/s2r4H
d+UK0D1eG26bM2i6Xb68y/H2WyQkVtXP+YiUB0iu3jtWL4zvmuoL4VSjDJmc+2HfZEbWtHneIEtz
uegnsWLYJXlDWTpWWA2y9mzK7j19J9D4ftJdA/vXu0djZDDkbTVEhPQn9jKzLTnoUYy6tXtO+Dcu
Q6JnkWfAGCgIMQfTojq/qFPTBGqSiBxIxBjI4cK22dqGpZco6nnUyLY+I/nd7UHRp8O74DKQk7B2
WmOd0CjhMVQk8eUdqMO4OwnuXQop001UhlOaj6KuS6N2yS1jCLqYPZrd/7HiQlfMGDeEz2O3dA/1
yaqNXIASC18FZDozGIZjbGsBd+XWcz1UnEME+58EH/MM2gaH8734lBcBzwx76hXYByZGGg4Bf7fn
tQ4bnxxTPDOVKmrgKXF2wMLizWvhhygp+9LfYiv7BAjy5QhjFFa7RyUtMJseUk86QLxcwi3ccx4U
ORF7JFjCTDCm6OXRBbH4KtPDyB/IfubX2cHXir7YvAmfxEEVa8UFUUNhQDW5T16Gl6kF626IRWXE
w9Y8eJfz1jSS7UuCMpv808hn1o5R/pOOa56GLjEDU29BXMrwGyN8T1IGsp+ujLs2McC+PQ0Q87W1
Zyp9XJj/v3MnZbYDWZO6whqzrnMtw6TeZbWB0jSsfJR9XqBHNu/VhBBwBruHynDRdicb4zdpw1dO
9TDdXgxb41IqWwOzytobRcLNv3SThJhNmDDS9ANW4IMOPAi51mh+M7BDODraWkByPsb+02aykCmE
D3owdkzkmrUltGLiboYmDO9P9rz2r5VmIvqciBoj0YYFTLExpsi5HOeGAlj10LBBs3i+lsqk2ipG
hyQ/cqaaSLZHHmToCpgZl+pkp2VqbQVaajykFZFlWJex8DCK+3WKFqowJStn8+wnnSSD/+UIYFmS
xBNZtPL4eRYHKbEWQZnTlUxpB3zqkkyzCQmbL3Sndzjegmhl0IaUDr3DPpvu0ypdsptZpz5bsBOs
lzQZO56yhLRwrUu0Ky+/X6Wzb+QIfYJ5rJEIE2G5fh/Xtw4SusWZAvKNTzcosY14ktndVyvVFYe2
FFPQY5lzz8h67xdNBt5ujIgpKzYrx6ongMP5Tq20RgL54SryDDyleRguZY7FDYNYsfo4UW6/Z56B
jTf2+1YrYRsVk3xS2QSZrqpt9PLVrtj/xv+VrWD/Ll6/zQVtx0HqSEfFkTh0+LxNsY5y4kOQB/nF
AzjIPZTev39O6OLlssSBNcR3AhpBJyyXe2VyWH2sim6SF/wVn0AL5HGyag8si4AMd9Qo9rzK9p6g
94LGHLUX9BAAjyLxI5uiAe4MKWRlReG2hlUUPbB5OPwUOCBtJbZAGLGiqgpVJVD8HgMLFzT14Row
8cjLgd8W4sICNFVjRX2j1z3XinyACBqwettY/ATskCijBS2BPRioQXXe38No12oAPqDjjLM+XMrr
gWPhXFyGgSnSEJk+x2r2aeRKoGNCN5fJK4f47RJ4vLiY1KTar8YE+9Zeg8bvSL5a1g3OfHigccC9
/OvH6BA2znnUwTMt3oSUj5jz3ZUW6g2GhQXytySK2IHuPpP+u3nP1HjFBQwfhKVk2+NePKrznXVU
y3WmU9tVichlz7cKeRhc/+yJ1A3x40TI/M1SXmUKke8/IozU74fNHoSFPaW2yWWRvkmTILB3Bj6w
hAQA1J9lUv5ZSxv/AmC5Qs9FqpnKihk+HcuPx6WAvqoxM7Gt0ezQ63/yKIwGPlTo6LGEL4ndXpns
vQK1oU0dXjdkbYCo+Dnl9y3oRmr+XLEoELlFvWUNXGs+cODol4GsWOXZkT3WQcl4TnOThk1tW++c
y0clRtKY+5VVGFHSCqs7+pr/pC4P5bi/P9nQVpL7PJwfLjDM3gvTwrm+HKC+vKOOjhTVETbE4Py8
3JErbDCdON8wxrYoduNxADryZyAGRnBUuMxHJHI+nN/kGft8HuZQxgDyAPtrUrJnlfcBJuufNY3Q
dtoyC9zlbtRTzreWdoROZYm9QoY9fvO10R7jdnnoQZqVmj8ivL7y57JS711AmRe4waA3jGj/8aYr
sHR4EImbC/zenDinsanLo9LQhZ2Y3tkTWpu4tHIO6+WPXTCTBR8aP0GQNtG32WoPd6ikouQi5yKv
pS0S8TGzCPuqeoVuJlJNR6TNHTrHIUrwtRrRC4zJygqpEtVc0GpFSSLHuSWSS8gac0ZWBkzWqOef
3zTFS8HZp+OHfJQp9b9xOkjgBk1gfXb02kjdHBENhqWUkjf9pzPRIsf/UnsloWAccHPnQ+U91rRO
uiH6GfQhAr5PvZHj7lhkFi+jYEXRnLVx3FxwDfPK83gS0yIEKP5wiI7JUR+X3I8UfLOtDT8ye4pt
52puF080wdpmpbTnuKmgr5ek5XxiuCF3JWafGDcXUrbylVKUJsDxs16u6s2MXxkkh2KdCFzXqO70
/xWSgN/KxjtK4dVqFgZXXU/0bgmex1zWgv4rDWGyg1NlptMeUtPaXfRHMZAPtMQtJcI41ZzVtDXg
5K9oohsf/eG1WBH19YA86r6QGzhvdqAx5WUvc/9vURQrzh3hkddyFHxBiWQ3bmMx48ilulGPvLih
XgR83likc+qjGTXO6bnSTilGfKmO5wH5ek6YMqXJx6pu13HjjNg59hnS2cP34KNQaHS0gCfsLLxE
sheraZDL9ysWAPkEJfq51LckYl4NqfYqcCQkaPjUQHDXXsUAeEupAUqRdiZA2Cx8S+VpfLLqFe3t
IQgl4DxWbt5KpopvBN4o+8PcPjIjL023J0WDO3sveAmzkmdJWHy3JF7iRYldpuFDofky17763zHj
2fm/3kEKZGKVqSkRZ7l9pFcprT8kLs22P/upfxPg8mTN4Geb385s8QKSKV0HA3lQLXLHkNolnkhp
fRa7S3EtvJEueLAmDarToHIEOiFx1z1Jc43ApAmD32HdKdX0Esy/TTA977kBcgtCc68yuokbHBei
k27x1gVGdiQiDclUFaOCmpZlwQXXG8jLaprAPiOaDlGufuFS15kFDPG+RbKllMpdOfbmvXT81318
6VqHp0SOxufXd3n5qAk0GrHYnGjl/Qr38Mb8Oj/Gjs5xnSSNJ9z4Fw98Z0grZOGEtE4RQY71q8rx
NzvKPuhSA55+FuuS4xbhlhnsG5PeeOZnBur4K6gK5Qs5+VnpB+8xZZ4ewQJ2SwSgTaoqo3UG7sdU
A146bq2Ha7tBcAQ49BJjkUTwuVpNGkVT8nFv0LbWsAaeXRnHFkI7K5fHsKz5ZRC2qkmOtHh45Pdg
+leDkrw4sUzqq31I3qHcQ7q7wMRd+TEUo9exLQ0GvrxYPDb3ZYXGRfYh18YW8uCXNSAMDUhm+cAo
6BhyJENAG0auDynSgGKnmv7grA+r5FuUs/v+ij5gKYyl0rf+fAZPmfiCXoiSDwdCixnyASU219Z/
cX4W92N39vrmnKF9eVyDODttIDTA0iHCpEtpel6+np9lHE5wK2yAjMPSmr22O0R+NEB3QeeP2mgR
JxSZBeAz2kEwgF5C1cFIGk7OuC76vGJIkgZ7Ggm+sxerzKQXu8q/p0M7bARLY2ysXODJraw6YTo7
nsQ4gGcl0MbUwrkMQ8TNyMSdiGw60rI0YjHdv+vAS1Hg6m6TiffV0lESU7xISx1tdqZY1e0OrXLE
PS33ptWr/p7jO7T7s6KfOIMdw2SNU64Iqde/EyPC5X4eYszrx9FPW/GEbESnP2YQZEkIwnr7H1cl
OAGUd+fxxU1UslmrCm/77oOs1yKYJyZyick1Mas4WyyH9XZTdyIfBfvXlcbAIYsFNLBMf+iknyqk
DOhCaeGcUJVHu99fwMPYY7uyJMzevmeY1BSrfM4YUw0E5zqUxv5F5txTF6UZVkdUAK3j8R71yxkO
GsrMSMzvysO8js65Ke+vOTPyzMofwh7pIfd6n58QJXqi+Dp83C/6MkVWfN32rrBNYrpuKMaz0V8J
Kzw2r2FIbmN3TGFrhbUzfVsON9gWTYdTukjUj4pI6aQLWNyzr13wqAYiZ4MjXK2qdIhkOOEP3oNz
npC2IWWo7XehI5iHjGM1E1uElVGqVJph/JfRUsvA2VIqaitgtbH1IGsc4NQWbdrnUyy4i0nNFy4X
Cw+456HbhIGB4BTZ3w9SOh+OGkVU1zWx9T5O1wZlBJhHhYE1IhvfwduBT1+EzTdeu3SsjXMLcKpG
fZzNPWrARbXqZov08HooCLhFXhnm3uHzsZLov6UU6SoxH0eCB4EYOemVSmBNHaiv2kgS4RSfGYkY
SfvtFzi++NpVQlNhfQGF1gqKHSKmxcJzknk32Yptq1jL4JJyJtbb9W+xgkJ+4VxV55wnZy/wOdCQ
fpfbFiHN+3iG0j9ngz+XdkT2aXPNl15YVM7i5DGue9I61tQeYkdZ7ndzl0FPidudupUll37RJC7+
KwlMPgn9PJoaiVvbharrr7mhbRW013YiztC64uY+LLiybPq4+WHqwZBo+/HHIfwp4zgJTq0u8IZt
vJoOUSOAPjR83Qh5BxVxYETJrzw2qYTzacqpvyvlZgW6DBnb7u9e/WQ13zYETd+bUTg7nyIZQdgc
qb9A2NBmY5uHUsLpt6RHG46In16Iv2ETDhmBB+oIkdGtgRi7n2EV24wmuQMTHE0CdPW7x1iF2h+N
MU0GUcrd4JMLU2EGAOqRhOXLz5ufQiN9h/34QXMmzP2p5pcOlKirIvGQNP6EW5gJQw7jzSGLF4bs
e9uYOqGWmq9cojsFuAPOyTcuys+cy6ssMxql0VvYRlHb4DyPksGY+tF/zEq6TizsOjvOoWToy/6R
nZYEsmHwae46D5sbPLG+3As5TiEt/9U5G5u9Bx1Slv5pztl3aTmDaMTscAmp/mhzsW7vCc+8pFpy
GkzlMEb7z5W3AwLX8w95UX6Nb0UClNhlc8zeXyli1uCuq4OmPfOKAS/8LMYwv6G1qZ3QF0riyIN2
T8dh8ZXbm0BjRQsFqiBQxx/TJD0Fe0dOMLBU7hXFpqvTFbzfr5OdAiGl0WprSHfUFmC6+r//6/zQ
UG0YBTFyRte5MhdJoIwpKZUdXP0Xp6f7r3/FXVz9AExXwkdI/81nRjgomGnNQGxogNCyFNPBH/YG
JCUfjlsSL3zM9FpVgbFEPZ+Nj8lKdMNgkQ2aLRjBBR2Hpl1CWaTQLn5o0xr0sEQWvT2a+zyaNESB
8BUWvsaFMMuV6ZTtjBt7MYQgKInXrDSjdezJ7ahYnZR1bLJl7rIr0ixpm5duamTMF0SDNmf+0T3C
AtF6LLiUoYHShVksqnB7E9iXUMQouisrG/uL+nYDP9lArrTxWNlnLGL/xACyLGQPBLgFoKJnNffG
NTp3JolqrvFkSHNrQ1KG6gXCu5QWbzk6mblvr8dQU5dCV3dyyXy/DFzUBU+hbjx3182cA/DYb/jh
7jGsWJZ9ulrqy5d4Q35rIczOXv8wAgp+4/ltsP0UtkjI1RITXk82gsiUFWeFbohTkodSpfpo7Vgx
dBHmg3yyksrHgY8X60SQRol+IT+y6kbDsVw3Brq6KAPChFkWKCgLe25vrDgzImEpGd5eP8oB8nV9
DqcuDXlX+hcNOHp5A+81sa+3QGGbOgQHNCliUBcEWO/BeFHwXix8GUju2a+6vDJgoaGtboKYYtar
/tPuEiT9Xjv7+nRxc0xWSIW7da8uzaYsQDVP8wOZnjjAL/rXkwAZGUy6Q2Ify4ImQXhiqauSV2gM
q4zsQkCutWvoyBSOSiiKHIIo9Aqb6S9vmRds05wt52iPCM0aLHU2qAJrFVhdyfxZ2pRin2qD8xKE
x/aAT548cGNpiaWD07206qvCGBuDcrfuAK5XzDzXC3t5NRsCjOzRZzG5ie6Cg4PgkLoMn3CG3Kov
qaOKLcUcPxeP1e1V9U0xm8Sh91OtbE5zZPX3Nl9wZbhzMjKbNF6WnNgAApXgqng3SObFVCcXbkfQ
dO7F1HjDxPZPEjE1CJ3pPMRfB9nIJyh6xVC7cqBtRKCWcZvoKaxRZ+8Xp5QinqtRAhhwuFxUjldB
3dSHDLFMmd4mBcKIJc9rTC2JC5sIghCfvKaKVf35ZAqj7nEUEPH6rYbjtPQRJmBzww4kO3VX5pNr
cqWezJBKObIN9+KS/uDBIUxxxTlXmrU+o8lWGvmwvdtwaildH+bDsRCWA5j+35T5+LI0wOL+erlN
ZFo5a61LVtAoUyjR3bEj1dPHqeirhI5axM4GanLFMyCpYFMjOmdVCvLrVsbI/qC7Crm2h0vJBLL0
UCHQ0bQG2kKgi+4YJHrUdc0rFLqcLQuEw4c0siF+7ueVeoNemfxGBNkBYy0KMZuK3YK8nHdU37HE
pzO8P3HPiKOkbQ0Q6wcFFjpmS3u4Q5PtsaCJN8YhTjToq0aDVlfLMO1Ok5301ng7cH6uH/ilTD/B
DDSureYwO+qsD2uyfcX29iar9xijFpLxVJtZ3kqeEc6cHvdBX41pSvAEMYc/D3350T+3WTn62CL8
AFXI2gHwbqvzWCt2FN3SQGU6f0+WIvuynk+V+PEHwexdkDcd16LRxXueZ+p5qS2a8/Oh/zQOA6u7
pjfpVV2iXPkM6RY6F2LbQkVIlr7oooO+gd1TGCtibR1wc8j3Dk4epWtglV1OVu/B7P8kgwyk/lSE
gNTdPQmocCcD6grn7W+IGuvEo+X87NzxRGfjqJYZlfh8F9n15glHsrGt5kizCCRCQTzHx8K/99NN
+Nxl7JYqFo3r3HOXRL+pnaworfMiZWXWrp1qebK8A5p6FwBrEVirq5SM/ut+2I6SLoDkD4x6zOZR
NI69NTIJitHgSO0nyep+b6F+DLDtn1cnx1PVuBrERIO6V2UnJTzz0VMm8/0kaV84ilIm6TAlPh1P
8IVhERzJBFQ+cs9xoR2JHep9um+VnkTjYKBxCmsWhedjqyNkfB7fi73Ti6/EyKGlZood1v/e86vx
ILMS7WfTxtIklX1BvE1pdRVUUM59dMixa+acnSZBZKr6waKVEyhL3izi76bIDxtHMin3Mgs+ryTi
5+fyx64gSiZozIdfoHvtLhDw9ZBULwk3N6Sd6vQGY5Mc8913i8kvm+yh0vgVX165exGcVgGdmBkF
EZmaVoxOsS6P7WeoKY/7nIRiH9KxyHdQjlD85L0UQrog2dLpJbq0SC0FRyqtmxEDrHKv61yffnsn
VeSH3bOc1Px7wLIal+IhTbQv8qmwgVkMjFwxpmPsTCfXicCMabGrf4rBJC8DqMrS0EAaOeHkL1y0
53LxJDJOzKHHEBt90uZjuQMMH8+limiFa/rL5FybrvmxfZt8Gz9qRSL4n0WtDNxBidcn9VOKpDGV
Uiofp53pIFBpqe6VkxhulpRmTkBtTPuRZ1xcxZMbRx4ukJTsSNqyIR5ZzDv1URNHMbg5stJdUldn
/r17XvFhUIGsORYt+8cHh6OPVvBV16VL6K2N7Gm0VkBDtSDmdEKmTiHpB2zEyA4QcK5lsu2TD8Oi
GmTbuKOLuKSAkR7pVlirqsr4hxNp2JceBpsDLYTk3hZUZETZik6tJxo5uzgvMBwUInF1YxHfpOwc
TphfmzhmB4TB/hv+3kmD/vnDjx5YEAFp8diO8kWZFXayI3LK6+QmiQaCuhKCyI7sVo0RIKjohVSB
5eAAo1faCcRO2FrXd/mh9Qo1AAaPziXDIw74R7nDqeLXpGyW7/9FXbbVbWePdeL5Iar5/WmWw4Fi
6KKjOpkUYGLzPfakcFEtCwG5FDrcxXe/SYjY3yw9IEmMGS0UMA0UPZLshRo6SEPvT/us+CRvTflW
JLTondHSwZlNn+tW673LFhstAQYkbnKhuGWelTOj/HzbvdgpPkljw/Z8PCXO1h8vsD3stsOn7oJJ
VLvfVCYIJ7Rq1Wf+5o8wevPvw14NXheQqV9nXs2lJhVxrZI4+K49tcW1MEZauW+Mv8pdw8jc1Pn4
TZdW+WfxXorSGGQFRG1xz6CFHmH4rJnfWPjES86qQ5jFJDf0V2zgNVIfhSt+ZbSuZKNr3ApEhtrG
gqIwwns4mYAfEzVza9QEOWz1o/qmXyS1z3nrMGdRM0mjg8Pb/YqrevBlw/Z41R0fuqw5NB4hwMip
ZPOjWnOgnhbYad12NU3aQAwpgidQZz/rcVcWdVEXJ5SqtVb5rfIPiHEjXyBnhAjWzbmCxV6eLM+A
oGqCfiOiqukJjOBj4RG4jyu7xsf6qG3xVTPm8zifUfNg6umVjBvlRBudcLMfIR2WP+CfL1blUEOl
3TuXJvD7VHpbB/5GypjWtrwT6t8lytLhQ33+9SM4KhkFBAkuoIBx3TWxCnylCWb/7MwsSGQxK3CK
23t/hYypVxniOJRqGVNGBalekSL3rkuY5piSA0frOdFxu3hmSMJ2MHHbLMzk9HQjAFSoxsTiNQgv
NRwIJXm9xucdyb0yO16ZWoJU0AhRSusv9jHnjoLVtMxqNl7vnOrOws87EzNZMoXpnwLpMPYML9aQ
byqvejRPCxxsiaYaglVahhuEfjXhFvyqCJv1gIDMdcr72K75X2tLso1FeB6YmyqVGy7I81aZA1Kq
n+put8k6ELyNZRjSm7IFGK6ojWiLnBTPPJIAonfkbIEORlLArt9nsntDQOK91QeIe8V3DnhRdtMt
IA5y4gM0qCyubmcB2SfkwJPwHgnQ1icLzGsK6u8qsHKA85QE3CSnZYSQqP8LqNAhtwkln036beU/
qK0+SDD421Oi/6XEjkGNq5EifUhp23a9GSFpT8qJFhjuAzhe+Ohn88IEgwVwE93sk0TfuhgcQziO
L6kZfXxrYm6kNmOK7GoLHHXTb9ETAjZ1rUIDmfyZ8WXvvYN4y6LuzmWkkT0HsjfiLnD/LsEO0ebP
W5xqDfssAnhT0irszwG/J/wJR1+kyp3HFYeTihYGj/x76wQVszmoqST6z1GAImeCxdynXp6PwJ/p
doa2uZ3h1HV1DQkmQqOMWH8d6TMQKyOrKXiUr8kZeP9jg1clevhfJpqUmKhHD4npOfU10y41CntT
donPi9786saJBrlT2czI+mh2YjsDkcD77emn1Iv+nXopG7aVMs5UN/Vzs5hreNkdC8ceylwpEt7+
bGKA88s446pE2c0PtI+VQW1il1zUaVmhHDLfbQG4EJcgqvSguFGOc1oRUNNczrFRf3nr3DF44AtA
zdA9F//SNmszRuZ6MQThh0NVv8TC84+xjd9TYVJ3nDHtmuAdT6wxg9fiiz8xvftv/EFBF9lsUtOg
dz++IlB1NhTFK852OqyLJMLeMM1oyGF7B3JZgchuZ8gm9GQe3codBaqUCEDvWXzKmc/1my454VUD
9Be/Vb5wZNi4RxNKPZy/ezgy49dOaRzb8LfROsunWVKRD7ZZyGMLVK7QX25AU0vt/Ra7XJS8Rr16
cuxqyghmBU4r/1sAuNBohOww9HSWJcIp1R29fXtMcfOIbOcQ2ccFZeQ/V+tnWfvdlIvoyz976YNm
JB7kV8o3UCfSnE06I+aOCdZE9u752VwXCpvIqXx0IepAqP7+rVmOwn6/qB7beq6Wlfu+KJR0BLGY
V7hCsaY/I2Qt1NVJZrfHAFoZ5/YltBR5fql+jtkl0fNQG1LF3u/8UVj4CeERItHiBTVKpsN5ZRAj
6ytbtb9ttoJADcFCVjr11bdgThCGm2uPcirmCQpxpg+HPf5rUT+0dN4mNJN1N4yafahDCim+MR/n
rbe++8Oou06NjBg97JECBzAebmEUaBL0qgNdUTiOZ4Phd1pa7dG+D9hUuf2igYeLGFVtw9hU3ZHp
OStP4MVgGMDbE7AldgLhhX2G6wG7Z2pbZq2aFApF9lfwD8l9cfnjoSQEEdDDo9SEWOK/cF2OVrp+
zrBnOv9sSdVUPhkAsN5tR1LhGXHhur4r2GEHG+9jL8H7YiR1MDFoMfzWOd2rW2aM8/vAsnlHWRHV
wz8N3VusawtU0Rmb4rOfuFxbK7srgXmWH5xKo04PKJps0I1eX1BCCLmqEXpKVim3bbTgzO3I3szI
/zn6HwdmLUk/tXUbTWF24AFJBrk6YxeTegaI2bG4JGDe7RmM+2dzkXCU9Ajhvbt6M9/FypvfjPfS
Dyljfj4H6NcLtuOMFcvSPsaVwGUzee2Ysie0u0Mq15q/vZsSBmTLGhbUZda9APITWTmHD+CtLk3I
6UDdGUc1TKUjz1YgK8fSsrpj6nMscXjRR5SBC3OuLWIfixoiCkljyqNTJXdV0dKlAMgf/p8qZiFw
Qsrn8K2lc0TPgq2CWGQBa7AA3+tBYN4CPbaLzsShBhmhHSAFhL6Njzu+RgipNdbKFENi5l9cBy03
0cwAevSZWSpryqxLCfgAEljjSioH5FfY+U5lEX2mBBuZLgrotBYsHsEsZe4kJrUCgrbjEGCidMcU
eTRv9thCyWkJzhxsLvcQLVLXwDn0zJRHy9yL38wj1Llt16CtSJ2FnX+qAL9mSVL3HjbPr+CIwAr0
of0Tt7ue3RpQWp2EgnYH0i0Wrqng4y9DiZjFO4XAKJY7JRLl8Z8a6vifd1vbILaq1rlYSss6d2lP
ATqwr6n9FTgrRoOvvf1VPtymp6nEVzCmn0b8+w/CY0URFGT9yMl8pTwDDEocW5/01N0cfh4z1Usz
H/9qnedsm9QBToQLOpIbhCnWN3qGie1R1aN/5MXuqsTzQldIqbkCQcmO8eoXsBHwqofcdt3SxVbS
33AbpRJ7L2uLzxtEhMzeZachsZhpf/LWf4rVghJ2wyDIekt3HU0g5UpQP41GFyc1Vt4s027Of7ml
HKmy7KUQoIPRnNujBdbiTqvlUtY6VmMrSH9zvnUkv5XYufqx4/1E+vO6/8kntCR2SK2B+mBkMtrp
/ZPScMzhXCKnLW4Fe9M571ZspQr+7ip2mS0TncWML0Oj8BojAFwEraN6lypFmW9EnAs7rmSJEqjz
nTtAEvRl3IV5Y2TD98zeoSfnatbasMV/slJCtm5rnagUthx8wmpvf8kWfUzE070I8dP7nEl1Pj/U
xidkKyKT5fw5w09TnirRbtu/sZ5pKrFBBxwz6Z3cq5n//ds1Eq4xmRvQa1ZUqzYOu+K4bqcESwso
IPAUKwX6eXviobrSeLgv149z1hKJepezeF2gj9UoM7Lu0cFaGipHjZoZh8MAOyobWWJNqjTSxYLR
j84CXn1tjb8IeLU9/Lxtw0Q3VG22nYQQWKk1Ccpf9bV6WwFtECholCfS4wF4u71vEqu91X4PGUFA
u19E6dsMTLGhkBKWKIlRkJ9sQj1G+Zxi5cPDGoDJPAv09JzlQb+zzyB1BkiMlWOwfhz0LPDb2TVV
5iKS0TCj46iWkhUDzkkSBZFBrAEZPPFlx++SvrVzTR/jnnDfKzyHexCvcIVyFKJUnxYbzBkLLg+l
kWuBQ/pVVRV3+rJNK1hHgphYk3w5i9ZWuTQq3T8q3yqzCoXHsQrgIw+zKLdMJJmn44thqpa5PJuo
AA/sRTVenAwgQiyo5kxqQwGsBevFM3bCod/TWqOvP/E/PcEOL42BSpOnyAHfL4GoR39nwRqqERdk
xDJA2+BEV6NzgC+TqBeY2kdJhNt+lBnd5dbCPhfQfxfqtnfXHDPYHAhwNDDLl7skK53MYfiT445g
9VSeumQkJnEITs2q03dXQ+cPDylHZO2rqXlA6zKeDFsRx6rabgp4mcFWJESiVTJwCRoxHrlP7U0T
PQRJN7qJw04Ne8bPRdCT5rWvkjaizEdmmkjAD1AWpiaUjgo6YFjo6pV3RR0H1LyFyTvLcbT0zJod
GRIhLus7E992pIVARDqo6mcEWzNfQau+MqPUuKGuZABox2dywNybGtX3U0cleeB+EoXsWAwN45K6
WMixmLQAQ/2k8IpJC6mHm16SyKZarP8+5siBy2AVaC/uEwfKun5SdRSJlRbXYYfssAHaEGyvipOz
FrHzOCR6jpz0CGL6wmBFPClNkJ+teHUL2/nyNiXuoUyrNeq5l88QJdq+Fd2cDz7G3jTV5UvIqxAl
btT/U27S082ix73Hy4Wg73fnOuIc+3QallwviW74gsJSEuLmI1nb9gY8eSwN4vLscuQkVkLRpjkV
eZ+ppJF3cqH2bYvTtfY5dNNKB2GwS+A3MVJWQkreT9YuLUgkyeBDitciG24PICxahmYGaRXHmLD6
oxR9t/EhHcL31obCImp5sWpD76GQUsleurv4mGgq1FqS16NBwwOfBSuyBayiqtl1SGSfpfZ/8OZR
LM43pd6XJsLCnBNLGYbMS8CMbOPgCx72fB1ecWfLuiqbcbs694+cqgFo5lSr8gMW/m/6zLoC9XI+
LenTvrnmJmVtnXoxUHXKnmx0+P4aWEG3iU7Y+yqgo/PLKhzcZIPeuzMqjlYOp/DgCO3QpceJyPKD
rxLpEmGuYiHG+0FQOwDlwXxitJyBsYqH32KSFverzGr0lGjDyvMQdcGrubs+WZCa7BSImgyeokZb
Dthi72vVSken66ZOpxo+6OXjrOgN6cI4mvfBo+BbE7o50eBZveRVkcJSJKbGHJzZKtAKieUnAoEu
RjnyrfnKzM9Fg6U4jjZ5t4l8RHdXMgKK+lddXE7+xeruqJzrJYjGtpZfWjqLD+VE+yP7PM/XaMC6
TJkrkS70YMaA3ztW3L/vCUlAiBxXIdsnSFSMa6hyLoqB62PntJsdrrMLNpSRIsrm3KAYbDSFPAuI
WQEFb3IB4FCpixmXlRQSOIx7WJuuQ0L8ZJcu/K8v+jsDqfbnQ5cvWNH7fTYih0nvndYkPsW9Olh/
CwV5naKHD3FOpeXTZxPth3yJbknWLtpRH1AwaNHc2102vX+3SITxc3nucmq4VEOBVrpGYT4B7UPf
BXjKQ7HRfnENLcBedDXM7McL82TptKc2XYuH8RMtrjNl6wOBf4qceOstS2TuW7YCLSGikrL2J/rk
um+H/UcG2rBY4Wc6vwB6MmrOHOLVQzd7oDz8q7f9GK+1QMW+U/uU8qcbg0g/WKq8yyw7KONSGkTm
CrOyYZuP9GD6xdJSG0ZE0jUZXL2QMJtc9TAWVXPJunL10ZLOpO3+Nk8YPAZUf/xPI6Tgqoc8W5d8
VGX7kxwHFTEAZE/S1K49s4oL4+GEpRPFR/nhoqQqAINy9Ie7kH1uoGk3luxUhCsNhKihvcxEcj/h
2uf4sWDwpugwRc8fH92cHcN/DQO4iD1TLFfjGbhCUOGMMbaTDZXMj83oF1I2R0jc9cRrQM1cOTmw
S94iDfe880LDO3xezSxG2beyWXYkHqz4KnX3GOw26g4REibLoRlABDqHlMkNpfqJsHow7QmHsEcH
T1RUo7KTdZZuz9mtAHvLvNb0xIqfUmB0rGWFTZf327ud1G+nO/cdaTMiGqb9RFy4+3hx6tJ1QKOr
obo68k9ywiIBI1I+hHl9exL++Bmc5xXUOfOmzZ3GXMFNH3eaa7lUuuL+urQxK8m+g3tW4ezilVtx
bBEScabzREw8XkXsDPEI/AYi7zhgkAyca+UkemlbJWH7r1+ckG77CJb1sTR+lUwD7xt8d/g9puen
T1434QJk7ud8bkffJfa9d/QaDs0G+nHdkPpli/KK8wAmXYOJ9EM4md2Gp5NjbRNDtB7mgEhXdaA+
vOnEcksacycKkCD2ZAtqwgmSErutgqoEJEXeNwJwxTBUpL0L3/1bQIuFhgW1869woRBoyejTlrye
vhWb0MfBLHSR2J/9FuoD1GvkeVwQxGGvZOXUdNSQDNggjQoyCbxOMLIJT9nQSOBWHfsqQt5zw6Ou
hIgzCqtuYWAAnJQeKB43Gh8WT9FZYh94Qv7T92JxAuNrNeVKmZrYilUEMAPGSiLV7EIudw2qPx4I
n6qOxnnePrryIDTDKX8YZ02O0WB1IwPCqbUB1kMweJe4A7kRKnOs3RCDda/Pe8ZDG3XPJpXLPpOi
eTJOnOoIEQ2Xvxc0CpJHOpmX5CBwVvm+RZFwdeIkFgPHny8cwq8JwIWuD4ERv0q9xDz2DNF02GBj
wXhLmaRrOkTTps3/7tihB+RkJQJhQmvXbkJhJaHQQqLusoeMmTiMAmC0ju56ICORl+qxcM9svFVW
EyoSTG93DHJUqgoeLA+oKeDXHS2lobNBhio6/LxsNMX1nCXhPKgXrkKugIMb70E2Q4KdCDIqTQy6
c1CJDF9wO5ka9IYGxjDPlho0JZjHTWeoYvjwDwS/2qd2pEoHnbetEnLo/L5zQmemLteMK+eZ5WWc
voSzSLL9NBOjcq5Y6PSC1IcgD1Ptg4rR5nj4wDkCAcR2uO8WSXak1lyILWoIENA1cctBGoVqYtqO
L3pum5/M/MI1gdlKu4A8jwbDrELny3Vj2hgwjeGgFW25FiNRo3rrzkNKPR6lISJ/cxtWQ6R5tCfe
zb2a+hKKGUK8NJ0chNdF+29V7nN6j0qThnZ3DclyVLRdFJ9vzB+FL4FB1QIdMCqjN6bGfsUV4nSh
wqnkz6AHXnBGc7XyB1Ls9WKoBPsR81qv5MGP57AWSg2rmBT8kNd0gr6IavbKsbiq/z/8XQUmetL3
Ncj+ovsUC/DKveKdb78RInUdx9driYvONfRt3FLpf3wHfxFSZTPlHPe+ONDY+9R0RrzFdqm6gatB
BhlvkJXEPY/qrjMGt0XEjQ1xoGO5vD2hQe2LgzQkq0BUdJVomzlvwgYihr+f3+Y8+5s8FDZBjjdp
fq6aHwgB9+PoMpNaFLqum8SjgkCDy8KzAHFucGp7UCDIn7NSM3SPZbUfukzqERcu4SfkyDtBwwFm
PFqiZIE0OQFbToQKespEZKa9DQGwy4V5dUywGixCVBj4qX46vfOQV5mKDMGHaNyY8sf5vwidKelu
09oEmHElgCqE71T61KOezwu3IgUnbx90JprK12uisUqchg99CERFPqVB0lxkbMdiwwvCxBW3FnqM
9VAzKj+JcxzPTLwzmEXcseUQd9ksxz7j9o5XWM2bBwWXyz9GrsxnNPcwZocEleowIqZQ8GaTC7bB
hiMxGC5II2qvYC+5FN3FeILPp6k7uZpZCRD2LLkPGBa9WNV+ggZwzxYMiB9lkJBFTDY5zIQeiLGe
M7KDbNef8KRUCdp/HwBsH/7nEB1OSbM7FlKnOHAQQkZ8WABvxawFUOp2vgjDH9dsByHah9QnVofj
LMc4O34IjBCGJyebRDMTDyykRcPqC/1peOLfKYIh8/IY47uuhvSYA+GLSdpv++v0Ow/09GHAKk8M
mQZ/msvapN7/iXHM9VPIWUWuyG5hIY+1LceW1YWYe564DqVWi2bKLa7S8JXq6R30qRaDX/+xjQlJ
baY961pRKE49x/55sS2AOAJ+fzZQTPXfvmrVb4QgPKAeE9Kjm3sBZYaYd4n/Bj4QsoQQtlt/HK8p
VgRgirsXZ8yol+cDz0mgSkNX5vMXAjWbgMvVlwe/3nOx8a4Bg8p+yYLFACfrvBT2cjLC7l2hncZy
UUyX0taCfiFOUkP+LlpvQouCKl2jjspXyI4kwCcqpXMcIQ3rkPKNSCseg8Zn+vSEg6WmsCk/bnvE
ijdBFjiDElmXlG4fD1HFlawHEQTrDnHKAhJp9ezvV1t0YEdGIx/RXm4cVRqYzr/dPV231eIi/5oG
R/U/Ppxdvb1uL+4Uix0LR+o8Bba2ieobO9VKCTE6G/Oi+0PkJ5IUHLlPCDJduncjnBa72J3MRCvX
UmjPu7e+0PQHDCvXsSXkcxMYNfKvXwztkOqG/CpMytC2P5nDushHCZA7SwLl5HnF0y/co6fupXAE
c7ozUXpfQ6duUzLVCrBRIuWaRrPHcVkUmahlMiQmiXJVCzZQig2e5ulLJdiM9tD2FPllUq73N4G/
/2uNzwp/5oUfjzAWb6pwtXhXrud/yLpM+Jpkvo0EtK0sM3Kha9+H2zl1z3TcyXxZIzjTaZNmPOyv
vx4YB5yHCYeW+Kvs687walCcGTndIhbGpsXP9YLJn1kuuTbg0Jld72qO+Jj+UO3LVTS9s2S3oe29
C2fVDT/OqFP7xtpK6ZNx7rV41xbmiJuspB22LNX42eczB6ByDpke9N8icPVWnujCxy0oQ9czZHX4
uujG83cZ6MoJr4TVfO/OIGTGSoOl+VVU/UdYHm/z9hlh1CfBAciUfv62TGXOAMxCpQWvSma14TMV
Xpg2PPEbsFqRL2U34uKEtvbkL8YsuRRpIhe6bwgY4CHGrfUzipFnSfv0oNDyh93DT9/wRMI2YmN1
t5cdUVYPT3RvhVJejD7OqMUL+LE+xoUS5GCssTC1+fLKZHMxW8qMQmtU75nvgeZOGL97l7YcoeWA
Dm6zfxbxr+Z9UXHw9wiqeLick148aHPzenrWHu4Ds/ePFidL59Azn8e1L9blqgNFmflZZtv8GD67
kp2PmSSLcJWks24cgfBQV+kD8AeJUaGUKXgHouPfwbXuNKbX2SNf05hglNsErwe/xrlqT4k59Sgf
QllFx+B5s/FVf/jr17uLukoRwPS1GvC+MtcvazWz8XqX5LYKd35PrGdgid25EnZz1R9U7UZdAH8i
DvNSNNI4cDSBbpHTgHnB/Mdu2VyLVw1nAoJy73BelrL3yJ8OeDgBiilrAewxGj6nhGtdT8AIbMrK
89SlkRW+mcGv5dh8Oce4a1GcPLMgLdQ34i+7Cyrf+aXYeBRMVXv6DG38GRhJn+ilQ07KBQhGiI/X
exw7mPENu+UVE2X13SpXmTnQA2zxSPlqbl+PACfAnKyoGlHcPDHQ5lOC5Ol5fey/fkCwb42jBLjk
htxiuIPfpKoNuR9M5/r6afWURue98FvwvJpQd06hl1CwssdNXlD+4hkK9FxBmivxsmnLM++/n0kj
ovuQiN6xF8Y8nvcDapgPQ4JKg9mqJZPdvlK7A/VJcqZp6NS+ilsBChmML8YIXnPXRmdgkYFa8JxQ
jhr9JsEiY6ggHGwoB22Bu1WxQ3uTWYj7IYfBoNcIgRwgG1P3juOs6d5LvztM4m4js74UXJqKU+fv
ow4CFGAVT3qbpIHFkCQy/q7JR0MpFHzlWClOOmPa9RjkSXygW2Yin75uEJb0RghcHLnX5QITsJ7r
JTyRiHJV8/zEsT/HlFlOxJA8UEVyIgUwIaDAW5/hehVYkZ0Hd+aELTUh0rZ8nrv02olI3QeVrQYP
hdivu0usVwl5jcrDg0T6exCsoiW+U1tw4IJ22VGDrncDWrm3w0huKthLO0jKKahdF3SPx6oeh6GZ
oPk8x7N5gmMqdi7x3BHsZ+zuYvkGusbae8Sn1zoG710GaXJlKp5wRtgVTSYArZwfuqD49WDTbmZx
N/HvM2CIQb8VwnQiWRYD1AiIjLoV7+ypMNHSd6J+R4ER257Jv6YtDBU3jx7ltzATYqKouTKt55oI
b4MsRBynz93AiAeEXN9dgykb75t/CNxU5XdHbsftF590w7BpsrU9Ng/M9ZDy8TlMDguTuf9ELbyY
Obul4VN5rGblLYTK6DImRlOSkauDg731Tje26B13lXEmmXcmzAs4/ql/8XI8Ee5UKMp2vb4FBCBS
SDsz/LCblFTSLMIZYzCRZS9UObpckdQtXhDdUVhK1YsXECcdmr0XsWD6QOfI10JkgcmWJqdxnxbB
P3vqnvlhLpxbkdAHiXvyD8HPTvj+tCADxgxrXmgRFiKGwZoYsKK+7g/u/T3MqOCTxUAXBXByAXcF
2jnunG/ilFopCACb9lWWeBgFUAcZR4bg3ylOgVG/8BF8AbXSuOUc/uTf47d/d63NC4JGLCP5rWw8
wifNftQqDiA1UvQ2autYS2pRQeYxpVmliBGbcFyS0W0LJpDxn3CX7pc99+Vx2/cOMQT03ci/zG2U
XvX8ZELPNLtnfOCTWtbWFBqIfuep4r7AUPIKJ+KvlsZtmqiVsyCAnhfaIrOErPYyfUN5XHyw2OTl
uROgVaXH0T11plyG+qKXWcD8UhBuCc2I3y+D2+4aSv8QcmplYLWczCKZQabTJEK4/vmcASLKcFJd
5rdCe0BTYMO+gAn6W1QRdRL9pe1+X2UuJRXTHmCZ2IHek7lWE7aARiNlPcLjfjELt9IfJOUDAxvc
EPlbC7z6d03iuwtHX2Ta1EInVsIxpDk0bdcLztVlACz63soTaJLrl1d6LRPVJlGkM+sPqrmgmARs
2ZifdqkhXhHePUojxDqtoBMRh7PacMxOGSKLhxp2nz+qk4jYcA4owDawKFKh5b/G4mwyHoqvujch
GjqBF25p32wckfW9lfProAk9yX3QjF8DS1vhi8DfsvaERzmgllpjak1cWfhReN6TNGWjchRMc9Px
hheIW3zWxPO9+0nao/jGSmlxlQ9idW45dSrPoxWAGlRL2gIJua04Ku+cBgEDg04uWidOaKIaPZB2
IBeY6bJuBeBDP+CTY+MEIBlfnkBHe7ObSbjgf+WVXyijsFuBgPECSW2FB3ghz7v5ZVMjIGp8NmAB
5xXLi9Ei9vtIBbSlUyzXQspMd2gnx9NIvt/PN+I8QxINgwzT/jPXw3hYrwoNG/cH++pACYBPcWSz
UjqComooyUP2Q/pHKdNRsn2vkm0moALmLDNxPuIPppFT3CfPmj6xzOYNTvZWWEIDPH2ZEu3DvUXU
EC0e6qkLb6Fdal5h7wxHceqXGFkwJAzqhyWUNpUgmeUIVT4+pvvde0VcT44usJ5TB3QQMAjt0vYO
RydDyrJco4c1d3yVTb02ai2TNjBW0ekTokofDW021Sggd//lDYXUA6Ma8K1DibvILRw5MPHrg1V7
MKVvkxXGyqT1CYqZfedSQhpx8IuwDtuoTtVkhSPVVW+BUJBlpnDxU9ZjtVZAG0grKCYI2m2g0RNb
Tnx//mkNu4RcW8gntZJX6CB3CHzOt/CMI5Uke1zW2nXuW6W8dev4oXXvf2gkNg2y57K48CHdJ0/N
08JnsUSy2HAc46RjY9hSpRa+FzdZkQfqt317u3Fpp9LMfPGMAlLv9kbGWZbZL7Lphq8G/SuC/kPG
qddBT0gJ+0yfDladgY3Xil/cK/Y0CDjRo9vKzYABEUGTQoe5aVDYb9Ldd49KT4On5Y2nRWyHQmoo
Mc9r2nEzlkxu94Y41OkwoVotmEnnhyoxaMWKV52yiIVi/g7e3wHPSxxr3ktWRLk4msr9e3GyT1ES
P/2aV/u3zJ1aMdgKhtoP+SJA8Uox8RXyLAqsWQ0nuBq/8bVP91IXepAOnDRo0Q+Wp8QpHhU8VMqB
wfxMLOxL3KeUyfiURqEUj8plfUX6S081KO3mdRjtxAMKfaXGQ88lvMCPdCDM2A7cItUpOintupry
GVSpWyIACMa3rZYEyP5MHohdzE7MmAPHyM/Ha9hOauScqscNRkWRM3/T6H4uvUb5XJ8V+yLGAgob
Sq1I0tT19cVU6NtLaynckFBiilOXr3VWxm16i5znexKjmjm81vUdVtLS6aVSb6uHh3ThI096c4nW
eyps8u6FRN1uz1cUo8Z8U+0lWuTLK5TwuNqUiAGP3Svud+PiQSmnBVSUFIyut1HyE8JGh/GlLJj2
4WxGRcfNO8I7YcmBXGz8bS3HWrcN9CTD+W8f3aOagpdjZ6neynIWcr4Q292qqsTTYfPntp5NliWS
KpvEdJRQM3yvkvdjoAKTwTN4iZnH4LtuWgLwqAKUnvf0OQm3L/qvz8RSMA3UrOBYyqfxnffhmNvJ
XCelr632NWDcARMTX9BrVs8QguL/QqxC4c/bFIsC4Nx5B7KVG9Iu3kKrES0ZyL4pqpHq8FfvBeCS
tX6vbeOiLrRwQdzCjZd4jIKHNJW1hSbWxd12HQVpqVAkSkdE4e8MWzV+fm5YDr/LRnAWiaDvd266
mGYRkInItWPV9gLKcV1yEZAK6witpd5a4L3YFsHCFytMa3FWf+V9QZS/53Bp1y1AYLu3C32Krncn
ShcQek1Ql/QP/BSJlcRe+HxSPu/zmLSz4e+uv4+w9OvrXim8Z3MISAeSCD+XT10hIa7DPSXl+s4z
em40Wdme4/XzjDIHsXgt6G5oaCo36f47sVuAHvookXX+liW7aDPQ2AlxIa+HubfFGuSvZ9E/Z4Tk
ThQQCvDXtdA3NrTnktoic6myl6O6Gyt92cmcJVcDZnn6KHz+EznhLpA9K0RD838pNMZjRn6Ca3Xf
JrtQhLgyeo0VE3+YJvPE2Z73T+lspa7OPsEXiVbJ7iV0L3WEr94SFL4IvAif2Ixrdi3vwThZVWVS
Q7MnOoUan8CMm1Ndt5IB1QlWVY0aVF1iNvcODikCWMSgU0yFWifdsahVa20+KuC72dGdPa55tmNl
YLKgQJT8pG1tRqayopSPjXtynz85N+rXroFnMBk1nctuSGxvurt2K06Wdq6EbS/nGGInyl/bpnBA
Mh6LcUlM4soLIcUJsYPbRuJj4ZLBVX2B5mhoFEo1EcKAWhUbBhOHKJMROE4zTibQ3zlojf9/OBgQ
wUzxfdlWsDBMAXL34fOvIdtrfgkecsuGMoBJIy3Ku0uEP5iroIGVv+fqolKUhBAzQQVC2cEgsO9U
fu5w+14qb85tCj12ubqdE4KG+xmYTf6K4ORJbX8Dcdz8SKBqRq1qmqink+6mlmCgHmYE/113FNh9
YS6NYHP126vLW7YyQsufDW9hu5OrkamDeSQSoruGQPoTfTAZSHmbrxQBfMK+0mDNoKmwcnuWfWFP
/p6chp5Zg3Q8EzHSxtH1joO1vmJvtDHgOaRyrIZ12fC7d05JGYgJFCDSQDHMmDquy+QNXMkCe7t3
P4ZKu+qdE8M7Pi16CpYOSRtzV4vyT+AbSbL2iCIi0FQ5ahTXh8y46O7DGw/u6fk6e1hLkH3xVMpF
z+K6G7PJ6GQ5CQ2JM245p+eOaF5lL4LVX9S8HgA1kGIIgVEx89rmM+eNyOrqV0GstzB56MxHtJrl
EiujANfdOj54qjzVyhw1ScwaTakMANLMR73NG+R1S1IgFSkNeRM4YuRiPk3WG5Ar64h19RqQTDVD
Vs49bEBktiykSb7e/o/CRPOcllzbwZVHhBSo5lOQ6bBFjTwhhv3NashN/mqIjAN8CA/XeV+8MR0P
WAA7eic+9B044wKKMZy7tgK7+ccd0NgYFBNg8B/lliGB4nmHpWeVT7hRRVezcuAgrJfBHdT7zX8U
AVfMBxy2sxj2f+wSrVUfEm3okrhqvyUJ7KUS/eUDXYHm80o2PL+YzGbzV4Za/M2Gk+GIVYL558/e
aM6wcWKciiMSORW2WS8k2mdPtARHKOYGkf6bnnAZGdh8ctJFgZSHMR1PzbG+3Ekt3yVRepMnTfmA
nADRqa+cVTkpV+V8P49euwD2pLM195CNZXTdrNs0G/eS1WvnLG52jlLgBVwGiKMh/R4fermXXO4h
rYhWJVXvveExQoPdupGSTCpU1aRUPP5Z/Iq3X17yf7lTItqvg2GPCnQBMfUhXw5DZ0JEmdAbcZ5U
LyuwbjRIhusfDIaNjqgpHxr+PiK57enyxh95jf77h+q9wnMs0gsYiS81JE6vpFEjPOruDCazPlbY
Zxf2iM5gJvQl8i4TP7yhhGGO0Ua+AxhlCRIiAMrAIrkOFx/EiQlQXYty7Su4xDH5kC6zcLq6B1ii
HvWLQ1+6g/KMuAPjIU4mUey+1n7DuPDqzPRLQxnFhgJ+GiQd2Co0HfQPzcYr7/V4yeFr3pjk2yPd
BUyrTckSsRveaJP0CxVhJE+SAPZDqbv63kAaiXguTMkTaj0WHgn6uYkSoyPw9o3NhLdWaWhzpMS8
IxzLhST5R00OaF9iDIoN0XQM/AQ898wocm8YvQkPoz5x10dxNvikjx51o09hqkGr/xTkqTMcNxnz
ZxRHqnMGzTwf8TsJIHc8vUzJaHcYLLhPCAUNieUuQrDBQpMU5yJHDr7UDs2BM1/qjmoL1B++RjGS
w1o3ggIS+QZCPKnpQS4tjVSwVPsDTPTJOrnW8pp9AQJkXoS/2CBqW9CheXEff15cui3jn5pQzTsU
BrLkDRQ9XvrdwnonrF7ZAwtTlfUujaJsCp3jaMpmDIpGmONFuIkoas097c2rfi3si7JJSDxSCwvQ
Czum+SRlGgh0ErW+XxuqwHO/WQ4WJw4taU2mXm7JJdxAdyxzdSxdnqNEQRSzaZP9c98EGekwwCcV
3+sOk0WuwP39QK4dZuWYTyKLLiznBmthMHMqmG9lphzD2Ty9D78aXRQDTD6wAvWtXd59D+OFjQYH
EJfT3u3mbhCDV7zKX1YVzvSlIfEc/mM8sl8X73sC1iWgbDRmjgooglOwLRs0sxWnxZCFlyG8uppx
Qj4VdY2+xecRVffRpglLRTG7mkS9vsBMQ0MhHSuP4FMkTr3ma4fVKZaycDFOKAszzJt0H6kh9Inp
pwJzWtk6LdYmBsEqz2nKGxLINj93ym1t0ncmspxW7oQ3p8wnPDZ+EbP6D7alM6ekr7c7RGLVEnTR
+gFrQLmgTvOPtqYWMHNVrodUg6pzcKWNQq0xUAkjHuksSHlxpSoPwOwjSskyl9LBEHC2Cpp14kZq
GPL3lcNwpgBPdjDczj6CA/262vjfqg4tPVpwVWtOHtXPlKfMknX6sAuwH+xFdK0zRLREWghkVUeD
p3I6H0C8LDPgaPnoAwC5K3ZdU692kzGGQ4QKQw5ig0VRtIv19y4C35YkrSvBZp6po5sKoZg8H68Q
IUr0u8iqyWBhr/oFnt786KQJpU9hd01k05a77Dq1+v8GLeamfEEzLMDFaalW5/wtzSmMQTp4cpZl
NvkJMoXMhWXTuwNKSKWVF7q4NMIywCEBf9FEauEVVako6X2ch30b5CNHnc1lI+GZ4YsT9gtOSJN+
ELspYnn9v3LFDbJX1ZK2qeTo2uM43DZMbykrGG5AkGK16mWYzu2rvXnoRPybKlRhvko5jmv2N6lp
hOULz+C/wgPyUF3AQzVEX5gJqi1PV1r3dQTkwVUpj8Ks9KoAjBjxmRHKmMkRu4Fy2MaXtLpdVvAn
MY2OuPb+H2B7utTXzRY/SlF/dD2PwKeisv2C69a8/LE0qIrY7NBuqSGMhyeDNjVpFJhx06Ch7C90
/aiHvO4CQESPQR3FXbkOndVbYm55WcDUq4kaZB3Dec+Z4V+mlHlmtS1Re8GVlj5XDSpmVByj5RC3
zHDtYLaLluT9a+wzml6cJzyoL6WoxQZdxQubONVHetEqmvZb0xcGk9+4OG12o3msP+0dIQo2FIKX
eoGZL3/1RYYUuq+sUAT0aboTMcWFsqGmZNJGkgTsil1eOesz7Z1/HwCCNg6FGtZ2GcRyhN7N+WvN
vmCboBYSAkgPgtKY81BguyJaEz7BTFO1Xe1MsC6MDSJMLp+U4oiq/miXYIwQ0LROJgeydMYBiUmb
f+7J+Fi4hyMsxYXUJqwTAREE7yCee7t7haur+UNJQZgF1aVOFTjUY1eEzdeJAqhgX0/UXb5r0qFX
OhhULtBuCUyH02BRaFVz0EeAIUCsTHydWosbDyK9lr0WGLP8Yh0/soU8o/kBdWlB/1JbpXIto93B
ACbsxup6veZzFjgC90jIAh7jvz46/lxckO13mlCASBob1+3phAwOwn3R0eqoyNRYYFxT/IbxUdui
MYWE5SSTmEsJlWmmuusCUxQ7tsnoxHvP0CJNBWpXE6DFsAI+2CmNqCS3pq3AaA7K2w/5+NrDMRkw
rkiK6Uh1sl6ZMnsDHFAT4oW9M8gLoNYuUzXxZyhWeQvvFc8rBjrYhS04AZS3HwXc8woElFG/fqP4
V63wSVBeQsAX2QQXqncVKeoxsOwR2rJXb53kDlQ3MIaCaHA75X2OItDSGwnQekulahD8uq8ZUeb7
7jtHVPcNeOjlq0gz0LqWBGFQFsTBtErDS/aQgrkGao7KlsnbOQ9aS7/BMmiRn+o1xOo4jNnV3472
7vJ0u6xgaqJ7xCuCZylywUPlccNbD+CsSiE7zTsFk9Rus4xxQ0h0/cWQ7rSt/8fJAFuDqwzeWfuc
E+Y6SWOLUxlu0uDsosTAy8tca/2cYT15qhD1u0P1XGZpfAj1C/0AqUBS034aC8v5bdN4tNgMXo07
y2IONQBvMnVirY6xZGIffL0JMhKKKyw4eVaPwo4wOGCqfa4043PvS2iGCq9jpC47oSLFElezpbZn
x7Zf43L0Vx26nde6h2CNdsII9RtwfVVEqUHxUARuo7UMFUof8QZEwEawFHMrvBcZgztC2DW9sJ26
6pEVRfMTmL3CD9OrKatx5qwh/lIk+9yB+XVHxHyLkq+53XIflMB2QEv8MNumVNwdZbalBN7bOp7y
Mli2E9v9zCZ6kOE2uwNQvgrW/OV6Y5LtD+wuiJqbWd+dqRBO7gbr3d7ZoYOi8Vp+qnYqVmVDHnNL
rjrUlukGZWs4zK9efLX2IsJ0i1lbjBfxMWvtzCiT4G5ss613ZDCPxKchV4T4Fhg9b+ijbQxshvV6
AGq8wJBh1XDx5wDgWT5b05hkSdxkqdQXJSES1vF20YBPl2rvIVE2ukNErN/hrwCEPJyKHsUkaJ6U
+QNUCb/+HPEuqqg6A9cosIOw75vvn/AnrDIMwOpIky+yvdAW9596pzCkQ/PfW8FAIdmXnhDctH02
juIOwdnR7stzyiBv6xKUion+Ubv7B2Gcl+0xxvSfd9S3a4NQZdom7Fy80cZ0lOLO+SzlRVT8B46w
5l5EJS4cx9KvPsFwWWRpaTTzgvLN0K903SZXEP7nlxfCLX8PEnyhWrDIeTQ1vEF3QoHsgAvIOFOF
bR3TJZZs4SoaBXYLwanZ5pH7EG5hEbtUs4o+9e/RK/PQCfuhC7TsKZmjqqZh/is47rip4oFHX2Nx
TbPcq3wkPqEuDEmJuuxPaKlVzZeEzfCt6KVgArSWKjRAD+PzgiNRjMUI2A76EeJtZk4Ya3l/DRDS
T1q5pgcaLTIjTH8hI/yroZ4gxdUA/o8PhvkB3/BRMF4TztAbJxRR1e4zbgFJGQOTA3v7juDZmeUO
OUgUaJdK3O/FLTUApcD4f+Q0yiRsKkfhQCT2WpnCZsBnGvtN1ojZrtBct7eC/fQkIAZErBbVdnWa
47XqLmYhST9KZkaCqtwtSOk5A2vhF5RmrM5+hA2WAU2DyEEnS98P0fO6pAywH3vdvSWSxF/Xchua
fAqzb++Bg34U8Z7Tyyuac1u8laXhrPam9ZEVkPMQlGdysUCDdHwnnCa1tko5CjNgIptgM98FRiOn
lC4GS6JG+ET2V72SDXAN1QWuM7if9bBGUar/EDmb6+8hRIx/0i7UsAaOQZN2U3VPU/G4jM5ljxH+
sQFA/ibP19nZuZA/2g0WpKMim4zLuDD7SwLstq5U3qqMcq4UX7ledYNqYvVYtDWgTu1odM1bous3
YjFSYL2KmwPM9YYM1Ycxk9qGD43yg2rUqWotZaE7pea8NdfXuqlrGY5gJrJzRKM6EKA6M2y1cES4
8q+C/jho4mVWEkxfMW0ryqZz81CRiGFn7Ldsq0V1KNdslVa8ezY+pc6yET3f+K2MbB395Cv4VkQW
MdNXwXVkLf5FAx9TC9PTxO0CeNEr45eRleqrqnjOH7nF8y+CfI3yy72l9+GDl3VOJ6XM4AMtLh3g
epdg6+vdK6lsU5kCmAo6qDP2sUBBd914DLBm1Qvt0TqRxUJFZ/wKcwOt2GJabcQoZzbQaB3jb2Bh
qNGLeSpfcCRvP2peSxtnDaTPBHN8J9ZZx7hD36XUXIa3TnQmoyZa5zXcaHt/OhcWrZmRveeBeU8m
XPHKE69cjq1I/4LELtMVqhj+Uy2M31lX4fP4tOW4sLAshUQBzjrcoSIdZFCybyvuasxqHjxJYRHr
A4feqACPXQiT2puoZnvRLhgiNJ5mVORZPRJYh60Z8zUy3PiFPWDZs0/f1Z96Wh50cmN6izLiz4MD
NXMhVb4zO9v3+RsR84L3aV75+Q90t4b3jZgaO/nX8pVoFVADopefJIspr8bFfwQ44SNR9L2jMNbg
BsI2iP7NpI/ij3+QORNqJXxDNhCqzaNCqK63EumU7O7TYJw/HA62rmqYJLLcIBQmNTdd0AWx72RD
n+9KaYaBdnWyhpfnmdXWSulKEMiU3RkEldGnF0qppfFQOd9vpQkigeiqdyRlXQzPq+k0oX9YzfB6
ROp5ij0d4t/Nc+8YD0BBKRc+S9G4vsD5PzjBlVQ3M4Htjr7HAPml3vIFGphdszobjRcfRY2Kg7ZW
8EOWGaqDs79F9Q1i4JkR4QrFz/gmZYAhD3ZsEIliry+Q0jvmUQ+VOi5IXwkDCkwb1H99iRqZMKXl
Q85pQpISu8wmqIcCPr5DWqe8K/KalHwZhnIzUCq0G1++d30B3N1ECkrhpJU50AxIzWfaSmXfG0g/
ZTJP+axwJ+qnc3D7+8DXuFvkOtj8928hitRFgxC39wKE68F71KxD4LLj4iUEhr7/Nt3fXChMl+cG
6qbmic8Ek8J358+Ct4Gp+/zOyiGXcBasM54a6iX7wgQoNx+De6PoNAkqbI37aaYlJHp/dZTXrCKB
BVNdEv8l05RL9Us9s9Lt927u9rGf9awIgsr89tH3Wqf1h+Z9Ypy89LBq81BMDLj0VKeRUiJBy3b0
TBSdwHYWeSrTTjJjXel8JCG3k83zGuvora4lQR2mBM5LuU1UjJTUpZyCBKBXvq8SWhPrEX6IPR6a
j7Qbvp4hTz/tILRu0btc3wCANidqEy87wPZHWhvntDZADYb47E0qz6UhluJ+r/3cLFtUlmAbKpV1
ALdqvc3XRLkdKcBSp8DYVSZQOwNexcemU04XIFvNfik3qXU2dGM/WfuuXHe538cXQMIqL8lFnTHO
9v9gF/ohg29LFCslM2uLsy5Zuy46+RAnOtRdCspAjA/W3cWLro9XbaqaXPzzSzPMntdcoSr2kmOd
EZ103Fb+8pYEWvzPrrfUSq9Zslhs32ZRjoaZTuOuFfev63cIn4jQTCAS5nyiPXjujIx5P/Rvjy8i
wWoMBn34lxZWyStHPCslb9BTezOInYEnjaxD/adgCJqVjS4s+9T1jZz5ApyOk6a4glD6vgd6xHQc
ZdbSduBjksrQ6X1oqI0O1UPZNPG3/Yjm3sz+sPihsS98unX6/ClSugihJPk2WQ91MLQijNgZf591
FyEh5a5bs3bORiUelMgmZp2N5849mDZY87eVdlNSiRedn1PLpC4+6WBRtWKeCMh3L2h4phW4jUOg
Zjl3EgeTr3atgJCD6tYpZOqLRPe/Z4irOjJ/jw2mOF6mbw6KALS45xY7Cb+NSZtkT2m9+oabFxBc
SDNsP9xliq5+gZ6yCMw5QIBK3dLGII84HbMB8wJiBnsWOoeGRUvoh4z9izNpZ3FNeGUhbczOxxP6
f1I/hB9jbUTzQ0S+0rX1AmKWuLGM8GhtIgaXyJck4kt9hHNVB9FAeDy6wCHw388L7363vahGt9an
RxTpTdMN5h9Rf0b2FX8vo0TE3gZRMr6JM5iBYDWIW7u3IJyft3ZoVsaSu/pBq0TLK7V0KrGb+Kt+
bA0Qv5nqhO7RmF09KYu4gIMB65RcPKmlThgFcnqnjxQTYcT86nvSkZzp34gyULtfMgnkYRlFKmhi
9R4nQ9oQw8A1QREycxAyZM1y0F0O84QIP6vYv2e1rlYrPTkNgR/M6prkUaankKLYYDh5jqynJwK3
S/s74tKN2QP/Ip4rNgkVOeAeQQaiUOIN29Xayub/XhSmcDnHjv1YKLeGUmW0xGNCICY4DM6Drg3/
pvFGI2vihi0opO1c9VaL2vZpU0cHEKD3q4woomOFNBOmECCk0O7SLTULqrkd07y4azdPLUec1NwW
2R5nXP9rUYCQYiUwZfMLxCFLgtiXD8Cg+IxoDAoiOowKwuyv6GfldWndrqGGvs3CS8sqbu2IDmMv
rbuWEoKBobFx1fdrAIexw2r5NW+3dhTKzBCnEoTe0+Li1TbpBB4HNY5FIhwqIcVntpTUPcbXjd8e
WIuBoApjx3uIRlm4+2ag3JJAsk96Ez1HLNqkxFxB9x8ROP7U5w4b4g2szohY3QoIKbeOY8l7g7VK
NS8+xDJlDkxnqk75UQlESz9gW131O9B6a8ZXVQXe3mf2Q7q5XNVJQSaiBjyWlbSawH1HNV9DrP95
NmXZUPzSQxk6LAT2v5DXfjon6yiK3ScwT+Y+uPBY1juGzOv/w/TsrsapKor9g4ywGcCju/pJ6o0T
C5XVIF5ImMuhU2mSCxvqcs3TjHyQWa+zEty8pc5wo8Q8xTW5lNUvcJWuR17s+1Zx7cWR3mS5r/eg
xSp48AxqQi8q1JzXBPZvjMqdZtV7nxU1u5QGZhmeYNgb2+dLL2rFToYHilwumtf+U8pI1viA3Y/P
XAOFjdKB6/mXOW7eE/wt5VTjBeTF1lgQDdSdl/45y+hlALEYgoAGvp3CmLAR6vuO+56G2QBeoz94
sSHsfMXiYepp8t4JS7JdFRUGrBLiKlo6f5NgXw/Dqp8oRF/rt5Imoa8o6w7Va4T58Y15gU3hM5Ii
mJ880FJkR7CzO50ftC4dlgKzX5KSk3+oaKcZhaR0LbD6RSfkqjGjenv/x4FoEuWsrcRakt66MO/f
0oS2Mh9PpKXUtyF4qTOZcC/VAR9Mp6zhaSBaNVuE3i5dGPcxwo3gDC6d+nLET+YaRU5e3YK4rxOa
CqeHiU/UV5j0ZoNH2nX2XQddE8O7XIzQmra06GTFnU9FAXFk/GBnN86pIU8g6J3wRzrHg1QyNTTd
INwHghbj2w6Vb8lGS+CTKyn6WZ7+joFn5BhRC1CP+nx9ugcmOtzCjf6sRG7+f12izgGuPXOALTs3
gx0oPAtDnIh+t0TKnfAVrZl1/nAahyH5FaGBTUFhc8mfdksDkqkLnxp0MFExWPaJp5LyGZzOQuNl
g1lILABWcfpW1NVTYT64XlYPD3N+1SJVVacXQzVcsbIrrmuVv2ukD2oryctc9vnrfibPBy4CTtn7
ermJlRJTKMJ9Rk05zpFrfIR8YCTSdx0TM0bw13P4gCra9LnX6N2C7r3CiaAl4hnf+Gj+k6wSYQb5
w1MpttcfXBsArYVc0F5g9uoYlH7j14u7vwrlcBfyMGszctqL3mSK8izvWx0IaAplYUZdxbDxNkwR
l8+/wEOPV6itfXlTuYhRJ1TVKpZW/64SKsl7sJkSGj/iZ7ShRx5ltweg+qfcOIqmVKhCy7Xvl4Pu
x5R15MWcW1yQoCtdB4L10xs+5yqZPigyPw2DG1DAD/yonptpYY/TuWPLJJUFRTIy1lDeLB1Dk3eR
vD5+GBxFXS3LCHLhHBUTCsGcmWrBu51IHlIL8HI5ZO7H+o3dk+j5Twi2gYaFeD8ZvAWmkQYLq75o
Nmu7jcawkc9LNpWdPnWUdwg7Jr80n5elROgXuq3IT60LxEBBGJCit/mSsBWNNiLa9cQd4gZmmq/C
ksKMEoidKU91dNlP0o98zus2aIhYBPJVl+NWMGIPo90It2Vv2sMnshJlCJDtSo58dAjI8EaNN7Mw
56pGvQKtJACt59c3hYFu7/EqZpfQXMelunCMFC4a+UA3cUHcTEq4JULg1gqLQDS0aR2+vYX59ZsT
9Ngpj4/Ubbzk64l3v7wNk+EVOfV3NFkNcbxDcJtBRKZlXlgZH0So5PDNx0GO4c/JckZPDrWE5dY8
nz9Um5IBGK27suIlBYhZxIFGDc1YL1cscxU1sR/IhtqR4GfqdxBX1pD08it7nqJLeRheYK4wBjg4
JgqIYWGH6IRXpFT51Aehi/6RBqdmKkBy9LL4uBrcp9UheJ2DX5KqP8tob8ObG7UM+WDy21GGV0D7
MbMtVGyxsw5mrSW2OJ64+/V3udmJoWNDpjwJWKtiD4ylF8KjdLlazhleRx2LhwB5zsyr9uBM4ztj
X6ioDu5iNNL9F4Qk32c2lqa0KthoY/3eB1j54ptTkxsQ5tqk/ED9hFEDGSSC7ozXVpsg13dp+l2w
OKApacDroWM1bSaGaRenFbtPH0aLxo/BrqfTAUZc2AeoWWyfy6mu01tgKk0ZtBF3/SvDyTUkhHX0
1cVnbwSkrTn7KfrdOcHx5iobr+Ac3HWlnWvKOPtLerr7lICKMTwDXkrLI21jYQBkMr5yL5PhJRO8
b/vY0AbFIF4Q+1ARDF0PQCxtBQwqkq+aOrKSVjjYBLP3xP1Ga+s3XbaVvWu9xC4jmwsReMeCNt3i
stSgVGEFZVFKxs3HFJ1ef1WhszPvvAA1XcgtH1PYS+1wPA/QxpXj33i0bkBPtvvf2TaYNcNukBXh
1Rg3xBUhB7FVzp75wM5+hjfILy1DSNqepAdzZjV48yayNNOFdyJ0zOOyWSJQdAnUajmw9O8QdqT1
nKrKn9vA692vFaGSJD15C49D6dIqZZGtyJqbtS5MtMLjcfgKAD/FlJYURn/1e10ekS48CFUNYX12
ey+EwD459EIrwIA6bIUuqLGTZAi03YoI9V9Jkr7v/mMhiZFt0FBROnH8toK3u/JFxxb2Qirk9S3o
cX/5vRGkbx4NmPmShlbfWbEvhyY7RZb4GadQOB+MHFC6IBB/WdKaT/Fx+5kGGHd3YNeaWlDKLE87
4O8YvkZcRgNggEFXDklOcx8hKOAgr48DALQQ+0E4hTSuTR8fPa31bsOzNzRHjDJSzZGxslVEdklT
soHOr7GKd1kDU28uYblAW0r4qbmfVLDBV6PTGINHYoNsslSXen9ipwW4ysU9JCFOWywyx+d/HmdC
PxXsmhHwLQ5amgeAoopg4+rmKqSaKViAqr2/PU14in3iBjaSpWsQLx9Oj53mYrON475bC2Q9U/+x
Lj3MC32YPTKgNFBqGIxBuqwZqdOsukKDzPFgjgNIGTz32tEYEFo3OXT3A7fZq6GZFu0SslcqSCPv
+UOQ5Wm3db2ijwOrXsKgI98ztJEHaYxcDNYoDOMCFy0JvPtJtpwNw0K6hdOfvTFK3xms71MaBHQN
YEcaMfTLKubBjcoLLMm4+o6dfOTfXDen1X20JfXcKM+1bd13jNudrj9x0Nr3aC2iKHX7OeW/mM/A
/AKcrl5n4u7e+t0yuAEyqNiJSFeODdji/1xKMU9JRprcOwlKfW2CwYicJhaRyxUghDOwnRQxEfmA
ui/86CyciWRvtUnaUsjCIfAxINNtN4iWMNIlK/taBByPvDW6Qbf5gYts6XOH4WWVXsixaZrxJg5h
Eos4nFDtRvP6q4J43M1arG7+J7QVph+WD+PPUHdBqtiVMRKyVrg5i2/1RjRsCC0WVrRFGyV4spCm
wLdUg1b1NWXsmzqQflPxATWbQzB0s7r/J1NHYtK8I3MoQZrZ+ssybav20glnVw8JClvAFOtIh88q
tGn7jUYgI1WkGZp+vCNSd9k0trXsRxzW4GIQCCP4fqOohd7nb5JF2+Sa9k+wWKQrcuAm5p5+xBer
B2ggsGKWfSx+65Dz9/QUColnghhkiZGU5Gs/qyPYj6tcEws6xfDmhqJstJswsFifa4g/XKBqz/qy
qbv4HJtIBismqp9RyO8qXEntp3qnM338pubneE40v9TsN6v2ONEMBavYIkgcerY82Z1u83OyDBoZ
ToScNvVnMtNFL48VouhKX02NeGMfI7gnHkMtUzyVDdcRH5w1zo5PI7ltLozvzvWcrrQ8EOdj2R2/
fnfk5fK2PQUBr1rT6LC/excRTO1hoFXQonr9t89DUwWBBm4KCWH8VZLEqQcvKnTa3i9mr7iNbSOM
y5CQk+9OY18abBToKhcSibdIr1JwEV6X49JcuEH/Vn6FLP9lm8C9UpS4oIKP+Sn6CRgkS7jB1LS/
Y/OyQO5Ferhid3wiE7IJOwFzRDK8tXX3+W6s1rbk6L/5T1TFXTsV6lHGUAz4NNRy/NoJv5ksjyDT
55Hvwn7pY+yDHJVpaSuOx8g6p1H0qfkIP9lLvXZ1L9tPQ4KcidcqUfu3Sn5uls+tQpzGrdxKqErH
7UwlNnnwqUtWusLcPWxMZj+boy5SAUzlS+AhrPMi+qOCYYC//YyzSzRPq987FwmqkplttHo20AFN
+EC5GkE40hQtiq72tzsl+jQJZ8wNt5PIC7OUcW+ay3Rpr4nvOgCsb0dpLmHPrppNLqGybBJu7Xwf
D+Mrortqb4Y+FLtymTM2SGJOclbWN8pZWfl0WGtXXJSc8Jw4lgLu15f8dpDnkZiCxKpIX6/cDSE8
zLJ30HC4k9CR1HzqV2DF5SqE2WEIzzDJsOFIWalhoTACBNELJqMZqqSnVJ3SJekrHXqc5AlzQZWj
gqI5g/9UulJOVIV+X0v0YXnQYDBSEFNGJflhkvN2Z8jAzAnavY2CTnXT91CU+W+hAHNzYpIHppPc
RVQ5H3UuASUzdpY+HEMk/a3vBmTR2IZkniHqVwFYZyAo91GYwl76CrEb/EdgUnrdb/tAJLGutMha
Y5b2EK5QHRakga3KFYF8FNRuiDDa7op3K2CBnMPs2iiSVbvH3GXtSSn5NrqP9ZrRXiXoUZ3K0TJy
dbre+WQ/sb9irRTm1rGPM6aTRwrBGkeTox1ZdFuaCuQhgczGEehZW+4RCfPh5HF7FFM8WvFxEXHG
kFsYcsxC/ULpPBrSfocMA1Ms2enAvqCQXidyX9OyjgE2hDjMxYUTYX/8MRiJLzJCazfUlG8AIdo4
bZCQQ9egomcpTZeD5sahmBiR+zvRxjaONLQ++gEUFrLpuZNlT466VExPTUitgaAyVj1PTLPz1rTf
5S3m89Oqm2HVqCShPxJ0YVVEgp0ifGcT7n5gheIutJ/hYT1YUyeodxvNKbPofwazWE2nZXv1A18k
aOKo59Ks5FLOS47895GXrHeS+CdGNPh697g+8TWA/BP8RGXv1VRl3wcfh81BqC4FuXtbG6bCq7a1
d0RVJTu/82DPcKlC4jxpyWcNObBPsy6AGgI2Hotr00iTfxhNgFw1WBZwBnV21GWrhDA9bZOGwK61
o+6mpIHEhaPGt7lQ6SR74DJXKVDTn/vJdSN7RnNw5vG2tiXVAP0q856uFMCJQiBjJm+nWDUCEl3V
Okm1KzVtpkYcas2QSulqcTmk9qcW486g7bCRq1EQZH4oBqae/gRssKdkNfuL9Tpxrrm9aAVi0NqD
2FNwqmtv96wGuhHooByyQ/KoWYkc+CRSG/BrNr8fkzbvSzLhFM769qEYHPxGgHONaYTDznbNCi9e
R25x00/KvasSLc00HqxdtipZ8ID9syQwEM3juEC4orVTJckp8PgBJ7IDqCcBOfYLHZnktBB9Lxqm
tjgylZz3BGWxOq/YBnpnimTWgEfNc0USu5v9miIdxB/AG5e5Ff9ku01fwBoEs+8m7XfUAyKeqvml
u7b/d9Mpbae5EjuNEmDZakCY/vUI6fu6QGdR78P1NE+aJ0UdAY0nREaFwKH5alcRF4ew+B+/Zdsb
tb94ILA+1l4UJOcmy8Bs+UPi4p2v/EhztgxU/kkrjSTnVM3LLplZKVEDYxhCa2scMBrYR0g6HhPB
9U/lZwKmIXLLh7iC7cICNAw97fssOBYyGpecGP5QtBnF+B+R7UpgKQF5BwMNspnI+kCsMj5BY9O4
Lomf54uVwsR9eG4y3FzTz7ZWooIrYoRRspXQn6lu/3q9TYBdJwNEfkBaE9wNx7gVj0lmbHkFzyoV
UtNIob7djcw3S+VsVfvZ0icqsjDXa0ufzTzGiiOBhkKNqAbOl2y5p89R2tNWnuu6qpgI56dF4n4W
bx69yR/mfctGOGByh2LYnK9byPTwlxl8cnyxXlHf9eFqFtbDJdBbIkCxj4M0ZLAbSpgkkhXUDu0p
NPelAPM4eWIPaqeUyod0pQCwqNTe4Yeg0QOTHxXINXBYafdiBTAKiAHarFdzZWq8Ra0U5TYZg941
f25GLgqctrghBwgitjxHtCFAKrtElo5KXDBclwBAoSO95FtZf1IxyxbJONcKpTGgPkbmbS+HOvrR
IWUaoWTU0WlOPCDlR1iR6OaJIcp//7Q1ZDHPMJuQPXhgP81VBk8c4XUz/+Xdc9irctn4wL2VvKUo
3lxOYFyUIYFVsgZ6DcdbAI6FTHx9x8iMfCBwSkbdCTLd8WZoFdLmc1TkSAAU0KDKsNvJ5K2MP6LB
xpa1Kj0/zcP99F/VnYcZ13WsPDiAvmj0MgynhfiOoxXqrLfco5S3Q5HLnkM1gsogrLL+Wy8mWK+B
yagnbLRIzrBiuURFzfQsr1uNmGSCP1ktPIZ395a5sA8g0h6QCaCITmKImlaHm/ZyyfV7FTCCggXz
lWqioiRa5dmN9E17mbAbT0ErYBilJxGwqOaBPiXuFZeZlIeejLkcyZURQUJwBy071TS17BLpC+Ee
1zg0lCoQmieq+u2OtMJ3kU4/DNFcFMlFpD/yJ01U2cBpvyRNFa8//2d1RxTtAwdAkmprrzqhk5SC
3DCCDxS5Z35SLIu1b20Qrc8sqUf5UGwubUWf2FUY2Govy/HVuh+qFEcp+CM1rJmJeLPGrVSSlTpl
8X1qTt35Ls84z06drfIPiJpzrJo/CpOp1qTuE7wDZlizQoPBrlm1TJXbdTl37cXePl4Su9tRdKPs
QjfyxBGvghnRbArfXH/h3RnpTYsZoTQZIi0hM5ylcJA95YzL1LX2/j+n1aXykBRfCAJDjWVaHsGR
eqQNg8MrI36BMDo0avJHM7plCJORlzZHbXsgfw+FGh9pX6zSN8vUnwCI745E6EbMCaLSFFEfiMwS
yszhAUD+ht72p7qOFKMjSGQajgUJ8pbaT7WqTkABiB36IQUYHH1HgtWHnjbnPAzXH0afJOTGza3T
+cShojXbb39OPtKDVtvUJopCxPBu2Zg/xaMrgbwQviLVqY40vdeyEXE70JrJDpoA8VONjZrOzQDj
MpsMMdO4cMfWUbsHA33TlUcCSAUd87KI7gmn885mKn7DIl4ntEAijivacSPsgyy0YU/1k1fDJD57
xIuGUKGp8t+UNOpAJU0ZpdlxeeJcuhijSS8LV68/Q4jn8XFX4DoDnSP3S3Q3Sn3ta5LOPXtnwDiD
t9EHsXqcPHwqqNuIx+AbMC8rzU1CeIhwLYim4BsYQ43cqScoTT8VCD4TD8SJZpNazZ8r0OzNkn07
X0bqI3OOmu+G6e5jVEuCveUucVfJ+xF2wL2vcHwrAJNa1i+Zyoiaa8mzQG7+ogsyW2iNTS/BKDii
MtSq0QZThrLWo2xMc1L4WmfcIDVhiekXXFsXQl7w/f22+0mPO57gt3i0wHeDexIH1ZhdnaSr2cpL
uj70F93TRxxefNpW8xh4pm8UCeUDzm3/2E6xlMKxKHAvM0r5z3hgBx1Y5rzecFKiHCj8GoJKGqT6
YvXGaU5xwc84QIkgHujZYpdRUtSKFn2TvjiECPEXErZj3iRvLXLFbymo2bpD9TYxCexkd/BDYZVk
J6N8F2qpPD+/t6UTvHhWqNWjJ7ypxKVpakzOQ1fdMURwJGFkapGMCURfWNP0xK43+39UHtCFET7I
oCc97tABLgVyrlOnjdETzsjAuxVSYqPft4P+07IJsLxIC4i0Lfjt7rdo54MPISfE6uhpVPVZKW11
/4eCtZG+SqngtO7BJUwwfKviHbkpy14Dbars6dRBRq3aXAo29eYZFET+uHIu5+8wkLaCZ6EAsJv0
eZSdDQz/rUkDjxaN2jQ5Y2oQd/9EZYx7NIWa3gf5uRsOzCXeDb5kzb5mcwVPhklwGL3uO/Xu2S3l
YHoyX450D6Xx8UH1X4eX/71mB61gjXC8R/9JK31JG/3rS+V26nilzJGxk6wnkkw/4IFAgkHgKaRi
jmHurqTRNtDbVuRYhrFQ9jRCm6mhDFFVozrNRbsJ5xpVwz3u7mVcHBIkX6BX5953K+nZzLFAcWMP
eF9vOMQ2Gv07wcBpx0tmkGWxaMVOjSnFHYIkjLv+FMk9opy1AmYdIztEerK1ggd1kj61rufjRe2X
dJLGzN76KimJEM4vbz4I3GfyzTBrEPwbhrwCXLK2iEHl6UzPbmEPRDoNepBEB3/t7ZwWuL1xiR7Y
TOOW6kU/DJ1NjXPYSqhr+Q01zm+qI/0Y4bBFUIx9UxSFNvzbsT3eG1y/tlCMoVrgqzzSIK9zdDr1
mn7g5dcmoG9xvYz1Kh2VTxTWQV2ahOur62rkCUfORn4AfAGOhYSYM1YklMrHT6NI9LyklQaUouhv
Sgz9hiyLc/RVCMSXnBesgKrTk5zF+PdYvDGxOGzS07u7wGt4qJaaFGw2VNJvC7AmM0N9mKbqElgf
P2gMze3EIVVkHwtTl/7/p6xP2LH3Vx/Jf6aidX6mj1z7XoiWGOkP8vr6i4uH/U8/0ZuAmmAu0sCJ
rjB3M9CC90VK5tjMXuPgZueOfUYhPY4fvErCvIzwzDlNNiBsyK8s0skgbIovbklqnN+qReLO67dj
LziXlpHuaQ6p1v5TXqC/82Sfezd2YkJkAYu/aNkMX02DliZE7cJmI1cwlqpyu0AINzJd5wHtfRrV
cIaHX3qVpWKawGsZ+o7AuopE0kKgaF6viBH/K07pmXe+3w5V02d1FP9qZcwzzoLvnwzyvJmDsyb8
UzaJuHWSNSkrUS25cBlfMWN5mes1CLnt4EW5+hwexwwU346A4u6eRNgSmZRJqHA4FbBUYetWV06z
NHbh2s7eN5ZH2LKQ5Gs2KNQ+2Or5rgW2vDO84ueLj+DCdIOcKxTW0Uv9LqYMgVMGAL0HdOChACyD
ca8Hrhrvxs99zZvcrQBvPcHB5QVC/piHl87DvTkUU6uROz7X6ltxy2AGcMNSj5qsr35xM0AXHQGC
0l4T7qf7AgmXe4lOXZ+exCfrLnp9DLhXAiwotp9/B+De0Vy2TesJ1U6+fIRq7PjEzmtJnQ1Ld2tb
/ATzopGCDHZYDdmlUGOQOHM8hjnMY+1JExxZpueOt2pRywHLf1qZOdg7ISEEn2Di19dOOvwfKuaa
SxFlecy4MLh3TTALtjBWN3zYbRdRCcpF1lVFMgJf6OkUSyevkE9nsw3BHAtfRNCqgu1aQWJr8dcH
jyrlV3itqLvTmPLYblAseVB6UXMoMZ7HXGQOET9wLnT5zHTtabATnkC5BVOjco4dgN3c3NUt0nby
xF2yFQjYz1P7m7xWty58MUUmLF7k1ZLO5wvjwth+Xpq4S1/hz/9LYtKra/fks7euq8M6nNaldv26
wDU1Yr6g+wUV+OS6uejoXd0UWA754AhqV3Yak18VMJPSva0QAqkUjRkBnXnaBKd6C+gVTgA0pSWZ
LBLF5sP7pGvHqqKnySI0mZ6FzFvTh5wrVnUraGxjNjLVWYl5JwjtuwmF2X75/UNL0FC4sKdgI0Cu
CsgbETiFvvEl6ozxN2RN+FOyWU6dM3+sARH+Mw5n24xpm1ZO7CUeTYNZJLTBJNiuvovLXDSDlRUy
FXby6KLnlMzZc4+/ZeIv9tFg29I3S76bMx6FAaPP0GEd6zhl93SrK26HZbMkFpyi9xrWp9hjhenG
AHXYVuHl7lDJK6KxkOYEvMSNcaV3s7y6ARuIGOi5Zpbr/UK1y7XQ1p57tsmW9qaZr8kGZoGB0YtJ
xY+qdPLzhjmfa23ZokN0kUN4Bc8FJ79HWFZbYE5YQB3Zbref4EKzaC1HvBZ4nQCVFiKi+WVe66CG
HcA4ucNf15EGC4RF53OWqfvWiHVHwcjeo2hoouCDoCBs9RMfeFspiuJbNWi2cN1O4yOax6sqdKMh
vKqt8hOO450UrujqPXeSTJSYowJ2V8EctJVBt1Fp5kJAUrfExnDtGSQmbcxbxvI2feUW1Y9psbT1
a5EWs2K6CJkULG21AMfSPjGVZIAuhAXmiPysEmhOuec4tVCbcWG4OftTrB1dgHES/mtR3Ks2dgMJ
OA0Z0PtuzQOc6wlv4XX8nvMPSLsLWGlqLsbROFwMNLYGgMus4SVN+nyUVa0aUlyTkso5g0Qa9LKc
pRzOffYGQVIP35Hod6H99rhuplDxexyn6/tZKrWw73IzbVWqlvhswZtfDW2W/BLr5zQGC5Y6he2N
HXZxEMZamO5dpEIhpNg1uVdXSMeHVE2CcKROQ1XZYIAxwQ8vE/goxt4X9Tb+9tu3x+0D63UrkJD4
PY/wpBGArqnYTPZwEzKr8pfQfBXgwQfmLpxMQqpUp3JmTY25Cmvn8VWfKy+FhOYsHRXEn4Iyj2UB
WcNJWg4VIz9OhxpElN0HayW0a+n1O6wSdpmFcn/pMla1paOlxZQFtVU8BJnIxjo/VwoorSxilG+/
FBG1mGr/OQlP0Cu94jPvJNsLg0s4l3ERaArVjDREEv8Rv/Hd/P24o3OuBju6p7D2N6/8roHz2msi
NT/70v4G0pZvTcp2KJ/1Mtf/g8Bza9K2YV3QH4njdQeUgliWpJ7YxjtiF4VNXSTDeHEiniXU8h9B
guqhI0tGiGfk2g9jeOlZAb0H7Oe/B97HUGRstS+V3jjzW79gJHUWNEIw5go6vQMX/XqUwnyiyPVj
IrQbZju93l3rFzbqbkUMDSPlUjD9kS74lHmyXPdEwOQ36MYN93yh4b1NqWiEnE8kPhimKg+Pb8Nl
4OA7WdA3oGnEbKhgKQGHf6MCJ7joGWoCDvf2pq671NZYxVZkum6QC/ARCFjYswdk4QaXs0DFl3wd
HKS5KPWR0p866T9BLDX8baSu0fuRaDdR5a/4+NC0pZeo1h34mxO3RopJQ7BGEaqWOU7PLdI4dCsv
9PohW6RiizNUP0wDuR4jCywod75jTMrEDFuqkJ8IJHYw0g/DNp3ncIDP+OKek3gRMhTxdQqo0KyD
QiaLSVm9/8EOBcU5ZgGC4gJV5fOeW+Cpeh4vQYY+jNSxbQEOB0nmbRGOKLHlf9Z64b5fDliU1yRW
OcbZ8kGrngwpSeRaUQp5+aYxE6vTq2Ak+NWP1P0yybZsRQfRl87fdAPSBlgONcOve4fq1v5jREt4
RqTWBMEIUtgjaYFnQDudAHDyYOrYdoXa21fuTTu7ineyPoOK1QA7oQl6IIx6+O+1e4itQwZAsA1E
iOFVrIpLvykPAILSD9sjrCtJz4MI0hXR1uDhFAugTQ1X2uSiJh/szIO45K9AIoPcyvWqkKVsFQ6H
Dmn97BKBX2/lhP9GPaUwkCJO8Qf2R+cKmyzdrri/ZVQ1SDGnD289SjrnrGTUeh9VKHAoJlr7dMxn
4/9V47KzG1LjWMtJ02SEBlz7oq0kLHGuplbmvb9DIm5G5Sfmyxg7fW4kVBXZGpUR7EwNpUc2YoQO
Z1n/+l++UPmGc44ZsPa8gi2eSsuMThR89M5gBemOpM6KxJ6PBosrNOwwEI2V78VbjQO7/ixIXEpq
miSX/9AEfpp7AM/M0OuDIaQavbPswpT52JYz4x+wcao4QijbJZTLd39ZPICa+bwN2YtB6TIZzhdK
ZnuSmD6NdViUy0qjpXrfMyAezy8szKx7IrlDGcm1hE+WfRoW0X7BfZfkx/cM710YT35z9UkhOuAm
ywAe16hFU+EBqYzPo5DFvne7ZlEUr2K3vrMV411diT8+ukXeyn1lWw6B/koIptfHBN0Lql3NbewN
Nab0EmmYyF8e2oe1bTiceBldSj6holrJesSt9ZLhvYcd7CWsHOVxa7jIgkgyvQCd/ETXbbm+asXb
9j5dOz9VdQfrMMKLktAdfPQTB5GFFeYmHsGXArVNCrcI2n1qj7beBXqpsKmY8tc/ih6xB1n5wBcV
HKX+5QKfjzi2H2Ug7JeWbaKKxrEYfF30pCpd9fBLaIVhDUQrut3Guzf7T3dJ7s2uwOVLsPk5F7HY
Kokq1FagsLTE/VIjeAPByud1A5dQGY1pqGh9m3qMxP5S2dEezdbJlC2kd4886ST/keYpYWMRmfVH
WK73/VMpKdoqkkbauGSp3CwuImOODlwR/rgtZIAwS9eAPxHUncCKATs7dTkZy0q3b1ZssaH7A7y0
qDh0xFW2Zhl9oblqfEaFyd9gl7aztOB3G2NzjLuGIUiIfoi6hIDUTdhxdPHoAv9GIx4of6SNXa8J
DAS4pPTk1JYqP8lhWDC76VAjYfcETLaYvcCIvSL+ttMo0UJ6pd6U3+moRipEXI7QXQLgmuOQRMj7
5I5OwDRxkTEUmZcnY6x3BnEhgn0Ca4Tzp6m0SI/LShXEbLYuwzVcoE1DsBrPSfs70/Adlz1z33lF
UczYzedmdO2W7fA6GPoeiSjVlRrYlzieGRmInOsOBKKjS/32xtlc+bCSl89fVJ0xyRTAU5iMhZP7
VqZDzfYCB068AihKSHDCp9qDz1SNJAKSj4vJuqGlVQoaLDNvxhnXWvz3wBjGonyrqANNu4a/NBT8
a+JrWswejeIVL/hUQ/+Svlm3NJTX5uSMe2RBK8YJNz4i7m+Opy/gPMfxAPDZFdXtASdnV40eHEsJ
8BBNCQc5Yp269jOQSvEEPUIxLsDhJmZu8oQGAY3KEHathVFxV3CNJWcHQVGTTyAsceubBFt6If5B
mjfy3lPOL1BHenPxe7QOoWevpszvv0TI9BJLMYvXLDv4CX4GpTK7eAUlcD9HKTte3RN7QdDi0RLf
LiTqwvCxCSwLnJkaxH77kBqviQDlonB+PYi0J91KeTA+z0bZMvVPd3OXrrZhBnLLA26zBBd2vIHv
SyU87FFZKz5n2AWmLhnUMjYxGDM+BCUK3LpdJPEA04BWT36W2KJFPFR5Z15b5eXEBmqzU4BSCWAQ
Xze3mZH7RkYCn6QaS5F3Ldk35veIlbhZLvWMPar5omqkdi0UJ1Dr8fHcu1bGssMElGzV48e0PQeq
7+ixWHLOeERad8UK47fhjmdRt3wUX6U1GwKPBQPueDdauXe1j+XEjHmU0WWSt6kMYQPxSa5ewu3Q
Icl0GzpdzXCvTyI53uNIq2BL69DcOg7OQKN2f9ixHjwXnI5o9ycM4OOO9dNP+rUGnwIVcO2rOoFM
HTed5P0u2WFudNs4qaEST3YCMQGl43E0+qmtp2+ljYJhYqxgRXqjFRbGR1tT0ddtSt5SSu5CxJRq
VEGHVfu08x59vr9cuUBs19871tj7mJAHLTPhbRXfOF28pP/cq/skom6hTwEP3ozumxS/JaYweBt4
26DX15c+myM+InKKx6ena+aVTkf0qdFhzdlL1ET7b9gHW/1+/Qy1RbPN9w0DEt1svUUbryA1FGpc
bBd/tzSbnsuI6xf3lT26kSeh8WcLJTwuHS1iNo1d/IH6rwJ+pdEzNtWxuTRyWbioVHmdQE5nmJoZ
LHWpzA5ocMULM9Nx+TMxvalqESgNd9icziuz8Mp9y5eJKKKMtOwI8LVng2xabPsQEJ8vGRFwrtM0
iZ/wjxqnb2ei3wjsDNqrL+/1v0fueTWGcKCyybFT3eHRgKJ5frOxCOT8n8Y2n3bpAOCntBs2kcqg
XT7DyQxqOkp1Om+/pW9So3PqDsV0qDgq2dHp16w/DJLOgH8jEonpHtltsADDiwvc6Xq3dFjzvI4h
dG+X339ggWaDN/bkeHSih8ECkb5aUE1bvpsdDUecYV5xfqzxb5elvjrQZExdbl4MaDLW7hl92hdQ
JCmuEZWc581/NEbRgq7ZMDt4ucMhi4SR8r7h2zhvoAOW0GAGD7W3v6rQ3H0wj2KGfmM+4yPTI0+M
f6A8g6HBvWYFze4V9DDbrCCCjWGhtCawvPopkijBpL6KaR8W9rA1cTh+Z9SeSw2rnEtZ0FtR171Q
VXUJ7jTq+mzqadkk5vmQoW45rzM07H5GYTcEZ88k/J7VOY3sqzCfzo9VkQqhq9ay0N1RnCv/JgIJ
9l/OqSUm2mQInMwlFqPKvdswynORxde9EckhlKlxjmnmzSfmQgRiNq2RsttYD9xioC4FPpbTkBEZ
f6SMz5dFi6/hye55ooAKyfxcHurlXJg9rmD27xTJ37tVQvs0/gsVICJr/XHVZxwWuuC5JwxtzLPb
nOBwOzwZmUWhnndUhU79yE1ijYrdk4dXbUpvYc8wWdW/YSzY9eMOdotH6BeEUG44vr+yOxb057uw
x5hqd30G9oqabFq5x2OJCxccKryFhMr324aJ1OW4xujUqw020Pyf8UDFke/w3tIdhzwh5av9iGKb
kfb/1BoBKzHwIPYQANcWcLAfrhw1xx4DtQNXPPFVg9tEMMEc/6DnfBu/ePJps7yhenQRbCeFiWJB
Rpb9hzXD2CiXL9v9AnkifwJ6cft/mdTA9c1U8MbJqHoE446P1gfJ5G1YgAqYEGpQg+KOUmZSdq2W
3shflTkE4/cA2YqScCPk9ay+6QYM9nLI7GA37eb2mInyxwB1cU5cVoB8yQoWYxOfEkpEmSGwCmx8
r7WLJ9eG9DwkgC8oqZM0cbXdMC+eFKcixdC9lPtFPWqKUqgU+4pimjPQ7kD16uQcCahj7ZcLVisT
VKERANGCwLh20p0ghpI6ML8QKlBbVi567OjNgmxv+485gfY8kO1YDuCycXcTuq9SqYjs7fMIw+qW
1rcctj68tA4WeBHm1s0k3LOeOPgYcoVOsWWeyFyPy8s8BVLh8GEQcqAqpyLYSIrldjAGHwpYaJSp
7HP6mKft0VgSx0y9zHHXf45WX/Q0JZmNyiAxjTfq0HF0Uq7ugh6cuQ9lXwE4uE4EoKoys+JYpJ3G
Umgbogv0fg4W7pKITVjLoRvUgfMyGBfrC5b4GM2mRu1eESWi+FdSRsYUtExMQshY6AteaH1XHr04
ZwcFs5BF6e3pxzX6WfHQNZtHSl0Rqajniylj9VGEJcJoYuwD4HdgByd9cLuLtS8nQrqQPS1Q6ew9
r18ICgeeW/ueIGlugm6LHbmEd7AikuewLGsg8zIPo+IWta69VD0VO6yisL0wj5MwRBtIJ0dfI2kX
iZg7knkjlzuyvQvR3sWSyKlmtgahgVOZ7NynQ8HB73IXAKvz3uR13T38euwjTPkOFnEWDcW10fmW
NFekXKKxqUAGugbRdZJUxEV19Dwr9Q9g0gIOCLz0Nhx9Z4oMLSfyOJpgI4p3PrknPfEQlNgQvMzS
g+SdqU68BLpxnkJq5TeVNAXW8JQBlFBl2XhoNv8jQ6t46vVSwoXQhoKjY22hSHz1g2YRRvaPaV7T
6vaT5haGKk0r4/tl4tOo2FlDMkq6W4auDs8OQnO/k8kMEmUkHJgU1iV94MtNTc+lIGEZEzQv6wtV
8neztem4owVsjiuOkdh0oc+/M6+McoK8i2qx+/hmjQ9xCkci6nFxeORJkoHXMGcw1Ug2SmCL32i6
3koVv+o920glfDFmgq4M1gmHkZ3UMyU3oQdBLoPjbutjjh+InHnBleLpIgcINYmWJI8g+4Cdf79t
fulDQz2riiyidR/dxZHMkVUCHN5FAlwotz4rSuBI6Xs48A0kzrSuTAe9povjFn0qPvQAQyKO7KpO
m/PbXliZU8iEsmXDsKw9HBAb67bT7+RXOw5Yo/e/D+pjWEOLjnPhS1W+uXA1L169vIJ0KxujWR/P
QK17SG9x16FzAuJlbyX+enUK21STj6G47GzDvhQHyM5h8JTCY0EUTs/jsJXB3YDuPFKCekI2fHII
YNt6S6ywibEuPQyBLIIdqN+Z6ZPNEie/6HYlaj/Ivg/VnR0xkm6LNP8SD10k9KFh4piv/6oXn0Rc
iZk/5qy9F2E/CzKdPZDUxLa4+JRb+JG26/45ttr4kTi1kLt0IEyK8kz6mTLx1CZZsYnW11P8UnK8
EvUFoaEjmQP/6yBhXbVZfhlCNCQqGQ3p7rJX8Ufl9ZumqJA8uO7vNSPI4l1OWf68xj5wMJQBeF2k
KaLRhLWgMS9yW/1hZtUK+jhz4dO40FzRMbfxHgeLzDwXoqs9GnSlpKepCzRR8YgrUay53498+FeD
CUaoDE26kSnPML7KQbb2FUj3nCPqaBJLfjuqgK99nDb4czg4f4D3x+z+xb7xtiwmYTirir3pun4R
9tUUiqFsKHbq+GMHE7m7NPrUxdmFcPOfHghQBfZD4Aw6jTxq3rDE6YVBCL9TCnMJ/wDi+r9BvH6e
ODEVAurZ3lUsecwGlHHB44X+QCps+cJf6xiOkrdxVnvjL1RVJEd5hffLAJK/Odcjc8G6hsX2EkV1
txihNfMfuSnxwEqWNyzCVRhxThMfvgX3z+gkLmi5wR3BPiNAmls2bv5u/Bec2oAnonvzPZg2uA1J
rvL6gWBGgZJ56mC2s8Da3bdFrb1jGxXbT12Z0vNujNYEKbvpcCzKFxgj5s6arisU41bOs0DBrjCY
r/GavhlKkAHCkqUvPl0yrEK6YzGZRt/U5c4vTMyW1qWHWFx5UGPv2ZxF+Ba/0v3UReQBF7uApm+o
0cr4GV3LXPSy44AfFDVJRpF1/E6PJLyHYamSCpAoKcvUseh4OQYAFnd8KUt3nsReu9JeVNiG0qLF
AMAcsUUpxjubYfoEXaxYrl86z2f2gfNeFx3G2hdMerB/aP77ipVoD+E97TC7DD3AF69OVxkT+DsU
/VTk+2GxWzsqr3FH058ziL4oznTrT2haT7yJ03Fk3UmYBPnr/uhpz/TkmD9966Us5wyUdehjDjNd
yq9NA2PUzv4Sb0COs9dSG1PUu6sLn6ppCltJ+jtxI75TUDfHCRZtExbi36aqwcXwg90vpVs8sK8b
qixhKGOGH2b6QTyTwcFYltF7bNkygy5yliLlNbjtJ3sOIiVdIVtorfetAjGmkpvCAVT1MEEs2Dbx
gybjW7biQitl6ih4Ln8fBoIGFIIMWvPQebXsZNptNqRiStLgVUCkqHlP55nG0Zk1Y8R4ViF2dAzu
BSn+Stl+sVgzbvhXtsfasDqZhM7yY74v7ESSM43nyalKck4f0P1taQtawZLKxFWu7P07Fo0KTrk9
AUQUtAYOXBiPsuBWU/ra1PrJTvDVKKRo4e4jiwfioTUD14W32iAoTXfdgS8YWe7Uv/IyWWcmKddi
rg6DT/2QVmeHvxElowf8JrlU1CEVLPqiXuLUcU3wBxRtCJAPji/KDZGmFPO+t17BoNut4UVoxXQg
kn043lsSFGj/ZhhCH5yEC8LgfpMQ5n2DubFp+tfrO1zrGgFqRy/Nf/rg0aNECSjuzS93LUxP7b9W
2Ze4tqxni1TeYGC5nIAAgTWFV//B1uI8NNUG/goxh326X/yKhoM4u0LvLpYgz/Yby62W13IyMqR2
5hUL+n6gz8Oy63kF8A8W4RLSmIfSjg8QV4OqI//Q2wVScsZQjUyA+1BrO1aNBTTOj0XsAHEN8FhG
tRnywdfjzsyRUOxknRKGEvebGD4G8l6GBji6Ux159jK36QMLeArdYX1HNb6HT1Wns4SaMVi4frUd
gnaYL7z+/8nQjLPDJnisqwl/cDpckD0t8UjY2Ni7db20bGdt84FOIPL1GfCYTwcvUQSK6gG+Dodp
IAha6XI09hTPesxkcIEwKwEBxZ/fVgAzATESCh7qUhL6YljH2AL89kwTCL2KcZOajM195Iow0GwX
lVEon5agZtwgi+LgPE+rrr31vxXWW2Bni22FMkzEXQbim0sNIOlCr7lq6/pVRDGHlWD5bYZErUxC
B0dxxj0SO+j2ItcrOCVc+fEvMJqUU46pPBexwPu3NMGi+cQqhHnz7Hb0svKPWNGH+C/M66Dcyy2F
ax/9WcbreI2PI4oNv059h6kCzVF+RkRHd1spQqxs0SJMe4ROk4JKqOqxqVs5Gr1nXLIksimH7F99
8Y3WTfTgUgBivxqkVewCO4NuVEPv1x0Ff431qI9OwtbyhWSswarIDApszkW3aA4Cwkb5NmAMs3A8
8lWNkgfizKzDlZj8BvljcMcKI4iRyB+KSjywz/hdyzOUIRjRp4/oJbJz8k3jW5PRIDiuYijj6IXA
7eNA0hONjcEetdWAGvuhTjMpI4Taz6Kr8/OngVawf9e/cly78GsFY4aM8rNhATFAku9PhwH5SpBz
k8vZKwjOQF94rj1OPA8/nSgnrTuJ7SXjItDzI9/LbNV5Igg4fsisY5K1Ez49vyWtAubraYNsgJYR
GUHYhnTKv+xAgL6pie1FvDIulUGHAmFW2Uo5QiI6jmcOmnjPQWiRhu8zNp+1LckYcLvyMeJqoLzh
ebNoKKrcZ0V7Uxhr8XTad4OcOgpdnsAIRRZg8VBnbHwOdgYW1oneHx+HF2I9N3xo08RNcTTscSV8
AAJKPeTDgxM26gFy5pmkpYs7ifSfndWBo0VrqsG+S83MFf0ld5A7LlPC6o2Ei0Mr2Fsc1id04ez7
qDKfmy7pR1DcNGNd4ItZLuAfMPxJ7uk3oG1JVimxOcQJpKz9mWuj1NgnMp6EwZLp/DPB09kojz+R
NdylafLXs9vYbgzboXsMqz2c5cntcm3bcJpGYNRXlFpMoZsNqTYbhI0T0zzwedt+TykMhatEG9Tu
+GlykyG1kBvpXRIhlpmASGy51LPYLvnZFWeTr3EQ+0EXkXcU17JImJ5X78Jm2xqNEdFiMBeIMdvD
zUWdFNvOcZ37bLYVmgp+o6S1Dg17xPZR6mzRPaN/gNX+4/3/RwSqAfjWektKWTHrFgYLAQIOhd1f
fZTDhH60g44JfGLoOtTJmGzkSfBxx5T/ytsmkjwerPQRl7p6SYCpoyF7hkL6YUeQxddzYmJF5RmS
0c/rfJhplUsf2Q7+y1bFV3ptzkhPfMIFVhfcaV78XsWs2CRHhpzLv49wIQFtop60VVNG4//fSTf5
AVj783nTzlUtDA/x9Y2w04vArsLJva2EWCYwYb/KtAtDAntUoIu/1kYsJcUMF1Onvez9R/QLz/ls
wkW6iiIMh2IHVlnbLY8UkONxDyJYnEWF9gbsV4MiupuUB8VEiKW8UTvwSRrYq6jORh2wJ/mPd0Go
lypd1pDuTeYWieXayTVaPlzBDmmHUFfB+wRWh6cI0dzPOAhHEao5pGc4w+JLqo1uv0khkauzPvDE
fLZitXdAX/bwmOsjpcpsM0t6E0vrBP8/s9a/UaHpASQlNIr9KXHXhSsjVQbLcMNkJ+1n6mxzG6o8
wGAA4iU58AVYiEefz3ocwIwCSyLKAeZ3kLDVlTOBpFY2Nd/f74KFKsbCSe3NwbZM5p6EfxqM29gV
gpkfomSCb0WeG259hh/oKHJ99Dj67KlcRZrrGNJrrR3eVllXILXu1Nq2GSJ7iOAYnmHp+RFXsu/H
fO80Z0ZodZH0nxD4T/aZgNB4UkucOxOvEHQmEpo6J0b0PU+2ABWgLvZkFtvZPtqBjYe2SzoORXCf
SGjtfuvBX/lq38z7kfQy7nNXt1/shu6K987pjZHXy3eGY6wxOiV5y50+h7xGYSuSLx7N9RGZkP9x
0L+skxWMKaq/Fepx+7oeg6fvWlzMLkJroxFG+7ReqZUfJ8hXCm8gj1mIlj0eDKmjH6HB2v3ht1ex
GK42ZER+viJgr2l8Exkz/uQzTBy33yxtCc+UnQlXZj5Ynd+vT8b+kV1cJvRyKN1nMSNCuVtWEl8Z
lQX/JYty5bZN/8ba2B2Amfpnsc0yps+7P9ndYfSh1QnJUdKKk/zGS1uIEm38+6toDq21zfFNSwa5
KUFPoaFhZBxiEk9JAaMKvasaxYUJc+tbYj0QUiPlj+LJHtNCNLkmw2I5BYiX3wyl2pLxmApVoTHm
ivFOKi5gi3bW2198psbp3qBq//THjLIEdBSy7Q/xsh7unBSXTaahs/noIJaUd6ozhhqxoBe5qsVz
oYzKkbvCGREd4dfgPy7gfcVZzadljGgTMNFqvgPqj9XK1OTr2DgpRBBWpjuK1TsdVZTm2ODTprm5
yAgWUK4LF4Wh+eGVZPCoD3VcIJvgKTJN3QNMMtsV6uol9j9mJdoVZ9jxv1NjiSu0Ir3HnT807KE7
gSo6jZNbrgilDVSKC0l0bH8TH1odnjXUjpKk7MJ8gk0UU7tqWTN+MUcwncYhAHuqjwvZ25YxuIze
GQHx3+yJyhGHnMWGjhnzWkwklwmlrANvrj1khHR5kK4H6euM0rmm+FiV3rqrMry1FR2gbEdrnan2
qLXvWqrYGtadsGRc7zsqpE3732h6if0NAjSQ+v7LV6OgQO0LJGfSVluimAxiXTqUSq4dlJZCOJK9
uggjxyJu9+kStNedJheZ4w+GAaAxQQ2f5/WswTza3vJsYnsAklxfQ+KS/tpLtP8CffB1NUcRwraa
QDREf+WTEOhw70cvCSw5YAdQSlLfV54m1Uawm1h378sk8DahKBARCGCXbXu4/EIjyA5CLP7mjay8
dkbcFk6xBkMoQkCaPh8CQhd0HbFLEUCRzYqrg4+r1wOsD44s61btLcFNKf3Y7Q8wbFTjPhMWxUlS
gQM35jc1mAl2xjLf4GFC0c0z3Xw6OqG4sfB85yD+HmvoMUpQy0YtJutQIB58tZEQbdzWWrAWal7d
4gHBSrKBFj6cB4vvfEV578edO7co7tvq1g9h4hQ8WAuXGu+kK6r9vl2pFW0rXHQuR72RGKI1id5d
Zy1HFbMJYYAlj4RPNMWLt9YgOic3flsV7Lw32D9da4Ley05IDILJMkAsPQiAaZVL3hecKkrkQWOo
N9YclBt8CGdKtdG38R0nK3S0o5C5x0fEyVhHZseOJiei6RqhkMgH09CHhVXitbnVHwnjo2YChRIP
cyVNK78A91Q3osGTdlVeAgB8nyh1LwuwqGwdN3yTC4+onURBCm31mvth2RPG6tPBCCe1FSxCKhnO
hJNfPtnIrqjclqAcS605X8bLnXVUeIC1WFb+IZIdJK7gQnOymfJvjaQy8hP/qNtMAqZv43F0FGQt
DNlHKP4/sZW4K4a2KBwc21FrtwHrNrM9tzB3zJSBTeDpPEPSUldVuAFamplzzBCn8X9fpIgRxg/c
kRbf7yIYfeRl68KAl+EnHOM0czkmSjJNeeChoIHuLCq+TDj2NDVp2JQgAlq6rTdAmx9PCgPqXKA4
OVJIk/N9oE9WsgQLTFaoDATyCegmA1lOorIVzhw8sWWuSHyI1AT0qQajyatEIMhU1whWXHqVOVFs
R+zAqDMogBUq5C8RX93ZswBVxchsdnvhpZQ1FuxW5QHo6W45n4Bj7ZBHDvYyf9eVEf8Y2X/vVIfo
El4i0t2XKoO7IZhEe/mLA4Fhl3OvA4V1lj6JH3PMvzK4Rwc7ttC8Ex54O6fEF9fXHb7/znGU6Fe6
UUGxMYlZESq2c1gP/nmx1JgsVPQkCR+5Tjp6JOtAF/bsnYfhPL6I7W8s/k8NYu1Ml40P+6ZvaaQr
hkzNdoTPNHZLnN6+CtD/UGML7QHXDMOv2fKw8oxw/UGfrT26w0qxHeJeHTxo9BhQHz886FmAJ0ie
twUB9lhhEs7G5mmoTi0BQBiwlLWpnx8b4ovsv3SjFOBJil6sPe3d/odLJNHKTHNx9N5EH+KEwSWZ
B+FLoSsBAKcztkTXl19r/Pl4Ynah6Rc5EREs6CgZs2gtqimLg3kApWPASrgTlpcNhCn7XZu1yubX
AlLEl2PjXlvAS1mPwNgeHQUIiDzARDVrN9jg9WwSbKuDaaWsIqRXLr+OuDTiqfJBKAY3kYlF73Ct
z+LZ3LRdyqqGQpP2epRBLamppP+J2nY5UG5vJQhSJxuTHhDwGLjQwQ97VsD72XzitN9uPcSlQ0Cz
qe82bBULdUZbXaaUi6kE3bRQywpOuVR4pQJ9xmwvhjI1RMr+0Ddeur33bC4Qdi6GHmfo9XGr0Mm7
uwxUlpnzAXxcWOZK8bEfDo2teJ/LrMT68AEtaAW9BWBTD3QrunqVMFjC6hTTGQ++2iwUj7vtDO0n
KRgwB34vRj+xYdT14jFMfPa8TQWj9zFGSrjeZS20nXzWLnFVbzi4GeVwLAu2+FHtOlxBMGZruy0I
f3qlEEVlQfkd1U0OVM4rBGhk1MwEiVmeQVKYgYaKLF/Y6vKBvw4qCeBgd6d+H15sWQgcCB7tWpXd
hW8pablFaC2vgWG89Cs7M2iKBbusmeCYypT4CENDWxObDxkrQFIJV0BA5lln1P3JOt0FovzkGK0s
U5AfCFIawsrMGXs5P6nHyHXKcyl878KfSh20FlbsXRosMRBVPU6jrMIzUFXj4yNv8tHB8dMlF83p
5EKs8X8+M30SFp6A5/SXZ4X6MbVCQGcNLQDP3Jfe2HAthfoZBTVnQQ/L2ZmvK/vxM9voRb3R5yyC
ZCbIXjjsKE0fq9QqSdirrKHJSDOI8YjPyEBN3XdNMMXC/bOskcPDeNw9AFH6qfF/sFiiO3tc1Mtg
5SRy+4US7ykbMI/ze0QzIu0x1SABw3OZl1HdhhDslKQgzwlptozDkXR1RijchqZ5dKbnlwYOJgCl
3bD+xNkvPZFyqPXzAtUT7k4+4BAPg5zn9gCj+Kw+9ZPK3+rCW6xoq4fLIupv/oXpKLxhusXO9/cq
VoiOPae2ztgE8YyWUoGioON3iZEpSfCw6DZITFrHS8osFIFmKFk70zzSeeOhKl9qKZqZfyQ89/La
IYiRx3suM+szeEcnpNvKoJg/rOWqjJUsfAp1mzoobf4iuhe/om+rtxLryNxh8oSh4e6UNOmLkrAw
JEpFI1WLiiHsbcBRRk16UB2kCcX4tgk7EvuOsbhf2K3LAF1omx+cF/ggSGvggZzmYUF9pVJ888mM
NyKwRnCJId9Sqnj0DcCyeLjQFK8ka1XRBHC2P+rQ1C1h7hYXKtTGquglxDgHSgC6cro6sppsRdqb
OBv+nVkuVM9Haq6lSucjqIBUXRP1ak0LajU1StK8gDK3jgZ/IYD4ifiCzxHDriw8DZCbJewgl7pD
Sdqcb2GU3wXXNopcvhTAUm8jGh2Zhd0br2uzTi3AaNt4N3A82sugplCgWrEdeaJ/OTF/DIF/lz9c
lB3LOofGMKQKeGwwXW8PA7rQ7ZQlSr2ZPqXKMkTv5nfwLA+jVy06Hgcb1LhdcJn5M0qTbQe/vQGs
yn4X4uGVdww+mkmHUBRIp4cTLDDjKszMHeN1LywciP2/1WRqHi7u/XP8mf9wyyixfqbihyx233Nn
X2F0ijUhcrcOU7nLSOxAEadLqpYhr201o43ovz7vD9AEn1Mn3Kp/Qs1dOSU/J1XQO0Cp2mjXmEgo
p5NEQFkaEuSFywWykexNKbepyuG3nngYF2vxnb1gh9TzPdAOMjvwE1q452wntINVEUlTdGrIUbYY
X5ac+gy+b6+rFuUO5SMn7TjyaxLJ8JJH8+FoPwSInMZbYw5qstDjctgcwNmo9K76V86ICcFsYHXn
SDiPmO7x0XxMgtwvoO0Uqmwymr+a9ydo3N0Qjt+65I40f4Vdva5wTiMegoJ/h6xZwJQ9Y9VhmHeu
E3rAOp7nS75pBrxD68Rgk64BAVK4CBsuNBhxOiprlH/gdDZbIHlBEPKjOzJ/Y9xTXkvzk5cuTOqF
c0GdGxCdaiQxW50IoYG2P8zgwzIfNSo3AGPh3tXorL4+E53j7KatYOndTzzWrx3MB5U6qQ50S/7J
u45DpBujj8q8uY4uj+S3adSq9Wo56mBkNU2j32wRgdKhz+eqUrc42jLy85dJzCweOov4n+Fuyg57
gJ8c6CxYIdk8o+hkcmpsEgrQ+ktkSnsj8xM1EArWpUXddCW4vbv95lo7qzlDVce1t/K8PWiSwCdH
8qPBXvHFRv5y+ptz9ZQjr7fkljXZXhUYPZ1kOOz5zxK6AQn/BJUNfDMS3LdJweJKxfpz+xgVzrUy
D9CYBcgOX7dBve1vZzOnlGfI
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n581_6;
wire n291_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n527_13;
wire n10_4;
wire n810_7;
wire n356_4;
wire n356_5;
wire n581_7;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_14;
wire n268_12;
wire n271_14;
wire n529_10;
wire n468_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire n259_14;
wire n316_13;
wire n353_9;
wire n302_5;
wire n810_9;
wire n468_17;
wire n259_16;
wire n383_6;
wire n387_5;
wire n356_7;
wire n468_19;
wire n810_11;
wire n471_13;
wire n271_16;
wire n529_12;
wire n265_18;
wire n268_14;
wire n523_26;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire ff_sdr_address_9_7;
wire n917_6;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_11) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_7),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n371_4) 
);
defparam n390_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(ff_sdr_address_9_7),
    .I1(O_sdram_addr_d_5),
    .I2(n527_13),
    .I3(n544_5) 
);
defparam n544_s1.INIT=16'hF4FF;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n356_4),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_12),
    .I1(n262_14),
    .I2(n262_15),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_18),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n262_14) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_17),
    .I2(n468_19),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF07;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_19) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n526_s10.INIT=8'h0B;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n527_s7 (
    .F(n527_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5),
    .I3(ff_sdr_ready) 
);
defparam n527_s7.INIT=16'h00BF;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(ff_col_address[5]),
    .I1(n529_10),
    .I2(ff_row_address[5]),
    .I3(n245_11) 
);
defparam n544_s2.INIT=16'h0777;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(n259_14),
    .I2(ff_main_state[4]),
    .I3(n262_14) 
);
defparam n259_s9.INIT=16'h7800;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n262_s10.INIT=8'h01;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT3 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n265_s10.INIT=8'h80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h0007;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_11),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT4 n468_s10 (
    .F(n468_17),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n468_s10.INIT=16'h0EEE;
  LUT3 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_13) 
);
defparam n259_s11.INIT=8'hF8;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s3 (
    .F(n356_7),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s3.INIT=16'h0002;
  LUT4 n468_s11 (
    .F(n468_19),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n371_4) 
);
defparam n468_s11.INIT=16'hFE00;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s6.INIT=8'h02;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s11.INIT=16'h1011;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n265_s12 (
    .F(n265_18),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s12.INIT=16'h7077;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n265_14),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h0007;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6) 
);
defparam n523_s21.INIT=8'hF8;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'h8F88;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n114_88;
wire n115_88;
wire n172_4;
wire n131_6;
wire n132_8;
wire n133_6;
wire n133_7;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n111_90;
wire n111_91;
wire n114_89;
wire ff_send_data_23_11;
wire ff_sending_8;
wire ff_state_5_10;
wire n102_96;
wire n105_92;
wire n131_11;
wire n128_8;
wire n131_13;
wire n106_93;
wire n108_84;
wire n132_10;
wire n119_88;
wire n131_15;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_12;
wire n124_8;
wire n112_90;
wire n133_10;
wire n135_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_8),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_8) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n131_5),
    .I1(ff_count[10]),
    .I2(n128_8) 
);
defparam n128_s2.INIT=8'h2C;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_15) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_12),
    .I1(n172_4),
    .I2(n132_10),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n133_6),
    .I1(n133_7),
    .I2(n133_10),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0708;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n135_8),
    .I1(n133_10),
    .I2(ff_count[3]),
    .I3(n133_6) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n133_10) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_94),
    .I2(n102_96),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n106_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_12),
    .I1(n132_10),
    .I2(ff_count[4]),
    .I3(n119_88) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n135_8),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_12),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_10) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n131_6),
    .I1(ff_send_data_23_9),
    .I2(ff_send_data_23_10),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_10),
    .I1(ff_sending_7),
    .I2(n172_3) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(ff_led_9),
    .I2(n132_10) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(ff_count[11]),
    .I1(n111_90),
    .I2(ff_count[12]),
    .I3(n111_91) 
);
defparam n111_s81.INIT=16'hB0B4;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(n131_15),
    .I2(n114_89),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h3740;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_15),
    .I2(ff_count[8]),
    .I3(n131_6) 
);
defparam n115_s80.INIT=16'hB0B4;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT2 n131_s3 (
    .F(n131_6),
    .I0(n131_11),
    .I1(n111_91) 
);
defparam n131_s3.INIT=4'h8;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(n133_7),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hBF40;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n133_s3.INIT=8'h01;
  LUT2 n133_s4 (
    .F(n133_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]) 
);
defparam n133_s4.INIT=4'h1;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT2 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n131_13),
    .I1(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=4'h8;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT2 n111_s82 (
    .F(n111_90),
    .I0(n131_15),
    .I1(n131_11) 
);
defparam n111_s82.INIT=4'h8;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n131_s7 (
    .F(n131_11),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n131_s7.INIT=16'h0001;
  LUT4 n128_s4 (
    .F(n128_8),
    .I0(ff_count[9]),
    .I1(n131_15),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s4.INIT=16'h0004;
  LUT4 n131_s8 (
    .F(n131_13),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam n131_s8.INIT=16'h0001;
  LUT4 n106_s80 (
    .F(n106_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n106_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(n131_15),
    .I1(n131_11),
    .I2(n111_91) 
);
defparam n132_s6.INIT=8'h80;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s81.INIT=16'h0001;
  LUT4 n131_s9 (
    .F(n131_15),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(n131_13) 
);
defparam n131_s9.INIT=16'h0100;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s7.INIT=16'h1500;
  LUT4 n124_s4 (
    .F(n124_8),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n131_15),
    .I3(n131_11) 
);
defparam n124_s4.INIT=16'h1000;
  LUT4 n112_s81 (
    .F(n112_90),
    .I0(n111_91),
    .I1(ff_count[11]),
    .I2(n131_15),
    .I3(n131_11) 
);
defparam n112_s81.INIT=16'h1CCC;
  LUT4 n133_s6 (
    .F(n133_10),
    .I0(n172_4),
    .I1(n131_15),
    .I2(n131_11),
    .I3(n111_91) 
);
defparam n133_s6.INIT=16'h4000;
  LUT4 n135_s4 (
    .F(n135_8),
    .I0(n132_12),
    .I1(n131_15),
    .I2(n131_11),
    .I3(n111_91) 
);
defparam n135_s4.INIT=16'h8000;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_90),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n46_7;
wire n45_7;
wire n472_6;
wire n57_8;
wire n298_11;
wire n240_11;
wire n44_9;
wire n51_9;
wire n54_9;
wire n65_9;
wire n60_9;
wire n47_9;
wire n48_9;
wire ff_wr_10;
wire n45_9;
wire n67_8;
wire n43_9;
wire ff_counter_24_13;
wire n42_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_9),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n50_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n49_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n54_9),
    .I1(n48_9),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_9),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n46_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_9) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[23]),
    .I1(n46_7),
    .I2(n472_6),
    .I3(n54_9) 
);
defparam n472_s1.INIT=16'h4000;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT2 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n50_7) 
);
defparam n49_s2.INIT=4'h4;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(n49_7) 
);
defparam n46_s2.INIT=16'h0100;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[21]),
    .I1(n46_7),
    .I2(n54_9),
    .I3(ff_counter[22]) 
);
defparam n45_s2.INIT=16'h40BF;
  LUT2 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]) 
);
defparam n472_s3.INIT=4'h1;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n44_s3 (
    .F(n44_9),
    .I0(n46_7),
    .I1(ff_counter[21]),
    .I2(ff_counter[22]),
    .I3(n54_9) 
);
defparam n44_s3.INIT=16'h0200;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[17]),
    .I3(n50_7) 
);
defparam n47_s3.INIT=16'h0100;
  LUT3 n48_s3 (
    .F(n48_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[17]),
    .I2(n50_7) 
);
defparam n48_s3.INIT=8'h10;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n45_7) 
);
defparam n45_s3.INIT=16'hFEFF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(n472_4) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_13),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(n472_4) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s4 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s4.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
