C:/Users/WAKED/Desktop/vectortestbench/valu.sv {2 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/valu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module valu
-- Importing package yarp_pkg
** Warning: C:/Users/WAKED/Desktop/vectortestbench/valu.sv(9): (vlog-13314) Defaulting port 'vec_a' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Users/WAKED/Desktop/vectortestbench/valu.sv(10): (vlog-13314) Defaulting port 'vec_b' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	valu

} {} {}} C:/Users/WAKED/Desktop/vectortestbench/yarp_pkg.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/yarp_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package yarp_pkg

Top level modules:
	--none--

} {} {}}
