Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/TestBench_isim_beh.exe -prj F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/TestBench_beh.prj work.TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/HA.vhd" into library work
Parsing VHDL file "F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/FA.vhd" into library work
Parsing VHDL file "F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/RCA.vhd" into library work
Parsing VHDL file "F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/ArrayMultiplier.vhd" into library work
Parsing VHDL file "F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rtl of entity HA [ha_default]
Compiling architecture rtl of entity FA [fa_default]
Compiling architecture rtl of entity RCA [rca_default]
Compiling architecture rtl of entity ArrayMultiplier [arraymultiplier_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable F:/University/Computer Architecture/Lab/AZ ISE Project/ArrayMultiplier/TestBench_isim_beh.exe
Fuse Memory Usage: 29888 KB
Fuse CPU Usage: 359 ms
