## Question 1
### Derive the state table for below circuit

<img src="q1.shadow.jpg">

| Present state | Next State  |   Output    |
| :-----------: | :---------: | :---------: |
|     $A~freeB$     | $X=0, ~X=1$ | $X=0, ~X=1$ |
|     $0~0$     |    $0~1$    |    $0~1$    |
|     $0~1$     |    $0~1$    |    $0~1$    |
|     $1~0$     |    $0~1$    |    $0~1$    |
|     $1~1$     |    $0~1$    |    $0~1$    |

---

## Question 2
### Design a counter that has an Enable input When E=1 it increments through the sequence 0,1,2,3 using JK-FF.

#### a) Develop state table
#### b) Derive the expressions.
#### c) Develop the circuit


---

## Question 3
<h4>
Draw the logic diagram for a clocked D flip-flop implantation ofa sequential circuit employing the logic equations:

$$\begin{aligned}
    Y_1 = \overline{x} \oplus y_1
    \\ Y_2 = x + y_1 + y_2
    \\ z = x~.~y_1~.~\overline{y_2}
\end{aligned}$$
Find a binary state table for this circuit.
</h4>
