# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile cpu.sv
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:19:02 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:19:02 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:19:02 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:19:02 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:19:02 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:02 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:19:03 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:03 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:19:03 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:19:03 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:19:03 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cpu -voptargs=+acc
# vsim work.cpu -voptargs="+acc" 
# Start time: 17:19:13 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
add wave -position insertpoint sim:/cpu/*
do force.do
# [0] Instruction memory initialized from instmem.dat
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1200] DBG: pc=x instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1400] DBG: pc=x instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=x alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [1600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1600] DBG: pc=x instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=x alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [1800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1800] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [2000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2000] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2200] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2400] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2600] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2800] DBG: pc=x instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=x alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3000] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3200] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3400] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3600] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3800] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4000] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4200] DBG: pc=x instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=x alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4400] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4600] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4800] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [5000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5000] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5200] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5400] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5600] DBG: pc=x instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=x alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5800] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6000] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6200] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6400] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6600] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6800] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7000] DBG: pc=x instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=x alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7200] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7400] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7600] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7800] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [8000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8000] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8200] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8400] DBG: pc=x instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=x alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8600] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8800] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [9000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9000] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9200] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9400] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9600] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9800] DBG: pc=x instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=x alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10000] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10200] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10400] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10600] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10800] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [11000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [11000] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
add wave -position 35 pc_next
add wave -position 35 <=
# ** UI-Msg: (vish-4014) No objects found matching '<='.
add wave -position 35 pc
add wave -position 35 +
add wave -position 35 12'd1;
# ** UI-Msg: (vish-4014) No objects found matching '12'd1'.
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) /acct/jgunst/lab_jb/cpu.sv(62): near ":/": syntax error, unexpected :/.
# ** Error: /acct/jgunst/lab_jb/cpu.sv(62): (vlog-13205) Syntax error found in the scope following 'sim'. Is there a missing '::'?
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:28:56 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:56 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) /acct/jgunst/lab_jb/cpu.sv(62): near ":/": syntax error, unexpected :/.
# ** Error: /acct/jgunst/lab_jb/cpu.sv(62): (vlog-13205) Syntax error found in the scope following 'sim'. Is there a missing '::'?
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:28:57 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:28:57 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:30:00 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:00 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:30:01 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:30:01 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# End time: 17:30:10 on Dec 03,2025, Elapsed time: 0:10:57
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:30:10 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
add wave -position insertpoint sim:/cpu/*
do force.do
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1200] DBG: pc=x instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1400] DBG: pc=x instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=x alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [1600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1600] DBG: pc=x instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=x alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [1800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [1800] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [2000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2000] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2200] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2400] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2600] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [2800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [2800] DBG: pc=x instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=x alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3000] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3200] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3400] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3600] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [3800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [3800] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4000] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4200] DBG: pc=x instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=x alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4400] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4600] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [4800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [4800] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [5000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5000] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5200] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5400] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5600] DBG: pc=x instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=x alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [5800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [5800] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6000] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6200] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6400] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6600] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [6800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [6800] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7000] DBG: pc=x instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=x alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7200] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7400] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7600] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [7800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [7800] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [8000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8000] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8200] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8400] DBG: pc=x instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=x alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8600] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [8800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [8800] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [9000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9000] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9200] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9400] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9600] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [9800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [9800] DBG: pc=x instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=x alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10000] DBG: pc=x instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=x alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10200] DBG: pc=x instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10400] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10400] DBG: pc=x instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=x alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10600] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10600] DBG: pc=x instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10800] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [10800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [10800] DBG: pc=x instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=x alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] WB: write xx <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [11000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [11000] DBG: pc=x instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=x alu_R=0xxxxxxxxx
# Can't move the Now cursor.
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:40 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:40 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:32:41 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:41 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:32:42 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:32:42 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
do force.do
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] DBG: pc=0 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0x00000000
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] DBG: pc=1 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1500] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=1
# [1600] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1600] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] DBG: pc=2 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1700] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] DBG: pc=3 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [1900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] FETCH: pc=0x004 -> instr=0x00365613
# [2000] DBG: pc=4 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] FETCH: pc=0x005 -> instr=0x00361693
# [2200] DBG: pc=5 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] FETCH: pc=0x006 -> instr=0x00161713
# [2400] DBG: pc=6 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] DBG: pc=7 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] DBG: pc=8 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [2900] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] DBG: pc=9 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] DBG: pc=a instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] FETCH: pc=0x00b -> instr=0x00365613
# [3400] DBG: pc=b instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] FETCH: pc=0x00c -> instr=0x00361693
# [3600] DBG: pc=c instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] FETCH: pc=0x00d -> instr=0x00161713
# [3800] DBG: pc=d instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [3900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] DBG: pc=e instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] DBG: pc=f instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4300] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] DBG: pc=10 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4500] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] DBG: pc=11 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] FETCH: pc=0x012 -> instr=0x00365613
# [4800] DBG: pc=12 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [4900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] FETCH: pc=0x013 -> instr=0x00361693
# [5000] DBG: pc=13 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] FETCH: pc=0x014 -> instr=0x00161713
# [5200] DBG: pc=14 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] DBG: pc=15 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] DBG: pc=16 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5700] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] DBG: pc=17 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [5900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] DBG: pc=18 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] FETCH: pc=0x019 -> instr=0x00365613
# [6200] DBG: pc=19 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] FETCH: pc=0x01a -> instr=0x00361693
# [6400] DBG: pc=1a instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] FETCH: pc=0x01b -> instr=0x00161713
# [6600] DBG: pc=1b instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] DBG: pc=1c instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [6900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] DBG: pc=1d instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7100] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] DBG: pc=1e instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] DBG: pc=1f instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] FETCH: pc=0x020 -> instr=0x00365613
# [7600] DBG: pc=20 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] FETCH: pc=0x021 -> instr=0x00361693
# [7800] DBG: pc=21 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [7900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] FETCH: pc=0x022 -> instr=0x00161713
# [8000] DBG: pc=22 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] DBG: pc=23 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] DBG: pc=24 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8500] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] DBG: pc=25 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] DBG: pc=26 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [8900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] FETCH: pc=0x027 -> instr=0x00365613
# [9000] DBG: pc=27 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] FETCH: pc=0x028 -> instr=0x00361693
# [9200] DBG: pc=28 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] FETCH: pc=0x029 -> instr=0x00161713
# [9400] DBG: pc=29 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] DBG: pc=2a instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] DBG: pc=2b instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [9900] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] DBG: pc=2c instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] DBG: pc=2d instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] FETCH: pc=0x02e -> instr=0x00365613
# [10400] DBG: pc=2e instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] FETCH: pc=0x02f -> instr=0x00361693
# [10600] DBG: pc=2f instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] FETCH: pc=0x030 -> instr=0x00161713
# [10800] DBG: pc=30 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [10900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] DBG: pc=31 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:35:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:35:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# ** Error: /acct/jgunst/lab_jb/cpu.sv(53): (vlog-2730) Undefined variable: 'rf_readdata1'.
# ** Error (suppressible): /acct/jgunst/lab_jb/cpu.sv(138): (vlog-2388) 'rf_readdata1' already declared in this scope (cpu) at /acct/jgunst/lab_jb/cpu.sv(53).
# End time: 17:35:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:35:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:35:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:20 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:35:21 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:21 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:35:21 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:21 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:35:21 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:54 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:35:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:54 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:35:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:54 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): /acct/jgunst/lab_jb/cpu.sv(138): (vlog-2388) 'rf_readdata1' already declared in this scope (cpu) at /acct/jgunst/lab_jb/cpu.sv(39).
# ** Error: /acct/jgunst/lab_jb/cpu.sv(138): (vlog-13311) 'rf_readdata1' already declared in this scope ('cpu') with a type.
# End time: 17:35:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:54 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:35:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:54 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:35:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): /acct/jgunst/lab_jb/cpu.sv(138): (vlog-2388) 'rf_readdata1' already declared in this scope (cpu) at /acct/jgunst/lab_jb/cpu.sv(39).
# ** Error: /acct/jgunst/lab_jb/cpu.sv(138): (vlog-13311) 'rf_readdata1' already declared in this scope ('cpu') with a type.
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:35:55 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:35:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:47 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:36:47 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:47 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:36:48 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:48 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:36:49 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:49 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:36:49 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:49 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:36:49 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:49 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:36:49 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:36:49 on Dec 03,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:36:49 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# End time: 17:36:57 on Dec 03,2025, Elapsed time: 0:06:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:36:57 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
add wave -position insertpoint sim:/cpu/*
do force.do
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] DBG: pc=0 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0x00000000
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] DBG: pc=1 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1500] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=1
# [1600] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1600] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] DBG: pc=2 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1700] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] DBG: pc=3 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [1900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] FETCH: pc=0x004 -> instr=0x00365613
# [2000] DBG: pc=4 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] FETCH: pc=0x005 -> instr=0x00361693
# [2200] DBG: pc=5 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] FETCH: pc=0x006 -> instr=0x00161713
# [2400] DBG: pc=6 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] DBG: pc=7 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] DBG: pc=8 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [2900] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] DBG: pc=9 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] DBG: pc=a instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] FETCH: pc=0x00b -> instr=0x00365613
# [3400] DBG: pc=b instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] FETCH: pc=0x00c -> instr=0x00361693
# [3600] DBG: pc=c instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] FETCH: pc=0x00d -> instr=0x00161713
# [3800] DBG: pc=d instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [3900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] DBG: pc=e instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] DBG: pc=f instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4300] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] DBG: pc=10 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4500] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] DBG: pc=11 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] FETCH: pc=0x012 -> instr=0x00365613
# [4800] DBG: pc=12 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [4900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] FETCH: pc=0x013 -> instr=0x00361693
# [5000] DBG: pc=13 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] FETCH: pc=0x014 -> instr=0x00161713
# [5200] DBG: pc=14 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] DBG: pc=15 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] DBG: pc=16 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5700] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] DBG: pc=17 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [5900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] DBG: pc=18 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] FETCH: pc=0x019 -> instr=0x00365613
# [6200] DBG: pc=19 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] FETCH: pc=0x01a -> instr=0x00361693
# [6400] DBG: pc=1a instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] FETCH: pc=0x01b -> instr=0x00161713
# [6600] DBG: pc=1b instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] DBG: pc=1c instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [6900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] DBG: pc=1d instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7100] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] DBG: pc=1e instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] DBG: pc=1f instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] FETCH: pc=0x020 -> instr=0x00365613
# [7600] DBG: pc=20 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] FETCH: pc=0x021 -> instr=0x00361693
# [7800] DBG: pc=21 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [7900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] FETCH: pc=0x022 -> instr=0x00161713
# [8000] DBG: pc=22 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] DBG: pc=23 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] DBG: pc=24 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8500] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] DBG: pc=25 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] DBG: pc=26 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [8900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] FETCH: pc=0x027 -> instr=0x00365613
# [9000] DBG: pc=27 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] FETCH: pc=0x028 -> instr=0x00361693
# [9200] DBG: pc=28 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] FETCH: pc=0x029 -> instr=0x00161713
# [9400] DBG: pc=29 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] DBG: pc=2a instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] DBG: pc=2b instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [9900] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] DBG: pc=2c instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] DBG: pc=2d instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] FETCH: pc=0x02e -> instr=0x00365613
# [10400] DBG: pc=2e instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] FETCH: pc=0x02f -> instr=0x00361693
# [10600] DBG: pc=2f instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] FETCH: pc=0x030 -> instr=0x00161713
# [10800] DBG: pc=30 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [10900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] DBG: pc=31 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
add wave -position 17  sim:/cpu/u_regfile/mem
run 5000
# [11100] DBG: pc=32 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [11100] FETCH: pc=0x032 -> instr=0x40d50b33
# [11100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11200] FETCH: pc=0x032 -> instr=0x40d50b33
# [11200] DBG: pc=32 instr_F=0x40d50b33 ctrl_rd=22 rd_field=22 ex_rd_q=13 alu_R=0xxxxxxxxx
# [11300] DBG: pc=33 instr_F=0x40d50b33 ctrl_rd=22 rd_field=22 ex_rd_q=22 alu_R=0xxxxxxxxx
# [11300] FETCH: pc=0x033 -> instr=0x00c00533
# [11300] WB: write x22 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11400] WB: write x22 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11400] FETCH: pc=0x033 -> instr=0x00c00533
# [11400] DBG: pc=33 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=22 alu_R=0xxxxxxxxx
# [11500] DBG: pc=34 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [11500] FETCH: pc=0x034 -> instr=0x02b53633
# [11500] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11600] FETCH: pc=0x034 -> instr=0x02b53633
# [11600] DBG: pc=34 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [11700] DBG: pc=35 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [11700] FETCH: pc=0x035 -> instr=0x00365613
# [11700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11800] FETCH: pc=0x035 -> instr=0x00365613
# [11800] DBG: pc=35 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [11900] DBG: pc=36 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [11900] FETCH: pc=0x036 -> instr=0x00361693
# [11900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12000] FETCH: pc=0x036 -> instr=0x00361693
# [12000] DBG: pc=36 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [12100] DBG: pc=37 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12100] FETCH: pc=0x037 -> instr=0x00161713
# [12100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12200] FETCH: pc=0x037 -> instr=0x00161713
# [12200] DBG: pc=37 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12300] DBG: pc=38 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [12300] FETCH: pc=0x038 -> instr=0x00e686b3
# [12300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12400] FETCH: pc=0x038 -> instr=0x00e686b3
# [12400] DBG: pc=38 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [12500] DBG: pc=39 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12500] FETCH: pc=0x039 -> instr=0x40d50bb3
# [12500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12600] FETCH: pc=0x039 -> instr=0x40d50bb3
# [12600] DBG: pc=39 instr_F=0x40d50bb3 ctrl_rd=23 rd_field=23 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12700] DBG: pc=3a instr_F=0x40d50bb3 ctrl_rd=23 rd_field=23 ex_rd_q=23 alu_R=0xxxxxxxxx
# [12700] FETCH: pc=0x03a -> instr=0x01cb9c13
# [12700] WB: write x23 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12800] WB: write x23 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12800] FETCH: pc=0x03a -> instr=0x01cb9c13
# [12800] DBG: pc=3a instr_F=0x01cb9c13 ctrl_rd=24 rd_field=24 ex_rd_q=23 alu_R=0xxxxxxxxx
# [12900] DBG: pc=3b instr_F=0x01cb9c13 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [12900] FETCH: pc=0x03b -> instr=0x018b1c93
# [12900] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13000] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13000] FETCH: pc=0x03b -> instr=0x018b1c93
# [13000] DBG: pc=3b instr_F=0x018b1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [13100] DBG: pc=3c instr_F=0x018b1c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [13100] FETCH: pc=0x03c -> instr=0x019c6c33
# [13100] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13200] FETCH: pc=0x03c -> instr=0x019c6c33
# [13200] DBG: pc=3c instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [13300] DBG: pc=3d instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [13300] FETCH: pc=0x03d -> instr=0x014a9c93
# [13300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13400] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13400] FETCH: pc=0x03d -> instr=0x014a9c93
# [13400] DBG: pc=3d instr_F=0x014a9c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [13500] DBG: pc=3e instr_F=0x014a9c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [13500] FETCH: pc=0x03e -> instr=0x019c6c33
# [13500] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13600] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13600] FETCH: pc=0x03e -> instr=0x019c6c33
# [13600] DBG: pc=3e instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [13700] DBG: pc=3f instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [13700] FETCH: pc=0x03f -> instr=0x010a1c93
# [13700] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13800] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13800] FETCH: pc=0x03f -> instr=0x010a1c93
# [13800] DBG: pc=3f instr_F=0x010a1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [13900] DBG: pc=40 instr_F=0x010a1c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [13900] FETCH: pc=0x040 -> instr=0x019c6c33
# [13900] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14000] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14000] FETCH: pc=0x040 -> instr=0x019c6c33
# [14000] DBG: pc=40 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [14100] DBG: pc=41 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [14100] FETCH: pc=0x041 -> instr=0x00c99c93
# [14100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14200] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14200] FETCH: pc=0x041 -> instr=0x00c99c93
# [14200] DBG: pc=41 instr_F=0x00c99c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [14300] DBG: pc=42 instr_F=0x00c99c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [14300] FETCH: pc=0x042 -> instr=0x019c6c33
# [14300] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14400] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14400] FETCH: pc=0x042 -> instr=0x019c6c33
# [14400] DBG: pc=42 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [14500] DBG: pc=43 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [14500] FETCH: pc=0x043 -> instr=0x00891c93
# [14500] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14600] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14600] FETCH: pc=0x043 -> instr=0x00891c93
# [14600] DBG: pc=43 instr_F=0x00891c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [14700] DBG: pc=44 instr_F=0x00891c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [14700] FETCH: pc=0x044 -> instr=0x019c6c33
# [14700] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14800] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14800] FETCH: pc=0x044 -> instr=0x019c6c33
# [14800] DBG: pc=44 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [14900] DBG: pc=45 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [14900] FETCH: pc=0x045 -> instr=0x00489c93
# [14900] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15000] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15000] FETCH: pc=0x045 -> instr=0x00489c93
# [15000] DBG: pc=45 instr_F=0x00489c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [15100] DBG: pc=46 instr_F=0x00489c93 ctrl_rd=25 rd_field=25 ex_rd_q=25 alu_R=0xxxxxxxxx
# [15100] FETCH: pc=0x046 -> instr=0x019c6c33
# [15100] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15200] FETCH: pc=0x046 -> instr=0x019c6c33
# [15200] DBG: pc=46 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [15300] DBG: pc=47 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [15300] FETCH: pc=0x047 -> instr=0x010c6c33
# [15300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15400] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15400] FETCH: pc=0x047 -> instr=0x010c6c33
# [15400] DBG: pc=47 instr_F=0x010c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [15500] DBG: pc=48 instr_F=0x010c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [15500] FETCH: pc=0x048 -> instr=0x018004b3
# [15500] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15600] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15600] FETCH: pc=0x048 -> instr=0x018004b3
# [15600] DBG: pc=48 instr_F=0x018004b3 ctrl_rd=9 rd_field=9 ex_rd_q=24 alu_R=0xxxxxxxxx
# [15700] DBG: pc=49 instr_F=0x018004b3 ctrl_rd=9 rd_field=9 ex_rd_q=9 alu_R=0xxxxxxxxx
# [15700] FETCH: pc=0x049 -> instr=0xf0249073
# [15700] WB: write x9 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15800] FETCH: pc=0x049 -> instr=0xf0249073
# [15800] DBG: pc=49 instr_F=0xf0249073 ctrl_rd=0 rd_field=0 ex_rd_q=9 alu_R=0xxxxxxxxx
# [15900] DBG: pc=4a instr_F=0xf0249073 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [15900] FETCH: pc=0x04a -> instr=0x00000013
# [16000] WB: write x0 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [16000] FETCH: pc=0x04a -> instr=0x00000013
# [16000] DBG: pc=4a instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
add wave -position insertpoint  \
sim:/cpu/u_regfile/readaddr1
add wave -position insertpoint  \
sim:/cpu/u_regfile/writeaddr
add wave -position insertpoint  \
sim:/cpu/u_regfile/writedata
add wave -position insertpoint  \
sim:/cpu/u_regfile/readdata2
add wave -position insertpoint  \
sim:/cpu/u_regfile/readdata1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
do force.do
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] DBG: pc=0 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0x00000000
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] DBG: pc=1 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1500] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=1
# [1600] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1600] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] DBG: pc=2 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1700] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] DBG: pc=3 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [1900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] FETCH: pc=0x004 -> instr=0x00365613
# [2000] DBG: pc=4 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] FETCH: pc=0x005 -> instr=0x00361693
# [2200] DBG: pc=5 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] FETCH: pc=0x006 -> instr=0x00161713
# [2400] DBG: pc=6 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] DBG: pc=7 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] DBG: pc=8 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [2900] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] DBG: pc=9 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] DBG: pc=a instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] FETCH: pc=0x00b -> instr=0x00365613
# [3400] DBG: pc=b instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] FETCH: pc=0x00c -> instr=0x00361693
# [3600] DBG: pc=c instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] FETCH: pc=0x00d -> instr=0x00161713
# [3800] DBG: pc=d instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [3900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] DBG: pc=e instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] DBG: pc=f instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4300] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] DBG: pc=10 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4500] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] DBG: pc=11 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] FETCH: pc=0x012 -> instr=0x00365613
# [4800] DBG: pc=12 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [4900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] FETCH: pc=0x013 -> instr=0x00361693
# [5000] DBG: pc=13 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] FETCH: pc=0x014 -> instr=0x00161713
# [5200] DBG: pc=14 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] DBG: pc=15 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] DBG: pc=16 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5700] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] DBG: pc=17 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [5900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] DBG: pc=18 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] FETCH: pc=0x019 -> instr=0x00365613
# [6200] DBG: pc=19 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] FETCH: pc=0x01a -> instr=0x00361693
# [6400] DBG: pc=1a instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] FETCH: pc=0x01b -> instr=0x00161713
# [6600] DBG: pc=1b instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] DBG: pc=1c instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [6900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] DBG: pc=1d instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7100] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] DBG: pc=1e instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] DBG: pc=1f instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] FETCH: pc=0x020 -> instr=0x00365613
# [7600] DBG: pc=20 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] FETCH: pc=0x021 -> instr=0x00361693
# [7800] DBG: pc=21 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [7900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] FETCH: pc=0x022 -> instr=0x00161713
# [8000] DBG: pc=22 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] DBG: pc=23 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] DBG: pc=24 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8500] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] DBG: pc=25 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] DBG: pc=26 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [8900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] FETCH: pc=0x027 -> instr=0x00365613
# [9000] DBG: pc=27 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] FETCH: pc=0x028 -> instr=0x00361693
# [9200] DBG: pc=28 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] FETCH: pc=0x029 -> instr=0x00161713
# [9400] DBG: pc=29 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] DBG: pc=2a instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] DBG: pc=2b instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [9900] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] DBG: pc=2c instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] DBG: pc=2d instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] FETCH: pc=0x02e -> instr=0x00365613
# [10400] DBG: pc=2e instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] FETCH: pc=0x02f -> instr=0x00361693
# [10600] DBG: pc=2f instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] FETCH: pc=0x030 -> instr=0x00161713
# [10800] DBG: pc=30 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [10900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] DBG: pc=31 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
add wave -position insertpoint  \
sim:/cpu/u_regfile/readaddr2
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
do force.do
# [0] CPU RESET asserted: pc <= 0
# [100] CPU RESET asserted: pc <= 0
# [200] CPU RESET asserted: pc <= 0
# [300] CPU RESET asserted: pc <= 0
# [400] CPU RESET asserted: pc <= 0
# [500] CPU RESET asserted: pc <= 0
# [600] CPU RESET asserted: pc <= 0
# [700] CPU RESET asserted: pc <= 0
# [800] CPU RESET asserted: pc <= 0
# [900] CPU RESET asserted: pc <= 0
# [1000] CPU RESET asserted: pc <= 0
# [1100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [1100] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] FETCH: pc=0x000 -> instr=0xf0001573
# [1200] DBG: pc=0 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [1300] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0x00000000
# [1300] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [1400] FETCH: pc=0x001 -> instr=0xccccd5b7
# [1400] DBG: pc=1 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [1500] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1500] FETCH: pc=0x002 -> instr=0xccd58593
# [1500] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=1
# [1600] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1600] FETCH: pc=0x002 -> instr=0xccd58593
# [1600] DBG: pc=2 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1700] FETCH: pc=0x003 -> instr=0x02b53633
# [1700] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [1800] FETCH: pc=0x003 -> instr=0x02b53633
# [1800] DBG: pc=3 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [1900] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [1900] FETCH: pc=0x004 -> instr=0x00365613
# [1900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2000] FETCH: pc=0x004 -> instr=0x00365613
# [2000] DBG: pc=4 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2100] FETCH: pc=0x005 -> instr=0x00361693
# [2100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2200] FETCH: pc=0x005 -> instr=0x00361693
# [2200] DBG: pc=5 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [2300] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2300] FETCH: pc=0x006 -> instr=0x00161713
# [2300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2400] FETCH: pc=0x006 -> instr=0x00161713
# [2400] DBG: pc=6 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2500] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2500] FETCH: pc=0x007 -> instr=0x00e686b3
# [2500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2600] FETCH: pc=0x007 -> instr=0x00e686b3
# [2600] DBG: pc=7 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [2700] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2700] FETCH: pc=0x008 -> instr=0x40d50833
# [2700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [2800] FETCH: pc=0x008 -> instr=0x40d50833
# [2800] DBG: pc=8 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [2900] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=16 alu_R=0xxxxxxxxx
# [2900] FETCH: pc=0x009 -> instr=0x00c00533
# [2900] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3000] FETCH: pc=0x009 -> instr=0x00c00533
# [3000] DBG: pc=9 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [3100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3100] FETCH: pc=0x00a -> instr=0x02b53633
# [3100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3200] FETCH: pc=0x00a -> instr=0x02b53633
# [3200] DBG: pc=a instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [3300] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3300] FETCH: pc=0x00b -> instr=0x00365613
# [3300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3400] FETCH: pc=0x00b -> instr=0x00365613
# [3400] DBG: pc=b instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3500] FETCH: pc=0x00c -> instr=0x00361693
# [3500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3600] FETCH: pc=0x00c -> instr=0x00361693
# [3600] DBG: pc=c instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [3700] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3700] FETCH: pc=0x00d -> instr=0x00161713
# [3700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [3800] FETCH: pc=0x00d -> instr=0x00161713
# [3800] DBG: pc=d instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [3900] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [3900] FETCH: pc=0x00e -> instr=0x00e686b3
# [3900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4000] FETCH: pc=0x00e -> instr=0x00e686b3
# [4000] DBG: pc=e instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [4100] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4100] FETCH: pc=0x00f -> instr=0x40d508b3
# [4100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4200] FETCH: pc=0x00f -> instr=0x40d508b3
# [4200] DBG: pc=f instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [4300] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4300] FETCH: pc=0x010 -> instr=0x00c00533
# [4300] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4400] FETCH: pc=0x010 -> instr=0x00c00533
# [4400] DBG: pc=10 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [4500] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4500] FETCH: pc=0x011 -> instr=0x02b53633
# [4500] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4600] FETCH: pc=0x011 -> instr=0x02b53633
# [4600] DBG: pc=11 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [4700] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4700] FETCH: pc=0x012 -> instr=0x00365613
# [4700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [4800] FETCH: pc=0x012 -> instr=0x00365613
# [4800] DBG: pc=12 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [4900] FETCH: pc=0x013 -> instr=0x00361693
# [4900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5000] FETCH: pc=0x013 -> instr=0x00361693
# [5000] DBG: pc=13 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [5100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5100] FETCH: pc=0x014 -> instr=0x00161713
# [5100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5200] FETCH: pc=0x014 -> instr=0x00161713
# [5200] DBG: pc=14 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5300] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5300] FETCH: pc=0x015 -> instr=0x00e686b3
# [5300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5400] FETCH: pc=0x015 -> instr=0x00e686b3
# [5400] DBG: pc=15 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [5500] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5500] FETCH: pc=0x016 -> instr=0x40d50933
# [5500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5600] FETCH: pc=0x016 -> instr=0x40d50933
# [5600] DBG: pc=16 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [5700] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5700] FETCH: pc=0x017 -> instr=0x00c00533
# [5700] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [5800] FETCH: pc=0x017 -> instr=0x00c00533
# [5800] DBG: pc=17 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [5900] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [5900] FETCH: pc=0x018 -> instr=0x02b53633
# [5900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6000] FETCH: pc=0x018 -> instr=0x02b53633
# [6000] DBG: pc=18 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [6100] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6100] FETCH: pc=0x019 -> instr=0x00365613
# [6100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6200] FETCH: pc=0x019 -> instr=0x00365613
# [6200] DBG: pc=19 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6300] FETCH: pc=0x01a -> instr=0x00361693
# [6300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6400] FETCH: pc=0x01a -> instr=0x00361693
# [6400] DBG: pc=1a instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [6500] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6500] FETCH: pc=0x01b -> instr=0x00161713
# [6500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6600] FETCH: pc=0x01b -> instr=0x00161713
# [6600] DBG: pc=1b instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6700] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6700] FETCH: pc=0x01c -> instr=0x00e686b3
# [6700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [6800] FETCH: pc=0x01c -> instr=0x00e686b3
# [6800] DBG: pc=1c instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [6900] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [6900] FETCH: pc=0x01d -> instr=0x40d509b3
# [6900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7000] FETCH: pc=0x01d -> instr=0x40d509b3
# [7000] DBG: pc=1d instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7100] FETCH: pc=0x01e -> instr=0x00c00533
# [7100] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7200] FETCH: pc=0x01e -> instr=0x00c00533
# [7200] DBG: pc=1e instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [7300] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7300] FETCH: pc=0x01f -> instr=0x02b53633
# [7300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7400] FETCH: pc=0x01f -> instr=0x02b53633
# [7400] DBG: pc=1f instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [7500] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7500] FETCH: pc=0x020 -> instr=0x00365613
# [7500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7600] FETCH: pc=0x020 -> instr=0x00365613
# [7600] DBG: pc=20 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7700] FETCH: pc=0x021 -> instr=0x00361693
# [7700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [7800] FETCH: pc=0x021 -> instr=0x00361693
# [7800] DBG: pc=21 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [7900] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [7900] FETCH: pc=0x022 -> instr=0x00161713
# [7900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8000] FETCH: pc=0x022 -> instr=0x00161713
# [8000] DBG: pc=22 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8100] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8100] FETCH: pc=0x023 -> instr=0x00e686b3
# [8100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8200] FETCH: pc=0x023 -> instr=0x00e686b3
# [8200] DBG: pc=23 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [8300] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8300] FETCH: pc=0x024 -> instr=0x40d50a33
# [8300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8400] FETCH: pc=0x024 -> instr=0x40d50a33
# [8400] DBG: pc=24 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [8500] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8500] FETCH: pc=0x025 -> instr=0x00c00533
# [8500] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8600] FETCH: pc=0x025 -> instr=0x00c00533
# [8600] DBG: pc=25 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [8700] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8700] FETCH: pc=0x026 -> instr=0x02b53633
# [8700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [8800] FETCH: pc=0x026 -> instr=0x02b53633
# [8800] DBG: pc=26 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [8900] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [8900] FETCH: pc=0x027 -> instr=0x00365613
# [8900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9000] FETCH: pc=0x027 -> instr=0x00365613
# [9000] DBG: pc=27 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9100] FETCH: pc=0x028 -> instr=0x00361693
# [9100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9200] FETCH: pc=0x028 -> instr=0x00361693
# [9200] DBG: pc=28 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [9300] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9300] FETCH: pc=0x029 -> instr=0x00161713
# [9300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9400] FETCH: pc=0x029 -> instr=0x00161713
# [9400] DBG: pc=29 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9500] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9500] FETCH: pc=0x02a -> instr=0x00e686b3
# [9500] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9600] FETCH: pc=0x02a -> instr=0x00e686b3
# [9600] DBG: pc=2a instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [9700] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9700] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [9800] FETCH: pc=0x02b -> instr=0x40d50ab3
# [9800] DBG: pc=2b instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [9900] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=21 alu_R=0xxxxxxxxx
# [9900] FETCH: pc=0x02c -> instr=0x00c00533
# [9900] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10000] FETCH: pc=0x02c -> instr=0x00c00533
# [10000] DBG: pc=2c instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [10100] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10100] FETCH: pc=0x02d -> instr=0x02b53633
# [10100] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10200] FETCH: pc=0x02d -> instr=0x02b53633
# [10200] DBG: pc=2d instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [10300] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10300] FETCH: pc=0x02e -> instr=0x00365613
# [10300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10400] FETCH: pc=0x02e -> instr=0x00365613
# [10400] DBG: pc=2e instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10500] FETCH: pc=0x02f -> instr=0x00361693
# [10500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10600] FETCH: pc=0x02f -> instr=0x00361693
# [10600] DBG: pc=2f instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [10700] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10700] FETCH: pc=0x030 -> instr=0x00161713
# [10700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [10800] FETCH: pc=0x030 -> instr=0x00161713
# [10800] DBG: pc=30 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [10900] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=14 alu_R=0xxxxxxxxx
# [10900] FETCH: pc=0x031 -> instr=0x00e686b3
# [10900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11000] FETCH: pc=0x031 -> instr=0x00e686b3
# [11000] DBG: pc=31 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
