

sim: ** simulation statistics **
sim_num_insn              100000003 # total number of instructions committed
sim_num_refs               12244897 # total number of loads and stores committed
sim_num_loads               6122449 # total number of loads committed
sim_num_stores         6122448.0000 # total number of stores committed
sim_num_branches            4081632 # total number of branches committed
sim_elapsed_time                 45 # total simulation time in seconds
sim_inst_rate          2222222.2889 # simulation speed (in insts/sec)
sim_total_insn            100000005 # total number of instructions executed
sim_total_refs             12244898 # total number of loads and stores executed
sim_total_loads             6122450 # total number of loads executed
sim_total_stores       6122448.0000 # total number of stores executed
sim_total_branches          4081632 # total number of branches executed
sim_cycle                  47060599 # total simulation time in cycles
sim_IPC                      2.1249 # instructions per cycle
sim_CPI                      0.4706 # cycles per instruction
sim_exec_BW                  2.1249 # total instructions (mis-spec + committed) per cycle
sim_IPB                     24.5000 # instruction per branch
IFQ_count                 183139269 # cumulative IFQ occupancy
IFQ_fcount                 43999104 # cumulative IFQ full count
ifq_occupancy                3.8916 # avg IFQ occupancy (insn's)
ifq_rate                     2.1249 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8314 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9349 # fraction of time (cycle's) IFQ was full
RUU_count                 752965603 # cumulative RUU occupancy
RUU_fcount                 47060297 # cumulative RUU full count
ruu_occupancy               15.9999 # avg RUU occupancy (insn's)
ruu_rate                     2.1249 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.5297 # avg RUU occupant latency (cycle's)
ruu_full                     1.0000 # fraction of time (cycle's) RUU was full
LSQ_count                 137876715 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy                2.9298 # avg LSQ occupancy (insn's)
lsq_rate                     2.1249 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.3788 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                 1003087147 # total number of slip cycles
avg_sim_slip                10.0309 # the average slip between issue and retirement
bpred_bimod.lookups         4081632 # total number of bpred lookups
bpred_bimod.updates         4081632 # total number of updates
bpred_bimod.addr_hits       4081629 # total number of address-predicted hits
bpred_bimod.dir_hits        4081630 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses                2 # total number of misses
bpred_bimod.jr_hits         1020407 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         1020408 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP            0 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP            0 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    1.0000 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    1.0000 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    1.0000 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP <error: divide by zero> # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      1020408 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      1020408 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      1020408 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      1020407 # total number of RAS hits
bpred_bimod.ras_rate.PP    1.0000 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              100000024 # total number of accesses
il1.hits                  100000009 # total number of hits
il1.misses                       15 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               12244897 # total number of accesses
dl1.hits                   11920034 # total number of hits
dl1.misses                   324863 # total number of misses
dl1.replacements             324735 # total number of replacements
dl1.writebacks               308791 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0265 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0265 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0252 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                 633669 # total number of accesses
ul2.hits                     506104 # total number of hits
ul2.misses                   127565 # total number of misses
ul2.replacements             123469 # total number of replacements
ul2.writebacks               123460 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.2013 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.1948 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.1948 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             100000024 # total number of accesses
itlb.hits                 100000022 # total number of hits
itlb.misses                       2 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              12244897 # total number of accesses
dtlb.hits                  12242899 # total number of hits
dtlb.misses                    1998 # total number of misses
dtlb.replacements              1870 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              184522544 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200175e0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 2121 # total number of pages allocated
mem.page_mem                 16968k # total size of memory pages allocated
mem.ptab_misses             4081949 # total first level page table misses
mem.ptab_accesses         647095210 # total page table accesses
mem.ptab_miss_rate           0.0063 # first level page table miss rate

