Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 15 17:37:33 2023
| Host         : DESKTOP-ACVK3GV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              94 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             257 |           77 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                          Enable Signal                         |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  pll_clock_inst1/inst/clk_100mhz | UART_Inst1/UART_TX_Inst1/uart_tx_i_1_n_0                       | top_rst_n                                            |                1 |              1 |         1.00 |
|  pll_clock_inst1/inst/clk_100mhz |                                                                |                                                      |                1 |              2 |         2.00 |
|  pll_clock_inst1/inst/clk_100mhz | Uart_TaskCtrl_Inst1/String_To_Uart_Length                      | Uart_TaskCtrl_Inst1/String_To_Uart_Length[7]_i_1_n_0 |                3 |              6 |         2.00 |
|  pll_clock_inst1/inst/clk_100mhz | UART_Inst1/UART_TX_Inst1/Baud_State_count[7]_i_1_n_0           | top_rst_n                                            |                2 |              8 |         4.00 |
|  pll_clock_inst1/inst/clk_100mhz | Uart_TaskCtrl_Inst1/uart_taskctrl_data_tobetxed_rdo[7]_i_1_n_0 | top_rst_n                                            |                2 |              8 |         4.00 |
|  pll_clock_inst1/inst/clk_100mhz | Uart_TaskCtrl_Inst1/LedTask_Data_Length_rdn[7]_i_1_n_0         | top_rst_n                                            |                4 |             16 |         4.00 |
|  pll_clock_inst1/inst/clk_100mhz | UART_Inst1/UART_RX_Inst1/uart_clk_cnt_rfn[31]_i_1_n_0          | top_rst_n                                            |               15 |             32 |         2.13 |
|  pll_clock_inst1/inst/clk_100mhz | Led_Task_Inst1/ledtask_data_analysis_buffer_rdn[63]_i_1_n_0    | top_rst_n                                            |               15 |             64 |         4.27 |
|  pll_clock_inst1/inst/clk_100mhz | Led_Task_Inst1/ledtask_datafifo_rdn[63]_i_1_n_0                | top_rst_n                                            |               25 |             64 |         2.56 |
|  pll_clock_inst1/inst/clk_100mhz | Uart_TaskCtrl_Inst1/uart_taskctrl_data_fifo_rdn[63]_i_1_n_0    | top_rst_n                                            |               13 |             64 |         4.92 |
|  pll_clock_inst1/inst/clk_100mhz |                                                                | top_rst_n                                            |               30 |             94 |         3.13 |
+----------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


