Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb  9 15:55:21 2024
| Host         : E5-CSE-136-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  194         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (129)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (129)
--------------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.890        0.000                      0                   65        0.263        0.000                      0                   65        9.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
zedBoard_clkd  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zedBoard_clkd        4.890        0.000                      0                   65        0.263        0.000                      0                   65        9.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)         zedBoard_clkd                 
(none)                        zedBoard_clkd  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zedBoard_clkd
  To Clock:  zedBoard_clkd

Setup :            0  Failing Endpoints,  Worst Slack        4.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 4.336ns (28.754%)  route 10.744ns (71.246%))
  Logic Levels:           26  (LUT3=1 LUT5=5 LUT6=20)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    17.516    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    17.919    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    18.509    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    18.627 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    19.082    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.355    19.437 r  full_adder/sum_reg[61]_i_2/O
                         net (fo=2, routed)           0.422    19.858    full_adder/carry_60
    SLICE_X110Y59        LUT3 (Prop_lut3_I0_O)        0.327    20.185 r  full_adder/sum_reg[60]_i_1/O
                         net (fo=1, routed)           0.000    20.185    full_adder/sum_wire[60]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    24.585    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/C
                         clock pessimism              0.497    25.082    
                         clock uncertainty           -0.035    25.046    
    SLICE_X110Y59        FDRE (Setup_fdre_C_D)        0.029    25.075    full_adder/sum_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        15.074ns  (logic 4.330ns (28.726%)  route 10.744ns (71.274%))
  Logic Levels:           26  (LUT5=6 LUT6=20)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    17.516    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    17.919    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    18.509    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    18.627 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    19.082    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.355    19.437 r  full_adder/sum_reg[61]_i_2/O
                         net (fo=2, routed)           0.422    19.858    full_adder/carry_60
    SLICE_X110Y59        LUT5 (Prop_lut5_I2_O)        0.321    20.179 r  full_adder/sum_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    20.179    full_adder/sum_wire[61]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684    24.585    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/C
                         clock pessimism              0.497    25.082    
                         clock uncertainty           -0.035    25.046    
    SLICE_X110Y59        FDRE (Setup_fdre_C_D)        0.075    25.121    full_adder/sum_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -20.179    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.916ns  (logic 3.980ns (26.684%)  route 10.936ns (73.316%))
  Logic Levels:           25  (LUT5=5 LUT6=20)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 24.588 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    17.516    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    17.919    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    18.509    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    18.627 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    19.082    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I2_O)        0.326    19.408 r  full_adder/sum_reg[59]_i_1/O
                         net (fo=1, routed)           0.613    20.021    full_adder/sum_wire[59]
    SLICE_X110Y52        FDRE                                         r  full_adder/sum_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.687    24.588    full_adder/clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  full_adder/sum_reg_reg[59]/C
                         clock pessimism              0.497    25.085    
                         clock uncertainty           -0.035    25.049    
    SLICE_X110Y52        FDRE (Setup_fdre_C_D)       -0.061    24.988    full_adder/sum_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         24.988    
                         arrival time                         -20.021    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.786ns  (logic 3.908ns (26.430%)  route 10.878ns (73.570%))
  Logic Levels:           26  (LUT5=3 LUT6=23)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    17.508    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    17.632 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    18.049    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    18.173 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    18.622    full_adder/carry_57
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124    18.746 r  full_adder/sum_reg[63]_i_4/O
                         net (fo=1, routed)           0.465    19.211    full_adder/carry_59
    SLICE_X110Y60        LUT5 (Prop_lut5_I0_O)        0.124    19.335 r  full_adder/sum_reg[63]_i_2/O
                         net (fo=2, routed)           0.432    19.768    full_adder/carry_61
    SLICE_X110Y61        LUT6 (Prop_lut6_I4_O)        0.124    19.892 r  full_adder/sum_reg[63]_i_1/O
                         net (fo=1, routed)           0.000    19.892    full_adder/sum_wire[63]
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    24.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[63]/C
                         clock pessimism              0.497    25.081    
                         clock uncertainty           -0.035    25.045    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    25.076    full_adder/sum_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.786ns  (logic 3.908ns (26.430%)  route 10.878ns (73.569%))
  Logic Levels:           26  (LUT5=4 LUT6=22)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    17.508    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    17.632 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    18.049    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    18.173 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    18.622    full_adder/carry_57
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124    18.746 r  full_adder/sum_reg[63]_i_4/O
                         net (fo=1, routed)           0.465    19.211    full_adder/carry_59
    SLICE_X110Y60        LUT5 (Prop_lut5_I0_O)        0.124    19.335 r  full_adder/sum_reg[63]_i_2/O
                         net (fo=2, routed)           0.432    19.768    full_adder/carry_61
    SLICE_X110Y61        LUT5 (Prop_lut5_I2_O)        0.124    19.892 r  full_adder/sum_reg[62]_i_1/O
                         net (fo=1, routed)           0.000    19.892    full_adder/sum_wire[62]
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    24.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[62]/C
                         clock pessimism              0.497    25.081    
                         clock uncertainty           -0.035    25.045    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.031    25.076    full_adder/sum_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/regco_reg/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.718ns  (logic 3.902ns (26.512%)  route 10.816ns (73.488%))
  Logic Levels:           26  (LUT5=2 LUT6=24)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    17.508    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    17.632 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    18.049    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    18.173 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    18.622    full_adder/carry_57
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124    18.746 r  full_adder/regco_i_3/O
                         net (fo=1, routed)           0.420    19.166    full_adder/w2__58
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.124    19.290 r  full_adder/regco_i_2/O
                         net (fo=1, routed)           0.416    19.706    full_adder/carry_62
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.118    19.824 r  full_adder/regco_i_1/O
                         net (fo=1, routed)           0.000    19.824    full_adder/carry_64
    SLICE_X110Y61        FDRE                                         r  full_adder/regco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683    24.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/regco_reg/C
                         clock pessimism              0.497    25.081    
                         clock uncertainty           -0.035    25.045    
    SLICE_X110Y61        FDRE (Setup_fdre_C_D)        0.047    25.092    full_adder/regco_reg
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -19.824    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 4.084ns (28.223%)  route 10.386ns (71.777%))
  Logic Levels:           24  (LUT3=1 LUT5=5 LUT6=18)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.506    16.325    full_adder/carry_47
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.124    16.449 r  full_adder/sum_reg[52]_i_3/O
                         net (fo=1, routed)           0.574    17.022    full_adder/carry_49
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.124    17.146 r  full_adder/sum_reg[52]_i_2/O
                         net (fo=2, routed)           0.444    17.590    full_adder/carry_51
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.150    17.740 r  full_adder/sum_reg[54]_i_2/O
                         net (fo=3, routed)           0.717    18.458    full_adder/carry_53
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.320    18.778 r  full_adder/sum_reg[56]_i_2/O
                         net (fo=2, routed)           0.472    19.250    full_adder/carry_55
    SLICE_X110Y56        LUT3 (Prop_lut3_I0_O)        0.326    19.576 r  full_adder/sum_reg[55]_i_1/O
                         net (fo=1, routed)           0.000    19.576    full_adder/sum_wire[55]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.686    24.587    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/C
                         clock pessimism              0.497    25.084    
                         clock uncertainty           -0.035    25.048    
    SLICE_X110Y56        FDRE (Setup_fdre_C_D)        0.031    25.079    full_adder/sum_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         25.079    
                         arrival time                         -19.576    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.465ns  (logic 4.079ns (28.198%)  route 10.386ns (71.802%))
  Logic Levels:           24  (LUT5=6 LUT6=18)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 24.587 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.506    16.325    full_adder/carry_47
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.124    16.449 r  full_adder/sum_reg[52]_i_3/O
                         net (fo=1, routed)           0.574    17.022    full_adder/carry_49
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.124    17.146 r  full_adder/sum_reg[52]_i_2/O
                         net (fo=2, routed)           0.444    17.590    full_adder/carry_51
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.150    17.740 r  full_adder/sum_reg[54]_i_2/O
                         net (fo=3, routed)           0.717    18.458    full_adder/carry_53
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.320    18.778 r  full_adder/sum_reg[56]_i_2/O
                         net (fo=2, routed)           0.472    19.250    full_adder/carry_55
    SLICE_X110Y56        LUT5 (Prop_lut5_I2_O)        0.321    19.571 r  full_adder/sum_reg[56]_i_1/O
                         net (fo=1, routed)           0.000    19.571    full_adder/sum_wire[56]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.686    24.587    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/C
                         clock pessimism              0.497    25.084    
                         clock uncertainty           -0.035    25.048    
    SLICE_X110Y56        FDRE (Setup_fdre_C_D)        0.075    25.123    full_adder/sum_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -19.571    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.019ns  (logic 3.660ns (26.107%)  route 10.359ns (73.893%))
  Logic Levels:           24  (LUT5=4 LUT6=20)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    17.516    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    17.919    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    18.509    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I2_O)        0.124    18.633 r  full_adder/sum_reg[57]_i_1/O
                         net (fo=1, routed)           0.492    19.125    full_adder/sum_wire[57]
    SLICE_X109Y57        FDRE                                         r  full_adder/sum_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.682    24.583    full_adder/clk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  full_adder/sum_reg_reg[57]/C
                         clock pessimism              0.457    25.040    
                         clock uncertainty           -0.035    25.004    
    SLICE_X109Y57        FDRE (Setup_fdre_C_D)       -0.067    24.937    full_adder/sum_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                         -19.125    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (zedBoard_clkd rise@20.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        14.023ns  (logic 3.980ns (28.382%)  route 10.043ns (71.618%))
  Logic Levels:           25  (LUT3=1 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.862     5.106    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.504     6.066    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.150     6.216 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     6.873    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     7.199 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     7.462    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     7.901    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.025 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     8.327    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     8.451 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     8.753    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     9.175    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     9.792    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     9.916 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436    10.352    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124    10.476 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553    11.029    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434    11.587    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124    11.711 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490    12.202    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    12.326 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    12.752    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    13.328    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    13.452 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    13.614    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    14.184    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    14.308 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    14.741    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    14.865 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    15.420    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    15.544 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    15.695    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    15.819 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    16.321    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    16.445 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    16.934    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    17.058 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    17.516    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    17.919    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    18.509    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    18.627 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.176    18.803    full_adder/carry_58
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.326    19.129 r  full_adder/sum_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    19.129    full_adder/sum_wire[58]
    SLICE_X110Y57        FDRE                                         r  full_adder/sum_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.685    24.586    full_adder/clk_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  full_adder/sum_reg_reg[58]/C
                         clock pessimism              0.497    25.083    
                         clock uncertainty           -0.035    25.047    
    SLICE_X110Y57        FDRE (Setup_fdre_C_D)        0.031    25.078    full_adder/sum_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -19.129    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.169     1.811    full_adder/regci
    SLICE_X113Y61        LUT3 (Prop_lut3_I0_O)        0.045     1.856 r  full_adder/sum_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    full_adder/sum_wire[0]
    SLICE_X113Y61        FDRE                                         r  full_adder/sum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.906     2.021    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/sum_reg_reg[0]/C
                         clock pessimism             -0.521     1.501    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.092     1.593    full_adder/sum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.056%)  route 0.278ns (59.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  full_adder/sum_reg[1]_i_1/O
                         net (fo=1, routed)           0.111     1.965    full_adder/sum_wire[1]
    SLICE_X113Y62        FDRE                                         r  full_adder/sum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.904     2.019    full_adder/clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  full_adder/sum_reg_reg[1]/C
                         clock pessimism             -0.505     1.515    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.070     1.585    full_adder/sum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.290ns (45.318%)  route 0.350ns (54.682%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.183     2.033    full_adder/carry_2
    SLICE_X113Y58        LUT3 (Prop_lut3_I0_O)        0.107     2.140 r  full_adder/sum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.140    full_adder/sum_wire[2]
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[2]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X113Y58        FDRE (Hold_fdre_C_D)         0.092     1.610    full_adder/sum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.290ns (29.331%)  route 0.699ns (70.669%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.345     2.195    full_adder/carry_2
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.107     2.302 r  full_adder/sum_reg[3]_i_1/O
                         net (fo=1, routed)           0.187     2.489    full_adder/sum_wire[3]
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[3]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.066     1.584    full_adder/sum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.398ns (27.538%)  route 1.047ns (72.462%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.345     2.195    full_adder/carry_2
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.108     2.303 r  full_adder/sum_reg[5]_i_2/O
                         net (fo=3, routed)           0.310     2.614    full_adder/carry_4
    SLICE_X112Y57        LUT3 (Prop_lut3_I0_O)        0.107     2.721 r  full_adder/sum_reg[4]_i_1/O
                         net (fo=1, routed)           0.225     2.946    full_adder/sum_wire[4]
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[4]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.070     1.588    full_adder/sum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.470ns (29.140%)  route 1.143ns (70.860%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     2.112    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.107     2.219 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.082     2.301    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.045     2.346 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.159     2.505    full_adder/carry_7
    SLICE_X112Y56        LUT5 (Prop_lut5_I0_O)        0.045     2.550 r  full_adder/sum_reg[12]_i_3/O
                         net (fo=1, routed)           0.160     2.710    full_adder/carry_9
    SLICE_X112Y56        LUT5 (Prop_lut5_I0_O)        0.045     2.755 r  full_adder/sum_reg[12]_i_2/O
                         net (fo=2, routed)           0.196     2.952    full_adder/carry_11
    SLICE_X112Y55        LUT5 (Prop_lut5_I2_O)        0.045     2.997 r  full_adder/sum_reg[12]_i_1/O
                         net (fo=1, routed)           0.117     3.113    full_adder/sum_wire[12]
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[12]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.070     1.588    full_adder/sum_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.398ns (24.804%)  route 1.207ns (75.196%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.345     2.195    full_adder/carry_2
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.108     2.303 r  full_adder/sum_reg[5]_i_2/O
                         net (fo=3, routed)           0.511     2.815    full_adder/carry_4
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.107     2.922 r  full_adder/sum_reg[5]_i_1/O
                         net (fo=1, routed)           0.183     3.105    full_adder/sum_wire[5]
    SLICE_X112Y58        FDRE                                         r  full_adder/sum_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  full_adder/sum_reg_reg[5]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X112Y58        FDRE (Hold_fdre_C_D)         0.060     1.578    full_adder/sum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.582ns (34.619%)  route 1.099ns (65.381%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     2.112    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.107     2.219 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.082     2.301    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.045     2.346 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.159     2.505    full_adder/carry_7
    SLICE_X112Y56        LUT5 (Prop_lut5_I0_O)        0.045     2.550 r  full_adder/sum_reg[12]_i_3/O
                         net (fo=1, routed)           0.160     2.710    full_adder/carry_9
    SLICE_X112Y56        LUT5 (Prop_lut5_I0_O)        0.045     2.755 r  full_adder/sum_reg[12]_i_2/O
                         net (fo=2, routed)           0.196     2.952    full_adder/carry_11
    SLICE_X112Y55        LUT5 (Prop_lut5_I0_O)        0.046     2.998 r  full_adder/sum_reg[14]_i_2/O
                         net (fo=3, routed)           0.073     3.071    full_adder/carry_13
    SLICE_X112Y55        LUT3 (Prop_lut3_I0_O)        0.111     3.182 r  full_adder/sum_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.182    full_adder/sum_wire[13]
    SLICE_X112Y55        FDRE                                         r  full_adder/sum_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.908     2.023    full_adder/clk_IBUF_BUFG
    SLICE_X112Y55        FDRE                                         r  full_adder/sum_reg_reg[13]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.121     1.640    full_adder/sum_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.560ns (27.277%)  route 1.493ns (72.723%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.262     2.112    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.107     2.219 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.082     2.301    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.045     2.346 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.121     2.467    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.045     2.512 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.108     2.620    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.045     2.665 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.204     2.870    full_adder/carry_12
    SLICE_X113Y53        LUT5 (Prop_lut5_I0_O)        0.045     2.915 r  full_adder/sum_reg[17]_i_3/O
                         net (fo=1, routed)           0.244     3.159    full_adder/carry_14
    SLICE_X113Y51        LUT5 (Prop_lut5_I0_O)        0.045     3.204 r  full_adder/sum_reg[17]_i_2/O
                         net (fo=2, routed)           0.144     3.347    full_adder/carry_16
    SLICE_X113Y51        LUT5 (Prop_lut5_I2_O)        0.045     3.392 r  full_adder/sum_reg[17]_i_1/O
                         net (fo=1, routed)           0.161     3.554    full_adder/sum_wire[17]
    SLICE_X111Y49        FDRE                                         r  full_adder/sum_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.914     2.029    full_adder/clk_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  full_adder/sum_reg_reg[17]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.070     1.851    full_adder/sum_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 full_adder/regci_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full_adder/sum_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             zedBoard_clkd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zedBoard_clkd rise@0.000ns - zedBoard_clkd rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.510ns (28.020%)  route 1.310ns (71.980%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/regci_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regci_reg/Q
                         net (fo=3, routed)           0.167     1.809    full_adder/regci
    SLICE_X113Y61        LUT5 (Prop_lut5_I0_O)        0.042     1.851 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.345     2.195    full_adder/carry_2
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.108     2.303 r  full_adder/sum_reg[5]_i_2/O
                         net (fo=3, routed)           0.511     2.815    full_adder/carry_4
    SLICE_X113Y57        LUT5 (Prop_lut5_I0_O)        0.107     2.922 r  full_adder/sum_reg[7]_i_2/O
                         net (fo=3, routed)           0.287     3.209    full_adder/carry_6
    SLICE_X113Y58        LUT3 (Prop_lut3_I0_O)        0.112     3.321 r  full_adder/sum_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.321    full_adder/sum_wire[6]
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[6]/C
                         clock pessimism             -0.505     1.518    
    SLICE_X113Y58        FDRE (Hold_fdre_C_D)         0.092     1.610    full_adder/sum_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  1.711    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zedBoard_clkd
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y61   full_adder/regci_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y61   full_adder/regco_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y61   full_adder/sum_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y58   full_adder/sum_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y58   full_adder/sum_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y57   full_adder/sum_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y55   full_adder/sum_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y52   full_adder/sum_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y51   full_adder/sum_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/regci_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/regci_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y61   full_adder/regco_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y61   full_adder/regco_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/sum_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/sum_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/regci_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/regci_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y61   full_adder/regco_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X110Y61   full_adder/regco_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/sum_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y61   full_adder/sum_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y58   full_adder/sum_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  zedBoard_clkd
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 full_adder/sum_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 3.192ns (31.966%)  route 6.794ns (68.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.866     5.110    full_adder/clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  full_adder/sum_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.419     5.529 r  full_adder/sum_reg_reg[16]/Q
                         net (fo=1, routed)           6.794    12.323    s_OBUF[16]
    W6                   OBUF (Prop_obuf_I_O)         2.773    15.096 r  s_OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.096    s[16]
    W6                                                                r  s[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 3.181ns (32.316%)  route 6.664ns (67.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.883     5.127    full_adder/clk_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  full_adder/sum_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.419     5.546 r  full_adder/sum_reg_reg[21]/Q
                         net (fo=1, routed)           6.664    12.209    s_OBUF[21]
    V4                   OBUF (Prop_obuf_I_O)         2.762    14.972 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    14.972    s[21]
    V4                                                                r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 3.054ns (30.972%)  route 6.807ns (69.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.866     5.110    full_adder/clk_IBUF_BUFG
    SLICE_X113Y51        FDRE                                         r  full_adder/sum_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.456     5.566 r  full_adder/sum_reg_reg[15]/Q
                         net (fo=1, routed)           6.807    12.373    s_OBUF[15]
    W5                   OBUF (Prop_obuf_I_O)         2.598    14.971 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.971    s[15]
    W5                                                                r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 3.034ns (31.329%)  route 6.649ns (68.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.866     5.110    full_adder/clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  full_adder/sum_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.456     5.566 r  full_adder/sum_reg_reg[14]/Q
                         net (fo=1, routed)           6.649    12.215    s_OBUF[14]
    U7                   OBUF (Prop_obuf_I_O)         2.578    14.793 r  s_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.793    s[14]
    U7                                                                r  s[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 3.125ns (32.430%)  route 6.512ns (67.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.882     5.126    full_adder/clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  full_adder/sum_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     5.644 r  full_adder/sum_reg_reg[28]/Q
                         net (fo=1, routed)           6.512    12.156    s_OBUF[28]
    Y4                   OBUF (Prop_obuf_I_O)         2.607    14.763 r  s_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.763    s[28]
    Y4                                                                r  s[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 3.044ns (31.616%)  route 6.585ns (68.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.883     5.127    full_adder/clk_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  full_adder/sum_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     5.583 r  full_adder/sum_reg_reg[17]/Q
                         net (fo=1, routed)           6.585    12.168    s_OBUF[17]
    W7                   OBUF (Prop_obuf_I_O)         2.588    14.756 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.756    s[17]
    W7                                                                r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.594ns  (logic 3.036ns (31.639%)  route 6.559ns (68.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.883     5.127    full_adder/clk_IBUF_BUFG
    SLICE_X111Y49        FDRE                                         r  full_adder/sum_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.456     5.583 r  full_adder/sum_reg_reg[19]/Q
                         net (fo=1, routed)           6.559    12.141    s_OBUF[19]
    U5                   OBUF (Prop_obuf_I_O)         2.580    14.721 r  s_OBUF[19]_inst/O
                         net (fo=0)                   0.000    14.721    s[19]
    U5                                                                r  s[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 3.276ns (34.559%)  route 6.203ns (65.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.882     5.126    full_adder/clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  full_adder/sum_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.478     5.604 r  full_adder/sum_reg_reg[27]/Q
                         net (fo=1, routed)           6.203    11.806    s_OBUF[27]
    AA4                  OBUF (Prop_obuf_I_O)         2.798    14.604 r  s_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.604    s[27]
    AA4                                                               r  s[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 3.279ns (34.698%)  route 6.172ns (65.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.882     5.126    full_adder/clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  full_adder/sum_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.478     5.604 r  full_adder/sum_reg_reg[31]/Q
                         net (fo=1, routed)           6.172    11.775    s_OBUF[31]
    AB4                  OBUF (Prop_obuf_I_O)         2.801    14.577 r  s_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.577    s[31]
    AB4                                                               r  s[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 3.161ns (33.655%)  route 6.231ns (66.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.882     5.126    full_adder/clk_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  full_adder/sum_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     5.644 r  full_adder/sum_reg_reg[30]/Q
                         net (fo=1, routed)           6.231    11.875    s_OBUF[30]
    AB7                  OBUF (Prop_obuf_I_O)         2.643    14.518 r  s_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.518    s[30]
    AB7                                                               r  s[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 full_adder/sum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.247ns (67.001%)  route 0.614ns (32.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/sum_reg_reg[0]/Q
                         net (fo=1, routed)           0.614     2.256    s_OBUF[0]
    L21                  OBUF (Prop_obuf_I_O)         1.106     3.362 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.362    s[0]
    L21                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.260ns (66.285%)  route 0.641ns (33.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[2]/Q
                         net (fo=1, routed)           0.641     2.283    s_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.119     3.402 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.402    s[2]
    J20                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.259ns (66.074%)  route 0.647ns (33.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.633     1.500    full_adder/clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  full_adder/sum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  full_adder/sum_reg_reg[1]/Q
                         net (fo=1, routed)           0.647     2.287    s_OBUF[1]
    K21                  OBUF (Prop_obuf_I_O)         1.118     3.405 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.405    s[1]
    K21                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.278ns (64.558%)  route 0.702ns (35.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[3]/Q
                         net (fo=1, routed)           0.702     2.344    s_OBUF[3]
    J22                  OBUF (Prop_obuf_I_O)         1.137     3.481 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.481    s[3]
    J22                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.268ns (63.702%)  route 0.723ns (36.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[6]/Q
                         net (fo=1, routed)           0.723     2.365    s_OBUF[6]
    J18                  OBUF (Prop_obuf_I_O)         1.127     3.493 r  s_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.493    s[6]
    J18                                                               r  s[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.273ns (63.904%)  route 0.719ns (36.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X112Y58        FDRE                                         r  full_adder/sum_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_fdre_C_Q)         0.164     1.666 r  full_adder/sum_reg_reg[7]/Q
                         net (fo=1, routed)           0.719     2.384    s_OBUF[7]
    M16                  OBUF (Prop_obuf_I_O)         1.109     3.493 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.493    s[7]
    M16                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/regco_reg/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.280ns (64.017%)  route 0.719ns (35.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.634     1.501    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/regco_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  full_adder/regco_reg/Q
                         net (fo=1, routed)           0.719     2.361    co_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.139     3.500 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     3.500    co
    K16                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.315ns (64.843%)  route 0.713ns (35.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[12]/Q
                         net (fo=1, routed)           0.713     2.356    s_OBUF[12]
    L17                  OBUF (Prop_obuf_I_O)         1.174     3.530 r  s_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.530    s[12]
    L17                                                               r  s[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.262ns (62.107%)  route 0.770ns (37.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  full_adder/sum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[4]/Q
                         net (fo=1, routed)           0.770     2.412    s_OBUF[4]
    J21                  OBUF (Prop_obuf_I_O)         1.121     3.533 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.533    s[4]
    J21                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_adder/sum_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            s[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.344ns (65.908%)  route 0.695ns (34.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.635     1.502    full_adder/clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  full_adder/sum_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  full_adder/sum_reg_reg[10]/Q
                         net (fo=1, routed)           0.695     2.338    s_OBUF[10]
    N17                  OBUF (Prop_obuf_I_O)         1.203     3.541 r  s_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.541    s[10]
    N17                                                               r  s[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  zedBoard_clkd

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.930ns  (logic 4.814ns (26.849%)  route 13.116ns (73.151%))
  Logic Levels:           27  (IBUF=1 LUT3=1 LUT5=5 LUT6=20)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    15.260    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.384 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    15.664    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.788 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    16.253    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    16.371 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    16.827    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.355    17.182 r  full_adder/sum_reg[61]_i_2/O
                         net (fo=2, routed)           0.422    17.603    full_adder/carry_60
    SLICE_X110Y59        LUT3 (Prop_lut3_I0_O)        0.327    17.930 r  full_adder/sum_reg[60]_i_1/O
                         net (fo=1, routed)           0.000    17.930    full_adder/sum_wire[60]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     4.585    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.924ns  (logic 4.808ns (26.825%)  route 13.116ns (73.175%))
  Logic Levels:           27  (IBUF=1 LUT5=6 LUT6=20)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    15.260    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.384 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    15.664    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.788 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    16.253    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    16.371 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    16.827    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.355    17.182 r  full_adder/sum_reg[61]_i_2/O
                         net (fo=2, routed)           0.422    17.603    full_adder/carry_60
    SLICE_X110Y59        LUT5 (Prop_lut5_I2_O)        0.321    17.924 r  full_adder/sum_reg[61]_i_1/O
                         net (fo=1, routed)           0.000    17.924    full_adder/sum_wire[61]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.684     4.585    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.766ns  (logic 4.458ns (25.094%)  route 13.308ns (74.906%))
  Logic Levels:           26  (IBUF=1 LUT5=5 LUT6=20)
  Clock Path Skew:        4.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    15.260    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.384 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    15.664    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.788 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    16.253    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    16.371 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.455    16.827    full_adder/carry_58
    SLICE_X110Y57        LUT5 (Prop_lut5_I2_O)        0.326    17.153 r  full_adder/sum_reg[59]_i_1/O
                         net (fo=1, routed)           0.613    17.766    full_adder/sum_wire[59]
    SLICE_X110Y52        FDRE                                         r  full_adder/sum_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.687     4.588    full_adder/clk_IBUF_BUFG
    SLICE_X110Y52        FDRE                                         r  full_adder/sum_reg_reg[59]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.636ns  (logic 4.386ns (24.870%)  route 13.250ns (75.130%))
  Logic Levels:           27  (IBUF=1 LUT5=3 LUT6=23)
  Clock Path Skew:        4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    15.253    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    15.377 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    15.794    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    15.918 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    16.367    full_adder/carry_57
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124    16.491 r  full_adder/sum_reg[63]_i_4/O
                         net (fo=1, routed)           0.465    16.956    full_adder/carry_59
    SLICE_X110Y60        LUT5 (Prop_lut5_I0_O)        0.124    17.080 r  full_adder/sum_reg[63]_i_2/O
                         net (fo=2, routed)           0.432    17.512    full_adder/carry_61
    SLICE_X110Y61        LUT6 (Prop_lut6_I4_O)        0.124    17.636 r  full_adder/sum_reg[63]_i_1/O
                         net (fo=1, routed)           0.000    17.636    full_adder/sum_wire[63]
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     4.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[63]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.636ns  (logic 4.386ns (24.870%)  route 13.250ns (75.130%))
  Logic Levels:           27  (IBUF=1 LUT5=4 LUT6=22)
  Clock Path Skew:        4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    15.253    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    15.377 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    15.794    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    15.918 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    16.367    full_adder/carry_57
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.124    16.491 r  full_adder/sum_reg[63]_i_4/O
                         net (fo=1, routed)           0.465    16.956    full_adder/carry_59
    SLICE_X110Y60        LUT5 (Prop_lut5_I0_O)        0.124    17.080 r  full_adder/sum_reg[63]_i_2/O
                         net (fo=2, routed)           0.432    17.512    full_adder/carry_61
    SLICE_X110Y61        LUT5 (Prop_lut5_I2_O)        0.124    17.636 r  full_adder/sum_reg[62]_i_1/O
                         net (fo=1, routed)           0.000    17.636    full_adder/sum_wire[62]
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     4.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/sum_reg_reg[62]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/regco_reg/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.568ns  (logic 4.380ns (24.932%)  route 13.188ns (75.068%))
  Logic Levels:           27  (IBUF=1 LUT5=2 LUT6=24)
  Clock Path Skew:        4.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.450    15.253    full_adder/carry_52
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124    15.377 r  full_adder/sum_reg[63]_i_6/O
                         net (fo=1, routed)           0.416    15.794    full_adder/w2__53
    SLICE_X110Y57        LUT6 (Prop_lut6_I0_O)        0.124    15.918 r  full_adder/sum_reg[63]_i_5/O
                         net (fo=2, routed)           0.449    16.367    full_adder/carry_57
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.124    16.491 r  full_adder/regco_i_3/O
                         net (fo=1, routed)           0.420    16.911    full_adder/w2__58
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.124    17.035 r  full_adder/regco_i_2/O
                         net (fo=1, routed)           0.416    17.450    full_adder/carry_62
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.118    17.568 r  full_adder/regco_i_1/O
                         net (fo=1, routed)           0.000    17.568    full_adder/carry_64
    SLICE_X110Y61        FDRE                                         r  full_adder/regco_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     4.584    full_adder/clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  full_adder/regco_reg/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.321ns  (logic 4.562ns (26.339%)  route 12.759ns (73.661%))
  Logic Levels:           25  (IBUF=1 LUT3=1 LUT5=5 LUT6=18)
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.506    14.069    full_adder/carry_47
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.124    14.193 r  full_adder/sum_reg[52]_i_3/O
                         net (fo=1, routed)           0.574    14.767    full_adder/carry_49
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.124    14.891 r  full_adder/sum_reg[52]_i_2/O
                         net (fo=2, routed)           0.444    15.335    full_adder/carry_51
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.150    15.485 r  full_adder/sum_reg[54]_i_2/O
                         net (fo=3, routed)           0.717    16.202    full_adder/carry_53
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.320    16.522 r  full_adder/sum_reg[56]_i_2/O
                         net (fo=2, routed)           0.472    16.995    full_adder/carry_55
    SLICE_X110Y56        LUT3 (Prop_lut3_I0_O)        0.326    17.321 r  full_adder/sum_reg[55]_i_1/O
                         net (fo=1, routed)           0.000    17.321    full_adder/sum_wire[55]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.686     4.587    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.316ns  (logic 4.557ns (26.318%)  route 12.759ns (73.682%))
  Logic Levels:           25  (IBUF=1 LUT5=6 LUT6=18)
  Clock Path Skew:        4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.506    14.069    full_adder/carry_47
    SLICE_X110Y51        LUT5 (Prop_lut5_I0_O)        0.124    14.193 r  full_adder/sum_reg[52]_i_3/O
                         net (fo=1, routed)           0.574    14.767    full_adder/carry_49
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.124    14.891 r  full_adder/sum_reg[52]_i_2/O
                         net (fo=2, routed)           0.444    15.335    full_adder/carry_51
    SLICE_X110Y52        LUT5 (Prop_lut5_I0_O)        0.150    15.485 r  full_adder/sum_reg[54]_i_2/O
                         net (fo=3, routed)           0.717    16.202    full_adder/carry_53
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.320    16.522 r  full_adder/sum_reg[56]_i_2/O
                         net (fo=2, routed)           0.472    16.995    full_adder/carry_55
    SLICE_X110Y56        LUT5 (Prop_lut5_I2_O)        0.321    17.316 r  full_adder/sum_reg[56]_i_1/O
                         net (fo=1, routed)           0.000    17.316    full_adder/sum_wire[56]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.686     4.587    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.874ns  (logic 4.458ns (26.421%)  route 12.415ns (73.579%))
  Logic Levels:           26  (IBUF=1 LUT3=1 LUT5=4 LUT6=20)
  Clock Path Skew:        4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    15.260    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.384 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    15.664    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.788 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    16.253    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I0_O)        0.118    16.371 r  full_adder/sum_reg[59]_i_2/O
                         net (fo=3, routed)           0.176    16.548    full_adder/carry_58
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.326    16.874 r  full_adder/sum_reg[58]_i_1/O
                         net (fo=1, routed)           0.000    16.874    full_adder/sum_wire[58]
    SLICE_X110Y57        FDRE                                         r  full_adder/sum_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.685     4.586    full_adder/clk_IBUF_BUFG
    SLICE_X110Y57        FDRE                                         r  full_adder/sum_reg_reg[58]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.870ns  (logic 4.138ns (24.530%)  route 12.731ns (75.470%))
  Logic Levels:           25  (IBUF=1 LUT5=4 LUT6=20)
  Clock Path Skew:        4.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.877     3.809    full_adder/a_IBUF[0]
    SLICE_X113Y61        LUT5 (Prop_lut5_I2_O)        0.152     3.961 r  full_adder/sum_reg[3]_i_2/O
                         net (fo=4, routed)           0.657     4.617    full_adder/carry_2
    SLICE_X113Y57        LUT6 (Prop_lut6_I5_O)        0.326     4.943 r  full_adder/sum_reg[12]_i_5/O
                         net (fo=1, routed)           0.263     5.206    full_adder/w2__3
    SLICE_X113Y57        LUT6 (Prop_lut6_I0_O)        0.124     5.330 r  full_adder/sum_reg[12]_i_4/O
                         net (fo=2, routed)           0.316     5.646    full_adder/carry_7
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.124     5.770 r  full_adder/sum_reg[17]_i_5/O
                         net (fo=1, routed)           0.302     6.072    full_adder/w2__8
    SLICE_X112Y55        LUT6 (Prop_lut6_I0_O)        0.124     6.196 r  full_adder/sum_reg[17]_i_4/O
                         net (fo=2, routed)           0.301     6.497    full_adder/carry_12
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.124     6.621 r  full_adder/sum_reg[22]_i_5/O
                         net (fo=1, routed)           0.298     6.920    full_adder/w2__13
    SLICE_X113Y51        LUT6 (Prop_lut6_I0_O)        0.124     7.044 r  full_adder/sum_reg[22]_i_4/O
                         net (fo=2, routed)           0.493     7.537    full_adder/carry_17
    SLICE_X113Y50        LUT6 (Prop_lut6_I5_O)        0.124     7.661 r  full_adder/sum_reg[27]_i_5/O
                         net (fo=1, routed)           0.436     8.097    full_adder/w2__18
    SLICE_X113Y49        LUT6 (Prop_lut6_I0_O)        0.124     8.221 r  full_adder/sum_reg[27]_i_4/O
                         net (fo=2, routed)           0.553     8.774    full_adder/carry_22
    SLICE_X113Y48        LUT6 (Prop_lut6_I5_O)        0.124     8.898 r  full_adder/sum_reg[32]_i_5/O
                         net (fo=1, routed)           0.434     9.332    full_adder/w2__23
    SLICE_X113Y47        LUT6 (Prop_lut6_I0_O)        0.124     9.456 r  full_adder/sum_reg[32]_i_4/O
                         net (fo=2, routed)           0.490     9.946    full_adder/carry_27
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  full_adder/sum_reg[37]_i_5/O
                         net (fo=1, routed)           0.426    10.496    full_adder/w2__28
    SLICE_X112Y46        LUT6 (Prop_lut6_I0_O)        0.124    10.620 r  full_adder/sum_reg[37]_i_4/O
                         net (fo=2, routed)           0.453    11.073    full_adder/carry_32
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.197 r  full_adder/sum_reg[42]_i_5/O
                         net (fo=1, routed)           0.162    11.359    full_adder/w2__33
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  full_adder/sum_reg[42]_i_4/O
                         net (fo=2, routed)           0.446    11.929    full_adder/carry_37
    SLICE_X111Y47        LUT6 (Prop_lut6_I5_O)        0.124    12.053 r  full_adder/sum_reg[47]_i_5/O
                         net (fo=1, routed)           0.433    12.486    full_adder/w2__38
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124    12.610 r  full_adder/sum_reg[47]_i_4/O
                         net (fo=2, routed)           0.554    13.164    full_adder/carry_42
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.124    13.288 r  full_adder/sum_reg[52]_i_5/O
                         net (fo=1, routed)           0.151    13.440    full_adder/w2__43
    SLICE_X111Y49        LUT6 (Prop_lut6_I0_O)        0.124    13.564 r  full_adder/sum_reg[52]_i_4/O
                         net (fo=2, routed)           0.502    14.066    full_adder/carry_47
    SLICE_X110Y51        LUT6 (Prop_lut6_I5_O)        0.124    14.190 r  full_adder/sum_reg[57]_i_5/O
                         net (fo=1, routed)           0.489    14.679    full_adder/w2__48
    SLICE_X110Y52        LUT6 (Prop_lut6_I0_O)        0.124    14.803 r  full_adder/sum_reg[57]_i_4/O
                         net (fo=2, routed)           0.457    15.260    full_adder/carry_52
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.384 r  full_adder/sum_reg[57]_i_3/O
                         net (fo=1, routed)           0.280    15.664    full_adder/carry_54
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.124    15.788 r  full_adder/sum_reg[57]_i_2/O
                         net (fo=2, routed)           0.465    16.253    full_adder/carry_56
    SLICE_X110Y57        LUT5 (Prop_lut5_I2_O)        0.124    16.377 r  full_adder/sum_reg[57]_i_1/O
                         net (fo=1, routed)           0.492    16.870    full_adder/sum_wire[57]
    SLICE_X109Y57        FDRE                                         r  full_adder/sum_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.682     4.583    full_adder/clk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  full_adder/sum_reg_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            full_adder/sum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.239ns (36.571%)  route 0.414ns (63.429%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    P20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.414     0.608    full_adder/b_IBUF[0]
    SLICE_X113Y61        LUT3 (Prop_lut3_I2_O)        0.045     0.653 r  full_adder/sum_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.653    full_adder/sum_wire[0]
    SLICE_X113Y61        FDRE                                         r  full_adder/sum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.906     2.021    full_adder/clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  full_adder/sum_reg_reg[0]/C

Slack:                    inf
  Source:                 a[43]
                            (input port)
  Destination:            full_adder/sum_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.235ns (34.331%)  route 0.450ns (65.669%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W22                                               0.000     0.000 r  a[43] (IN)
                         net (fo=0)                   0.000     0.000    a[43]
    W22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  a_IBUF[43]_inst/O
                         net (fo=5, routed)           0.450     0.640    full_adder/a_IBUF[43]
    SLICE_X110Y46        LUT3 (Prop_lut3_I1_O)        0.045     0.685 r  full_adder/sum_reg[43]_i_1/O
                         net (fo=1, routed)           0.000     0.685    full_adder/sum_wire[43]
    SLICE_X110Y46        FDRE                                         r  full_adder/sum_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.913     2.028    full_adder/clk_IBUF_BUFG
    SLICE_X110Y46        FDRE                                         r  full_adder/sum_reg_reg[43]/C

Slack:                    inf
  Source:                 a[51]
                            (input port)
  Destination:            full_adder/sum_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.230ns (33.468%)  route 0.457ns (66.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  a[51] (IN)
                         net (fo=0)                   0.000     0.000    a[51]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  a_IBUF[51]_inst/O
                         net (fo=4, routed)           0.457     0.643    full_adder/a_IBUF[51]
    SLICE_X110Y51        LUT5 (Prop_lut5_I3_O)        0.043     0.686 r  full_adder/sum_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     0.686    full_adder/sum_wire[51]
    SLICE_X110Y51        FDRE                                         r  full_adder/sum_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.909     2.024    full_adder/clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  full_adder/sum_reg_reg[51]/C

Slack:                    inf
  Source:                 a[55]
                            (input port)
  Destination:            full_adder/sum_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.227ns (32.798%)  route 0.464ns (67.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[55] (IN)
                         net (fo=0)                   0.000     0.000    a[55]
    T19                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  a_IBUF[55]_inst/O
                         net (fo=4, routed)           0.464     0.648    full_adder/a_IBUF[55]
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.043     0.691 r  full_adder/sum_reg[56]_i_1/O
                         net (fo=1, routed)           0.000     0.691    full_adder/sum_wire[56]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.908     2.023    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[56]/C

Slack:                    inf
  Source:                 a[55]
                            (input port)
  Destination:            full_adder/sum_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.229ns (32.992%)  route 0.464ns (67.008%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[55] (IN)
                         net (fo=0)                   0.000     0.000    a[55]
    T19                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  a_IBUF[55]_inst/O
                         net (fo=4, routed)           0.464     0.648    full_adder/a_IBUF[55]
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.045     0.693 r  full_adder/sum_reg[55]_i_1/O
                         net (fo=1, routed)           0.000     0.693    full_adder/sum_wire[55]
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.908     2.023    full_adder/clk_IBUF_BUFG
    SLICE_X110Y56        FDRE                                         r  full_adder/sum_reg_reg[55]/C

Slack:                    inf
  Source:                 a[46]
                            (input port)
  Destination:            full_adder/sum_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.226ns (32.480%)  route 0.469ns (67.520%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  a[46] (IN)
                         net (fo=0)                   0.000     0.000    a[46]
    T22                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  a_IBUF[46]_inst/O
                         net (fo=4, routed)           0.469     0.650    full_adder/a_IBUF[46]
    SLICE_X110Y47        LUT5 (Prop_lut5_I3_O)        0.044     0.694 r  full_adder/sum_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     0.694    full_adder/sum_wire[46]
    SLICE_X110Y47        FDRE                                         r  full_adder/sum_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.914     2.029    full_adder/clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  full_adder/sum_reg_reg[46]/C

Slack:                    inf
  Source:                 a[53]
                            (input port)
  Destination:            full_adder/sum_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.228ns (32.821%)  route 0.468ns (67.179%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  a[53] (IN)
                         net (fo=0)                   0.000     0.000    a[53]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  a_IBUF[53]_inst/O
                         net (fo=5, routed)           0.468     0.651    full_adder/a_IBUF[53]
    SLICE_X110Y53        LUT3 (Prop_lut3_I1_O)        0.045     0.696 r  full_adder/sum_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     0.696    full_adder/sum_wire[53]
    SLICE_X110Y53        FDRE                                         r  full_adder/sum_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.908     2.023    full_adder/clk_IBUF_BUFG
    SLICE_X110Y53        FDRE                                         r  full_adder/sum_reg_reg[53]/C

Slack:                    inf
  Source:                 a[60]
                            (input port)
  Destination:            full_adder/sum_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.251ns (34.967%)  route 0.466ns (65.033%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  a[60] (IN)
                         net (fo=0)                   0.000     0.000    a[60]
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  a_IBUF[60]_inst/O
                         net (fo=4, routed)           0.466     0.674    full_adder/a_IBUF[60]
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.042     0.716 r  full_adder/sum_reg[61]_i_1/O
                         net (fo=1, routed)           0.000     0.716    full_adder/sum_wire[61]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[61]/C

Slack:                    inf
  Source:                 a[60]
                            (input port)
  Destination:            full_adder/sum_reg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.254ns (35.238%)  route 0.466ns (64.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  a[60] (IN)
                         net (fo=0)                   0.000     0.000    a[60]
    P17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  a_IBUF[60]_inst/O
                         net (fo=4, routed)           0.466     0.674    full_adder/a_IBUF[60]
    SLICE_X110Y59        LUT3 (Prop_lut3_I1_O)        0.045     0.719 r  full_adder/sum_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     0.719    full_adder/sum_wire[60]
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.907     2.022    full_adder/clk_IBUF_BUFG
    SLICE_X110Y59        FDRE                                         r  full_adder/sum_reg_reg[60]/C

Slack:                    inf
  Source:                 a[49]
                            (input port)
  Destination:            full_adder/sum_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by zedBoard_clkd  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.217ns (29.949%)  route 0.507ns (70.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  a[49] (IN)
                         net (fo=0)                   0.000     0.000    a[49]
    U19                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  a_IBUF[49]_inst/O
                         net (fo=5, routed)           0.507     0.678    full_adder/a_IBUF[49]
    SLICE_X110Y51        LUT5 (Prop_lut5_I3_O)        0.045     0.723 r  full_adder/sum_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     0.723    full_adder/sum_wire[49]
    SLICE_X110Y51        FDRE                                         r  full_adder/sum_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock zedBoard_clkd rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.909     2.024    full_adder/clk_IBUF_BUFG
    SLICE_X110Y51        FDRE                                         r  full_adder/sum_reg_reg[49]/C





