#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Mar 27 04:40:38 2015
# Process ID: 5852
# Log file: C:/Users/Clay/Desktop/dff/vivado.log
# Journal file: C:/Users/Clay/Desktop/dff\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Clay/Desktop/dff/dff.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 625.250 ; gain = 96.543
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav'
"xvlog -m64 -prj tb_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto e447942d5e254760b31bda0879d401c7 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.clk_divider_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar 27 04:43:22 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.328 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 27 04:43:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 634.125 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Clay/Desktop/dff/dff.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 634.125 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 04:48:49 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 04:48:49 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Mar 27 04:53:32 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 04:53:53 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 04:53:53 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 05:01:29 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 05:01:29 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 05:05:03 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 05:05:03 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v" into library work [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v" into library work [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v:1]
[Fri Mar 27 05:06:42 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 08:18:14 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 08:18:14 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 08:18:36 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 08:18:36 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 08:20:09 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 08:20:09 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274592486A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274592486A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592486A
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/clk_divider.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/clk_divider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 09:56:54 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 09:56:54 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 09:59:00 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 09:59:00 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 09:59:48 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 09:59:48 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:07:32 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:07:32 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:08:12 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:08:12 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:08:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:08:39 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v" into library work [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v" into library work [C:/Users/Clay/Desktop/dff/dff.srcs/sources_1/new/sub.v:1]
[Fri Mar 27 10:15:19 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:18:38 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:18:38 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:20:35 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:20:35 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 27 10:23:09 2015] Launched synth_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/synth_1/runme.log
[Fri Mar 27 10:23:09 2015] Launched impl_1...
Run output will be captured here: C:/Users/Clay/Desktop/dff/dff.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Clay/Desktop/dff/dff.runs/impl_1/clk_divider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 691.613 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 10:29:16 2015...
