#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023274299ea0 .scope module, "alu_test" "alu_test" 2 1;
 .timescale 0 0;
v00000232742b2d80_0 .var "A", 63 0;
v00000232742b2e20_0 .net "ALUOut", 63 0, v00000232742ed9d0_0;  1 drivers
v00000232742b2ec0_0 .var "ALUctl", 3 0;
v00000232742b2f60_0 .var "B", 63 0;
v00000232742b3000_0 .net "Zero", 0 0, v00000232742b2ce0_0;  1 drivers
S_000002327429a030 .scope module, "dut" "alu" 2 9, 3 1 0, S_0000023274299ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 64 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero_flag";
v00000232742b3490_0 .net "A", 63 0, v00000232742b2d80_0;  1 drivers
v00000232742ed9d0_0 .var "ALUOut", 63 0;
v000002327429bd20_0 .net "B", 63 0, v00000232742b2f60_0;  1 drivers
v000002327429bdc0_0 .net "op", 3 0, v00000232742b2ec0_0;  1 drivers
v00000232742b2ce0_0 .var "zero_flag", 0 0;
E_00000232742e9580 .event anyedge, v000002327429bdc0_0, v00000232742b3490_0, v000002327429bd20_0, v00000232742ed9d0_0;
    .scope S_000002327429a030;
T_0 ;
    %wait E_00000232742e9580;
    %load/vec4 v000002327429bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %add;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %sub;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %and;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %or;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %xor;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %or;
    %inv;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v00000232742b3490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v00000232742b3490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v00000232742b3490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v000002327429bd20_0;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v00000232742b3490_0;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v00000232742b3490_0;
    %inv;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v000002327429bd20_0;
    %inv;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %mul;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v00000232742b3490_0;
    %load/vec4 v000002327429bd20_0;
    %div;
    %store/vec4 v00000232742ed9d0_0, 0, 64;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v00000232742ed9d0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232742b2ce0_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232742b2ce0_0, 0, 1;
T_0.21 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023274299ea0;
T_1 ;
    %vpi_call 2 12 "$display", "Testing 64-bit Simple ALU" {0 0 0};
    %vpi_call 2 13 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "Test 1 - ADD: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000003 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "Test 2 - SUB: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000003 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 34 "$display", "Test 3 - AND: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000003 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 41 "$display", "Test 4 - OR: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000003 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 7, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "Test 5 - XOR: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000002 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 55 "$display", "Test 6 - NOR: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=FFFFFFFFFFFFFFFF Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 62 "$display", "Test 7 - LSHIFT: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000002 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 69 "$display", "Test 8 - RSHIFT LOGICAL: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000002 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 76 "$display", "Test 9 - SLT (true): A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000001 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 83 "$display", "Test 10 - SLT (false): A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000000 Zero=1)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 4369, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 8738, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 90 "$display", "Test 11 - PASS B: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000002222 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 13107, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 17476, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 97 "$display", "Test 12 - PASS A: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000003333 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 104 "$display", "Test 13 - NOT A: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=FFFFFFFFFFFFFFFF Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 111 "$display", "Test 14 - NOT B: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=FFFFFFFFFFFFFFFF Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 118 "$display", "Test 15 - MULT: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=000000000000000C Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000232742b2ec0_0, 0, 4;
    %pushi/vec4 12, 0, 64;
    %store/vec4 v00000232742b2d80_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v00000232742b2f60_0, 0, 64;
    %delay 1, 0;
    %vpi_call 2 125 "$display", "Test 16 - DIV: A=%h B=%h ALUOut=%h Zero=%b (expected: ALUOut=0000000000000004 Zero=0)", v00000232742b2d80_0, v00000232742b2f60_0, v00000232742b2e20_0, v00000232742b3000_0 {0 0 0};
    %vpi_call 2 127 "$display", "===========================================" {0 0 0};
    %vpi_call 2 128 "$display", "Testing completed." {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_test.v";
    "alu.v";
