<module name="L4PER_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_L4PER_PWRSTCTRL" acronym="PM_L4PER_PWRSTCTRL" offset="0x0" width="32" description="This register controls the L4PER power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="NONRETAINED_BANK_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="NONRETAINED_BANK state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="NONRETAINED_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RETAINED_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="RETAINED_BANK state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="RETAINED_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="NONRETAINED_BANK_RETSTATE" width="1" begin="9" end="9" resetval="0" description="NONRETAINED_BANK state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="0" token="NONRETAINED_BANK_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="RETAINED_BANK_RETSTATE" width="1" begin="8" end="8" resetval="1" description="RETAINED_BANK state when domain is RETENTION." range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="RETAINED_BANK_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="0" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="1" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="1" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="2" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="3" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_PWRSTST" acronym="PM_L4PER_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current L4PER power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW W1toSet">
      <bitenum value="3" id="3" token="LASTPOWERSTATEENTERED_3_r" description="Power domain was previously ON-ACTIVE"/>
      <bitenum value="2" id="2" token="LASTPOWERSTATEENTERED_2_r" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="1" id="1" token="LASTPOWERSTATEENTERED_1_r" description="Power domain was previously in RETENTION"/>
      <bitenum value="0" id="0" token="LASTPOWERSTATEENTERED_0_r" description="Power domain was previously OFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INTRANSITION_0_r" description="No ongoing transition on power domain"/>
      <bitenum value="1" id="1" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="NONRETAINED_BANK_STATEST" width="2" begin="7" end="6" resetval="0x3" description="NONRETAINED_BANK state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="NONRETAINED_BANK_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="NONRETAINED_BANK_STATEST_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="NONRETAINED_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="NONRETAINED_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RETAINED_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="RETAINED_BANK state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RETAINED_BANK_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="RETAINED_BANK_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="2" token="RETAINED_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="RETAINED_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="1" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="2" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="3" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER10_WKDEP" acronym="PM_L4PER_GPTIMER10_WKDEP" offset="0x28" width="32" description="This register controls wakeup dependency based on DMTIMER10 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER10_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from DMTIMER10 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER10_MPU_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER10_CONTEXT" acronym="RM_L4PER_GPTIMER10_CONTEXT" offset="0x2C" width="32" description="This register contains dedicated DMTIMER10 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER11_WKDEP" acronym="PM_L4PER_GPTIMER11_WKDEP" offset="0x30" width="32" description="This register controls wakeup dependency based on DMTIMER11 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER11_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from DMTIMER11 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER11_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER11_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DMTIMER11_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from DMTIMER11 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER11_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER11_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER11_CONTEXT" acronym="RM_L4PER_GPTIMER11_CONTEXT" offset="0x34" width="32" description="This register contains dedicated DMTIMER11 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER2_WKDEP" acronym="PM_L4PER_GPTIMER2_WKDEP" offset="0x38" width="32" description="This register controls wakeup dependency based on DMTIMER2 service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER2_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from DMTIMER2 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER2_MPU_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER2_CONTEXT" acronym="RM_L4PER_GPTIMER2_CONTEXT" offset="0x3C" width="32" description="This register contains dedicated DMTIMER2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER3_WKDEP" acronym="PM_L4PER_GPTIMER3_WKDEP" offset="0x40" width="32" description="This register controls wakeup dependency based on DMTIMER3 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER3_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from DMTIMER3 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER3_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER3_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DMTIMER3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from DMTIMER3 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER3_CONTEXT" acronym="RM_L4PER_GPTIMER3_CONTEXT" offset="0x44" width="32" description="This register contains dedicated DMTIMER3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER4_WKDEP" acronym="PM_L4PER_GPTIMER4_WKDEP" offset="0x48" width="32" description="This register controls wakeup dependency based on DMTIMER4 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER4_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from DMTIMER4 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER4_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER4_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DMTIMER4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from DMTIMER4 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER4_CONTEXT" acronym="RM_L4PER_GPTIMER4_CONTEXT" offset="0x4C" width="32" description="This register contains dedicated DMTIMER4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPTIMER9_WKDEP" acronym="PM_L4PER_GPTIMER9_WKDEP" offset="0x50" width="32" description="This register controls wakeup dependency based on DMTIMER9 service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_DMTIMER9_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from DMTIMER9 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER9_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER9_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_DMTIMER9_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from DMTIMER9 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_DMTIMER9_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_DMTIMER9_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPTIMER9_CONTEXT" acronym="RM_L4PER_GPTIMER9_CONTEXT" offset="0x54" width="32" description="This register contains dedicated DMTIMER9 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_ELM_CONTEXT" acronym="RM_L4PER_ELM_CONTEXT" offset="0x5C" width="32" description="This register contains dedicated ELM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_GPIO2_WKDEP" acronym="PM_L4PER_GPIO2_WKDEP" offset="0x60" width="32" description="This register controls wakeup dependency based on GPIO2 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO2_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO2 module (POINTRsoftwareAKEUP2 signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO2_IRQ2_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO2_IRQ1_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from GPIO2 module (POINTRsoftwareAKEUP1 signal) module towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_GPIO2_IRQ1_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_GPIO2_IRQ1_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_GPIO2_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO2 module (POINTRsoftwareAKEUP1 signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_GPIO2_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_GPIO2_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO2_CONTEXT" acronym="RM_L4PER_GPIO2_CONTEXT" offset="0x64" width="32" description="This register contains dedicated GPIO2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO3_WKDEP" acronym="PM_L4PER_GPIO3_WKDEP" offset="0x68" width="32" description="This register controls wakeup dependency based on GPIO3 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO3_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO3 module (POINTRsoftwareAKEUP2 signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO3_IRQ2_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO3_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO3 module (POINTRsoftwareAKEUP1 signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_GPIO3_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_GPIO3_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO3_CONTEXT" acronym="RM_L4PER_GPIO3_CONTEXT" offset="0x6C" width="32" description="This register contains dedicated GPIO3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO4_WKDEP" acronym="PM_L4PER_GPIO4_WKDEP" offset="0x70" width="32" description="This register controls wakeup dependency based on GPIO4 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO4_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO4 module (POINTRsoftwareAKEUP2 signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO4_IRQ2_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO4_IRQ1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from GPIO4 module (POINTRsoftwareAKEUP1 signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_GPIO4_IRQ1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_GPIO4_IRQ1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO4_CONTEXT" acronym="RM_L4PER_GPIO4_CONTEXT" offset="0x74" width="32" description="This register contains dedicated GPIO4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO5_WKDEP" acronym="PM_L4PER_GPIO5_WKDEP" offset="0x78" width="32" description="This register controls wakeup dependency based on GPIO5 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO5_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO5 module (POINTRsoftwareAKEUP2 signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO5_IRQ2_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO5_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO5 module (POINTRsoftwareAKEUP1 signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO5_IRQ1_MPU_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO5_CONTEXT" acronym="RM_L4PER_GPIO5_CONTEXT" offset="0x7C" width="32" description="This register contains dedicated GPIO5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_GPIO6_WKDEP" acronym="PM_L4PER_GPIO6_WKDEP" offset="0x80" width="32" description="This register controls wakeup dependency based on GPIO6 service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO6_IRQ2_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from GPIO6 module (POINTRsoftwareAKEUP2 signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO6_IRQ2_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="5" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_GPIO6_IRQ1_MPU" width="1" begin="0" end="0" resetval="1" description="Wakeup dependency from GPIO6 module (POINTRsoftwareAKEUP1 signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_GPIO6_IRQ1_MPU_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_GPIO6_CONTEXT" acronym="RM_L4PER_GPIO6_CONTEXT" offset="0x84" width="32" description="This register contains dedicated GPIO6 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4PER_HDQ1W_CONTEXT" acronym="RM_L4PER_HDQ1W_CONTEXT" offset="0x8C" width="32" description="This register contains dedicated HDQ1W context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C1_WKDEP" acronym="PM_L4PER_I2C1_WKDEP" offset="0xA0" width="32" description="This register controls wakeup dependency based on I2C1 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C1_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C1 module (softwareakeup_dma signal) towards SDMA + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_I2C1_DMA_SDMA_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C1_IRQ_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C1 module (softwareakeup_irq signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C1_IRQ_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C1_IRQ_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C1_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C1 module (softwareakeup_irq signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C1_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C1_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C1_CONTEXT" acronym="RM_L4PER_I2C1_CONTEXT" offset="0xA4" width="32" description="This register contains dedicated I2C1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_I2C2_WKDEP" acronym="PM_L4PER_I2C2_WKDEP" offset="0xA8" width="32" description="This register controls wakeup dependency based on I2C2 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C2_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C2 module (softwareakeup_dma signal) towards SDMA + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_I2C2_DMA_SDMA_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C2_IRQ_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C2 module (softwareakeup_irq signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C2_IRQ_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C2_IRQ_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C2_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C2 module (softwareakeup_irq signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C2_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C2_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C2_CONTEXT" acronym="RM_L4PER_I2C2_CONTEXT" offset="0xAC" width="32" description="This register contains dedicated I2C2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C3_WKDEP" acronym="PM_L4PER_I2C3_WKDEP" offset="0xB0" width="32" description="This register controls wakeup dependency based on I2C3 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C3_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C3 module (softwareakeup_dma signal) towards SDMA + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_I2C3_DMA_SDMA_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C3_IRQ_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C3 module (softwareakeup_irq signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C3_IRQ_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C3_IRQ_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C3_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C3 module (softwareakeup_irq signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C3_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C3_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C3_CONTEXT" acronym="RM_L4PER_I2C3_CONTEXT" offset="0xB4" width="32" description="This register contains dedicated I2C3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_I2C4_WKDEP" acronym="PM_L4PER_I2C4_WKDEP" offset="0xB8" width="32" description="This register controls wakeup dependency based on I2C4 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C4_DMA_SDMA" width="1" begin="7" end="7" resetval="1" description="Wakeup dependency from I2C4 module (softwareakeup_dma signal) towards SDMA + L3_2 domains" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="WKUPDEP_I2C4_DMA_SDMA_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_I2C4_IRQ_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from I2C4 module (softwareakeup_irq signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C4_IRQ_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C4_IRQ_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_I2C4_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from I2C4 module (softwareakeup_irq signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_I2C4_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_I2C4_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_I2C4_CONTEXT" acronym="RM_L4PER_I2C4_CONTEXT" offset="0xBC" width="32" description="This register contains dedicated I2C4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_L4_PER_CONTEXT" acronym="RM_L4PER_L4_PER_CONTEXT" offset="0xC0" width="32" description="This register contains dedicated L4_PER context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCBSP4_WKDEP" acronym="PM_L4PER_MCBSP4_WKDEP" offset="0xE0" width="32" description="This register controls wakeup dependency based on MCBSP4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCBSP4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCBSP4 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCBSP4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCBSP4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCBSP4_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from MCBSP4 module (softwareakeup signal) towards DSP + L3_1 + L3_2 domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCBSP4_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCBSP4_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCBSP4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCBSP4 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCBSP4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCBSP4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCBSP4_CONTEXT" acronym="RM_L4PER_MCBSP4_CONTEXT" offset="0xE4" width="32" description="This register contains dedicated MCBSP4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI1_WKDEP" acronym="PM_L4PER_MCSPI1_WKDEP" offset="0xF0" width="32" description="This register controls wakeup dependency based on MCSPI1 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI1_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI1 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI1_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI1_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from MCSPI1 module (softwareakeup signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI1_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI1_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MCSPI1 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI1_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI1_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI1 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI1_CONTEXT" acronym="RM_L4PER_MCSPI1_CONTEXT" offset="0xF4" width="32" description="This register contains dedicated MCSPI1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI2_WKDEP" acronym="PM_L4PER_MCSPI2_WKDEP" offset="0xF8" width="32" description="This register controls wakeup dependency based on MCSPI2 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI2_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI2 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI2_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI2_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI2_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MCSPI2 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI2_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI2_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MCSPI2_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI2 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI2_CONTEXT" acronym="RM_L4PER_MCSPI2_CONTEXT" offset="0xFC" width="32" description="This register contains dedicated MCSPI2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI3_WKDEP" acronym="PM_L4PER_MCSPI3_WKDEP" offset="0x100" width="32" description="This register controls wakeup dependency based on MCSPI3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI3 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI3 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI3_CONTEXT" acronym="RM_L4PER_MCSPI3_CONTEXT" offset="0x104" width="32" description="This register contains dedicated MCSPI3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MCSPI4_WKDEP" acronym="PM_L4PER_MCSPI4_WKDEP" offset="0x108" width="32" description="This register controls wakeup dependency based on MCSPI4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MCSPI4 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MCSPI4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MCSPI4 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MCSPI4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MCSPI4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MCSPI4_CONTEXT" acronym="RM_L4PER_MCSPI4_CONTEXT" offset="0x10C" width="32" description="This register contains dedicated MCSPI4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MMCSD3_WKDEP" acronym="PM_L4PER_MMCSD3_WKDEP" offset="0x120" width="32" description="This register controls wakeup dependency based on MMCSD3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD3 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD3_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMCSD3 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD3_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD3_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMCSD3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD3 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMCSD3_CONTEXT" acronym="RM_L4PER_MMCSD3_CONTEXT" offset="0x124" width="32" description="This register contains dedicated MMCSD3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_MMCSD4_WKDEP" acronym="PM_L4PER_MMCSD4_WKDEP" offset="0x128" width="32" description="This register controls wakeup dependency based on MMCSD4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD4 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD4_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMCSD4 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD4_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD4_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMCSD4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD4 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMCSD4_CONTEXT" acronym="RM_L4PER_MMCSD4_CONTEXT" offset="0x12C" width="32" description="This register contains dedicated MMCSD4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_SLIMBUS2_WKDEP" acronym="PM_L4PER_SLIMBUS2_WKDEP" offset="0x138" width="32" description="This register controls wakeup dependency based on SLIMBUS2 service requests.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_SLIMBUS2_DMA_SDMA" width="1" begin="7" end="7" resetval="0" description="Wakeup dependency from SLIMBUS2 module (softwareakeup_dma signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_SLIMBUS2_DMA_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_SLIMBUS2_DMA_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_SLIMBUS2_DMA_DSP" width="1" begin="6" end="6" resetval="0" description="Wakeup dependency from SLIMBUS2 module (softwareakeup_dma signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_SLIMBUS2_DMA_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_SLIMBUS2_DMA_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_SLIMBUS2_IRQ_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from SLIMBUS2 module (softwareakeup_irq signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_SLIMBUS2_IRQ_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_SLIMBUS2_IRQ_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_SLIMBUS2_IRQ_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from SLIMBUS2 module (softwareakeup_irq signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_SLIMBUS2_IRQ_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_SLIMBUS2_IRQ_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_SLIMBUS2_CONTEXT" acronym="RM_L4PER_SLIMBUS2_CONTEXT" offset="0x13C" width="32" description="This register contains dedicated SLIMBUS2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L4PER_UART1_WKDEP" acronym="PM_L4PER_UART1_WKDEP" offset="0x140" width="32" description="This register controls wakeup dependency based on UART1 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART1_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART1 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART1_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART1_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART1 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART1_CONTEXT" acronym="RM_L4PER_UART1_CONTEXT" offset="0x144" width="32" description="This register contains dedicated UART1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART2_WKDEP" acronym="PM_L4PER_UART2_WKDEP" offset="0x148" width="32" description="This register controls wakeup dependency based on UART2 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART2_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART2 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART2_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART2_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART2_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART2 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART2_CONTEXT" acronym="RM_L4PER_UART2_CONTEXT" offset="0x14C" width="32" description="This register contains dedicated UART2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART3_WKDEP" acronym="PM_L4PER_UART3_WKDEP" offset="0x150" width="32" description="This register controls wakeup dependency based on UART3 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART3_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART3 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART3_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART3_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from UART3 module (softwareakeup signal) towards DSP + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART3_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART3_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from UART3 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART3_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART3_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_UART3_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART3 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART3_CONTEXT" acronym="RM_L4PER_UART3_CONTEXT" offset="0x154" width="32" description="This register contains dedicated UART3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_UART4_WKDEP" acronym="PM_L4PER_UART4_WKDEP" offset="0x158" width="32" description="This register controls wakeup dependency based on UART4 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART4_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from UART4 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART4_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART4_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_UART4_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from UART4 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_UART4_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_UART4_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_UART4_CONTEXT" acronym="RM_L4PER_UART4_CONTEXT" offset="0x15C" width="32" description="This register contains dedicated UART4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L4PER_MMCSD5_WKDEP" acronym="PM_L4PER_MMCSD5_WKDEP" offset="0x160" width="32" description="This register controls wakeup dependency based on MMCSD5 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD5_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMCSD5 module (softwareakeup signal) towards SDMA + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD5_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD5_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMCSD5_MPU_M3" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMCSD5 module (softwareakeup signal) towards MPU_A3 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD5_MPU_M3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD5_MPU_M3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMCSD5_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMCSD5 module (softwareakeup signal) towards MPU + L3_1 + L3_2 domains" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WKUPDEP_MMCSD5_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="WKUPDEP_MMCSD5_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L4PER_MMCSD5_CONTEXT" acronym="RM_L4PER_MMCSD5_CONTEXT" offset="0x164" width="32" description="This register contains dedicated MMCSD5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4SEC_AES1_CONTEXT" acronym="RM_L4SEC_AES1_CONTEXT" offset="0x1A4" width="32" description="This register contains dedicated AES1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_AES2_CONTEXT" acronym="RM_L4SEC_AES2_CONTEXT" offset="0x1AC" width="32" description="This register contains dedicated AES2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_DES3DES_CONTEXT" acronym="RM_L4SEC_DES3DES_CONTEXT" offset="0x1B4" width="32" description="This register contains dedicated DES3DES context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L4_PER_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_PKA_CONTEXT" acronym="RM_L4SEC_PKA_CONTEXT" offset="0x1BC" width="32" description="This register contains dedicated PKA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_NONRETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in NONRETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_NONRETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_NONRETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source (set upon assertion of L4_PER_RST signal)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4SEC_RNG_CONTEXT" acronym="RM_L4SEC_RNG_CONTEXT" offset="0x1C4" width="32" description="This register contains dedicated RNG context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source (set upon assertion of L4_PER_RET_RST signal)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_SHA2MD5_CONTEXT" acronym="RM_L4SEC_SHA2MD5_CONTEXT" offset="0x1CC" width="32" description="This register contains dedicated SHA2MD5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source (set upon assertion of L4_PER_RET_RST signal)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4SEC_CRYPTODMA_CONTEXT" acronym="RM_L4SEC_CRYPTODMA_CONTEXT" offset="0x1DC" width="32" description="This register contains dedicated CRYPTODMA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_RETAINED_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in RETAINED_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_RETAINED_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_RETAINED_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source (set upon assertion of L4_PER_RST signal)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R"/>
  </register>
</module>
