

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Wed Apr  7 17:44:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  435|  435|  435|  435|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_7_read)"   --->   Operation 12 'read' 'ctx_state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_6_read)"   --->   Operation 13 'read' 'ctx_state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_5_read)"   --->   Operation 14 'read' 'ctx_state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_state_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_4_read)"   --->   Operation 15 'read' 'ctx_state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_3_read)"   --->   Operation 16 'read' 'ctx_state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_2_read)"   --->   Operation 17 'read' 'ctx_state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_1_read)"   --->   Operation 18 'read' 'ctx_state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_0_read)"   --->   Operation 19 'read' 'ctx_state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%m = alloca [64 x i32], align 16" [SHA_new/SHA_new/sha256_impl.c:32]   --->   Operation 20 'alloca' 'm' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %add_ln34, %2 ]" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln34 = icmp eq i5 %i_0, -16" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 24 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %i_0, 1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 26 'add' 'add_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader.preheader, label %2" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %j_0 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 28 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 29 'getelementptr' 'data_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 30 'load' 'data_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i7 %j_0 to i6" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 31 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln36 = or i6 %trunc_ln34, 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 32 'or' 'or_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i6 %or_ln36 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 33 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 34 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%data_load_1 = load i8* %data_addr_1, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 35 'load' 'data_load_1' <Predicate = (!icmp_ln34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%j = add i7 4, %j_0" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 36 'add' 'j' <Predicate = (!icmp_ln34)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 37 'br' <Predicate = (icmp_ln34)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 38 'load' 'data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%data_load_1 = load i8* %data_addr_1, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 39 'load' 'data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln36_1 = or i6 %trunc_ln34, 2" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 40 'or' 'or_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i6 %or_ln36_1 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 41 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_2" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 42 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%data_load_2 = load i8* %data_addr_2, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 43 'load' 'data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln36_2 = or i6 %trunc_ln34, 3" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 44 'or' 'or_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i6 %or_ln36_2 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 45 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln36_3" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 46 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%data_load_3 = load i8* %data_addr_3, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 47 'load' 'data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%data_load_2 = load i8* %data_addr_2, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 48 'load' 'data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%data_load_3 = load i8* %data_addr_3, align 1" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 49 'load' 'data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln36_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_load, i8 %data_load_1, i8 %data_load_2, i8 %data_load_3)" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 50 'bitconcatenate' 'or_ln36_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i5 %i_0 to i64" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 51 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%m_addr = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln36_4" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 52 'getelementptr' 'm_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "store i32 %or_ln36_5, i32* %m_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:36]   --->   Operation 53 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [SHA_new/SHA_new/sha256_impl.c:34]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.12>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i, %3 ], [ 16, %.preheader.preheader ]"   --->   Operation 55 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.48ns)   --->   "%icmp_ln38 = icmp eq i7 %i_1, -64" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 56 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 57 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader8.preheader, label %3" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 -2, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 59 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %add_ln40 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 60 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 61 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 62 'load' 'm_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln40_1 = add i7 -7, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 63 'add' 'add_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %add_ln40_1 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 64 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 65 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 66 'load' 'm_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader8" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 67 'br' <Predicate = (icmp_ln38)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 5.12>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 68 'load' 'm_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 69 'load' 'm_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln40_2 = add i7 -15, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 70 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i7 %add_ln40_2 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 71 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_2" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 72 'getelementptr' 'm_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 73 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln40_3 = add i7 -16, %i_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 74 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i7 %add_ln40_3 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 75 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 76 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 77 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 4> <Delay = 5.80>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_load, i32 17, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 78 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40 = trunc i32 %m_load to i17" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 79 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln40, i15 %lshr_ln)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_load, i32 19, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 81 'partselect' 'lshr_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_1 = trunc i32 %m_load to i19" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 82 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln40_1, i13 %lshr_ln40_1)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 83 'bitconcatenate' 'or_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_load, i32 10, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 84 'partselect' 'lshr_ln40_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%zext_ln40_5 = zext i22 %lshr_ln40_2 to i32" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 85 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40 = xor i32 %zext_ln40_5, %or_ln40_1" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 86 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_1 = xor i32 %xor_ln40, %or_ln" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 87 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 88 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_load_2, i32 7, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 89 'partselect' 'lshr_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_2 = trunc i32 %m_load_2 to i7" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 90 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln40_2, i25 %lshr_ln40_3)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 91 'bitconcatenate' 'or_ln40_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_load_2, i32 18, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 92 'partselect' 'lshr_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%trunc_ln40_3 = trunc i32 %m_load_2 to i18" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 93 'trunc' 'trunc_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%or_ln40_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln40_3, i14 %lshr_ln40_4)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 94 'bitconcatenate' 'or_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%lshr_ln40_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_load_2, i32 3, i32 31)" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 95 'partselect' 'lshr_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%zext_ln40_6 = zext i29 %lshr_ln40_5 to i32" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 96 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_2 = xor i32 %zext_ln40_6, %or_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 97 'xor' 'xor_ln40_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_5)   --->   "%xor_ln40_3 = xor i32 %xor_ln40_2, %or_ln40_2" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 98 'xor' 'xor_ln40_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 99 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 100 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln40_5 = add i32 %xor_ln40_1, %xor_ln40_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 100 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.62>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_4 = add i32 %m_load_1, %m_load_3" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 101 'add' 'add_ln40_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_6 = add i32 %add_ln40_5, %add_ln40_4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 102 'add' 'add_ln40_6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i7 %i_1 to i64" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 103 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln40_4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 104 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %add_ln40_6, i32* %m_addr_5, align 4" [SHA_new/SHA_new/sha256_impl.c:40]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 106 [1/1] (1.87ns)   --->   "%i = add i7 1, %i_1" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 106 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:38]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 5.36>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ %h, %4 ], [ %ctx_state_7_read_1, %.preheader8.preheader ]"   --->   Operation 108 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%h = phi i32 [ %g, %4 ], [ %ctx_state_6_read_1, %.preheader8.preheader ]"   --->   Operation 109 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%g = phi i32 [ %f, %4 ], [ %ctx_state_5_read_1, %.preheader8.preheader ]"   --->   Operation 110 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%f = phi i32 [ %e, %4 ], [ %ctx_state_4_read_1, %.preheader8.preheader ]"   --->   Operation 111 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%d_0 = phi i32 [ %d, %4 ], [ %ctx_state_3_read_1, %.preheader8.preheader ]"   --->   Operation 112 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%d = phi i32 [ %c, %4 ], [ %ctx_state_2_read_1, %.preheader8.preheader ]"   --->   Operation 113 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%c = phi i32 [ %b, %4 ], [ %ctx_state_1_read_1, %.preheader8.preheader ]"   --->   Operation 114 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%b = phi i32 [ %a, %4 ], [ %ctx_state_0_read_1, %.preheader8.preheader ]"   --->   Operation 115 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_3, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 116 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp eq i7 %i_2, -64" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 117 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 118 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_2, 1" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 119 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %4" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f, i32 6, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 121 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53 = trunc i32 %f to i6" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 122 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln53, i26 %lshr_ln1)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 123 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln53_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f, i32 11, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 124 'partselect' 'lshr_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53_1 = trunc i32 %f to i11" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 125 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln53_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln53_1, i21 %lshr_ln53_1)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 126 'bitconcatenate' 'or_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%lshr_ln53_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f, i32 25, i32 31)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 127 'partselect' 'lshr_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%trunc_ln53_2 = trunc i32 %f to i25" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 128 'trunc' 'trunc_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%or_ln53_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln53_2, i7 %lshr_ln53_2)" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 129 'bitconcatenate' 'or_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%xor_ln53 = xor i32 %or_ln1, %or_ln53_1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 130 'xor' 'xor_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln53_1 = xor i32 %xor_ln53, %or_ln53_2" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 131 'xor' 'xor_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%and_ln53 = and i32 %f, %g" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 132 'and' 'and_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%xor_ln53_2 = xor i32 %f, -1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 133 'xor' 'xor_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_3)   --->   "%and_ln53_1 = and i32 %h, %xor_ln53_2" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 134 'and' 'and_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln53_3 = xor i32 %and_ln53, %and_ln53_1" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 135 'xor' 'xor_ln53_3' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %i_2 to i64" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 136 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%k_addr = getelementptr inbounds [64 x i32]* @k, i64 0, i64 %zext_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 137 'getelementptr' 'k_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 138 'load' 'k_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 139 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 140 'load' 'm_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_1 = add i32 %xor_ln53_1, %xor_ln53_3" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 141 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln53_2 = add i32 %add_ln53_1, %h_0" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 142 'add' 'add_ln53_2' <Predicate = (!icmp_ln51)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%xor_ln54_2 = xor i32 %c, %d" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 143 'xor' 'xor_ln54_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%and_ln54 = and i32 %b, %xor_ln54_2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 144 'and' 'and_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_3)   --->   "%and_ln54_1 = and i32 %c, %d" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 145 'and' 'and_ln54_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_3 = xor i32 %and_ln54, %and_ln54_1" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 146 'xor' 'xor_ln54_3' <Predicate = (!icmp_ln51)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %b, %ctx_state_0_read_1" [SHA_new/SHA_new/sha256_impl.c:65]   --->   Operation 147 'add' 'add_ln65' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %c, %ctx_state_1_read_1" [SHA_new/SHA_new/sha256_impl.c:66]   --->   Operation 148 'add' 'add_ln66' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (2.55ns)   --->   "%add_ln67 = add i32 %d, %ctx_state_2_read_1" [SHA_new/SHA_new/sha256_impl.c:67]   --->   Operation 149 'add' 'add_ln67' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 %d_0, %ctx_state_3_read_1" [SHA_new/SHA_new/sha256_impl.c:68]   --->   Operation 150 'add' 'add_ln68' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %f, %ctx_state_4_read_1" [SHA_new/SHA_new/sha256_impl.c:69]   --->   Operation 151 'add' 'add_ln69' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %g, %ctx_state_5_read_1" [SHA_new/SHA_new/sha256_impl.c:70]   --->   Operation 152 'add' 'add_ln70' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (2.55ns)   --->   "%add_ln71 = add i32 %h, %ctx_state_6_read_1" [SHA_new/SHA_new/sha256_impl.c:71]   --->   Operation 153 'add' 'add_ln71' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %h_0, %ctx_state_7_read_1" [SHA_new/SHA_new/sha256_impl.c:72]   --->   Operation 154 'add' 'add_ln72' <Predicate = (icmp_ln51)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %add_ln65, 0" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 155 'insertvalue' 'mrv' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %add_ln66, 1" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 156 'insertvalue' 'mrv_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %add_ln67, 2" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 157 'insertvalue' 'mrv_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %add_ln68, 3" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 158 'insertvalue' 'mrv_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %add_ln69, 4" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 159 'insertvalue' 'mrv_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln70, 5" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 160 'insertvalue' 'mrv_5' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %add_ln71, 6" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 161 'insertvalue' 'mrv_6' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %add_ln72, 7" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 162 'insertvalue' 'mrv_7' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7" [SHA_new/SHA_new/sha256_impl.c:73]   --->   Operation 163 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 7.62>
ST_10 : Operation 164 [1/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 164 'load' 'k_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 165 [1/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 165 'load' 'm_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i32 %k_load, %m_load_4" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 166 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln53_2, %add_ln53" [SHA_new/SHA_new/sha256_impl.c:53]   --->   Operation 167 'add' 't1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 5> <Delay = 5.36>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b, i32 2, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 168 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54 = trunc i32 %b to i2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 169 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln54, i30 %lshr_ln2)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 170 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln54_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b, i32 13, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 171 'partselect' 'lshr_ln54_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54_1 = trunc i32 %b to i13" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 172 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln54_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln54_1, i19 %lshr_ln54_1)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 173 'bitconcatenate' 'or_ln54_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%lshr_ln54_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b, i32 22, i32 31)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 174 'partselect' 'lshr_ln54_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%trunc_ln54_2 = trunc i32 %b to i22" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 175 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%or_ln54_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln54_2, i10 %lshr_ln54_2)" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 176 'bitconcatenate' 'or_ln54_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_1)   --->   "%xor_ln54 = xor i32 %or_ln2, %or_ln54_1" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 177 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_1 = xor i32 %xor_ln54, %or_ln54_2" [SHA_new/SHA_new/sha256_impl.c:54]   --->   Operation 178 'xor' 'xor_ln54_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (2.55ns)   --->   "%e = add i32 %t1, %d_0" [SHA_new/SHA_new/sha256_impl.c:58]   --->   Operation 179 'add' 'e' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62 = add i32 %xor_ln54_3, %t1" [SHA_new/SHA_new/sha256_impl.c:62]   --->   Operation 180 'add' 'add_ln62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%a = add i32 %add_ln62, %xor_ln54_1" [SHA_new/SHA_new/sha256_impl.c:62]   --->   Operation 181 'add' 'a' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader8" [SHA_new/SHA_new/sha256_impl.c:51]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_state_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_state_7_read_1    (read             ) [ 001111111111]
ctx_state_6_read_1    (read             ) [ 001111111111]
ctx_state_5_read_1    (read             ) [ 001111111111]
ctx_state_4_read_1    (read             ) [ 001111111111]
ctx_state_3_read_1    (read             ) [ 001111111111]
ctx_state_2_read_1    (read             ) [ 001111111111]
ctx_state_1_read_1    (read             ) [ 001111111111]
ctx_state_0_read_1    (read             ) [ 001111111111]
m                     (alloca           ) [ 001111111111]
br_ln34               (br               ) [ 011110000000]
i_0                   (phi              ) [ 001110000000]
j_0                   (phi              ) [ 001000000000]
icmp_ln34             (icmp             ) [ 001110000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
add_ln34              (add              ) [ 011110000000]
br_ln34               (br               ) [ 000000000000]
zext_ln36             (zext             ) [ 000000000000]
data_addr             (getelementptr    ) [ 000100000000]
trunc_ln34            (trunc            ) [ 000100000000]
or_ln36               (or               ) [ 000000000000]
zext_ln36_1           (zext             ) [ 000000000000]
data_addr_1           (getelementptr    ) [ 000100000000]
j                     (add              ) [ 011110000000]
br_ln38               (br               ) [ 001111111000]
data_load             (load             ) [ 000010000000]
data_load_1           (load             ) [ 000010000000]
or_ln36_1             (or               ) [ 000000000000]
zext_ln36_2           (zext             ) [ 000000000000]
data_addr_2           (getelementptr    ) [ 000010000000]
or_ln36_2             (or               ) [ 000000000000]
zext_ln36_3           (zext             ) [ 000000000000]
data_addr_3           (getelementptr    ) [ 000010000000]
data_load_2           (load             ) [ 000000000000]
data_load_3           (load             ) [ 000000000000]
or_ln36_5             (bitconcatenate   ) [ 000000000000]
zext_ln36_4           (zext             ) [ 000000000000]
m_addr                (getelementptr    ) [ 000000000000]
store_ln36            (store            ) [ 000000000000]
br_ln34               (br               ) [ 011110000000]
i_1                   (phi              ) [ 000001111000]
icmp_ln38             (icmp             ) [ 000001111000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln38               (br               ) [ 000000000000]
add_ln40              (add              ) [ 000000000000]
zext_ln40             (zext             ) [ 000000000000]
m_addr_1              (getelementptr    ) [ 000000100000]
add_ln40_1            (add              ) [ 000000000000]
zext_ln40_1           (zext             ) [ 000000000000]
m_addr_2              (getelementptr    ) [ 000000100000]
br_ln51               (br               ) [ 000001111111]
m_load                (load             ) [ 000000010000]
m_load_1              (load             ) [ 000000011000]
add_ln40_2            (add              ) [ 000000000000]
zext_ln40_2           (zext             ) [ 000000000000]
m_addr_3              (getelementptr    ) [ 000000010000]
add_ln40_3            (add              ) [ 000000000000]
zext_ln40_3           (zext             ) [ 000000000000]
m_addr_4              (getelementptr    ) [ 000000010000]
lshr_ln               (partselect       ) [ 000000000000]
trunc_ln40            (trunc            ) [ 000000000000]
or_ln                 (bitconcatenate   ) [ 000000000000]
lshr_ln40_1           (partselect       ) [ 000000000000]
trunc_ln40_1          (trunc            ) [ 000000000000]
or_ln40_1             (bitconcatenate   ) [ 000000000000]
lshr_ln40_2           (partselect       ) [ 000000000000]
zext_ln40_5           (zext             ) [ 000000000000]
xor_ln40              (xor              ) [ 000000000000]
xor_ln40_1            (xor              ) [ 000000000000]
m_load_2              (load             ) [ 000000000000]
lshr_ln40_3           (partselect       ) [ 000000000000]
trunc_ln40_2          (trunc            ) [ 000000000000]
or_ln40_2             (bitconcatenate   ) [ 000000000000]
lshr_ln40_4           (partselect       ) [ 000000000000]
trunc_ln40_3          (trunc            ) [ 000000000000]
or_ln40_3             (bitconcatenate   ) [ 000000000000]
lshr_ln40_5           (partselect       ) [ 000000000000]
zext_ln40_6           (zext             ) [ 000000000000]
xor_ln40_2            (xor              ) [ 000000000000]
xor_ln40_3            (xor              ) [ 000000000000]
m_load_3              (load             ) [ 000000001000]
add_ln40_5            (add              ) [ 000000001000]
add_ln40_4            (add              ) [ 000000000000]
add_ln40_6            (add              ) [ 000000000000]
zext_ln40_4           (zext             ) [ 000000000000]
m_addr_5              (getelementptr    ) [ 000000000000]
store_ln40            (store            ) [ 000000000000]
i                     (add              ) [ 001001111000]
br_ln38               (br               ) [ 001001111000]
h_0                   (phi              ) [ 000000000100]
h                     (phi              ) [ 000001111111]
g                     (phi              ) [ 000001111111]
f                     (phi              ) [ 000001111111]
d_0                   (phi              ) [ 000000000111]
d                     (phi              ) [ 000001111111]
c                     (phi              ) [ 000001111111]
b                     (phi              ) [ 000001111111]
i_2                   (phi              ) [ 000000000100]
icmp_ln51             (icmp             ) [ 000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
i_3                   (add              ) [ 000001000111]
br_ln51               (br               ) [ 000000000000]
lshr_ln1              (partselect       ) [ 000000000000]
trunc_ln53            (trunc            ) [ 000000000000]
or_ln1                (bitconcatenate   ) [ 000000000000]
lshr_ln53_1           (partselect       ) [ 000000000000]
trunc_ln53_1          (trunc            ) [ 000000000000]
or_ln53_1             (bitconcatenate   ) [ 000000000000]
lshr_ln53_2           (partselect       ) [ 000000000000]
trunc_ln53_2          (trunc            ) [ 000000000000]
or_ln53_2             (bitconcatenate   ) [ 000000000000]
xor_ln53              (xor              ) [ 000000000000]
xor_ln53_1            (xor              ) [ 000000000000]
and_ln53              (and              ) [ 000000000000]
xor_ln53_2            (xor              ) [ 000000000000]
and_ln53_1            (and              ) [ 000000000000]
xor_ln53_3            (xor              ) [ 000000000000]
zext_ln53             (zext             ) [ 000000000000]
k_addr                (getelementptr    ) [ 000000000010]
m_addr_6              (getelementptr    ) [ 000000000010]
add_ln53_1            (add              ) [ 000000000000]
add_ln53_2            (add              ) [ 000000000010]
xor_ln54_2            (xor              ) [ 000000000000]
and_ln54              (and              ) [ 000000000000]
and_ln54_1            (and              ) [ 000000000000]
xor_ln54_3            (xor              ) [ 000000000011]
add_ln65              (add              ) [ 000000000000]
add_ln66              (add              ) [ 000000000000]
add_ln67              (add              ) [ 000000000000]
add_ln68              (add              ) [ 000000000000]
add_ln69              (add              ) [ 000000000000]
add_ln70              (add              ) [ 000000000000]
add_ln71              (add              ) [ 000000000000]
add_ln72              (add              ) [ 000000000000]
mrv                   (insertvalue      ) [ 000000000000]
mrv_1                 (insertvalue      ) [ 000000000000]
mrv_2                 (insertvalue      ) [ 000000000000]
mrv_3                 (insertvalue      ) [ 000000000000]
mrv_4                 (insertvalue      ) [ 000000000000]
mrv_5                 (insertvalue      ) [ 000000000000]
mrv_6                 (insertvalue      ) [ 000000000000]
mrv_7                 (insertvalue      ) [ 000000000000]
ret_ln73              (ret              ) [ 000000000000]
k_load                (load             ) [ 000000000000]
m_load_4              (load             ) [ 000000000000]
add_ln53              (add              ) [ 000000000000]
t1                    (add              ) [ 000000000001]
lshr_ln2              (partselect       ) [ 000000000000]
trunc_ln54            (trunc            ) [ 000000000000]
or_ln2                (bitconcatenate   ) [ 000000000000]
lshr_ln54_1           (partselect       ) [ 000000000000]
trunc_ln54_1          (trunc            ) [ 000000000000]
or_ln54_1             (bitconcatenate   ) [ 000000000000]
lshr_ln54_2           (partselect       ) [ 000000000000]
trunc_ln54_2          (trunc            ) [ 000000000000]
or_ln54_2             (bitconcatenate   ) [ 000000000000]
xor_ln54              (xor              ) [ 000000000000]
xor_ln54_1            (xor              ) [ 000000000000]
e                     (add              ) [ 000001000111]
add_ln62              (add              ) [ 000000000000]
a                     (add              ) [ 000001000111]
br_ln51               (br               ) [ 000001000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_state_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_state_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_state_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctx_state_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctx_state_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctx_state_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctx_state_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ctx_state_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="m_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ctx_state_7_read_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_7_read_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ctx_state_6_read_1_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_6_read_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ctx_state_5_read_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_5_read_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ctx_state_4_read_1_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_4_read_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ctx_state_3_read_1_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_3_read_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ctx_state_2_read_1_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_2_read_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ctx_state_1_read_1_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_1_read_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ctx_state_0_read_1_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_0_read_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
<pin id="215" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 data_load_1/2 data_load_2/3 data_load_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="data_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="data_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="data_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_3/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="m_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="0"/>
<pin id="258" dir="0" index="4" bw="6" slack="0"/>
<pin id="259" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
<pin id="261" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/4 m_load/5 m_load_1/5 m_load_2/6 m_load_3/6 store_ln40/8 m_load_4/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="m_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="m_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="m_addr_3_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="m_addr_4_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="m_addr_5_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="k_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="m_addr_6_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/9 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="j_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="j_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_1_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="6" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="h_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="h_0_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="3"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/9 "/>
</bind>
</comp>

<comp id="348" class="1005" name="h_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="h_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="3"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/9 "/>
</bind>
</comp>

<comp id="359" class="1005" name="g_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="g (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="g_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="3"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="g/9 "/>
</bind>
</comp>

<comp id="370" class="1005" name="f_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="f_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="3"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/9 "/>
</bind>
</comp>

<comp id="381" class="1005" name="d_0_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="d_0_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="3"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/9 "/>
</bind>
</comp>

<comp id="391" class="1005" name="d_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="d_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="32" slack="3"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/9 "/>
</bind>
</comp>

<comp id="402" class="1005" name="c_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="c_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="3"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/9 "/>
</bind>
</comp>

<comp id="413" class="1005" name="b_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="b_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="32" slack="3"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/9 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_2_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load m_load_3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln34_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln34_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln36_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln34_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln36_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln36_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="j_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln36_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="1"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln36_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln36_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="1"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_2/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln36_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln36_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="1"/>
<pin id="500" dir="0" index="2" bw="8" slack="1"/>
<pin id="501" dir="0" index="3" bw="8" slack="0"/>
<pin id="502" dir="0" index="4" bw="8" slack="0"/>
<pin id="503" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln36_5/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln36_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="2"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln38_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="0" index="1" bw="7" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln40_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln40_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln40_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln40_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln40_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="1"/>
<pin id="544" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln40_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln40_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="1"/>
<pin id="555" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln40_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lshr_ln_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln40_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="17" slack="0"/>
<pin id="580" dir="0" index="2" bw="15" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="lshr_ln40_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="0" index="2" bw="6" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_1/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln40_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln40_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="19" slack="0"/>
<pin id="602" dir="0" index="2" bw="13" slack="0"/>
<pin id="603" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_1/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="lshr_ln40_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="22" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="1"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_2/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln40_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="22" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln40_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="22" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln40_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln40_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="25" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="4" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_3/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln40_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln40_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="0" index="2" bw="25" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_2/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="lshr_ln40_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="0" index="3" bw="6" slack="0"/>
<pin id="660" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_4/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln40_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_3/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln40_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="18" slack="0"/>
<pin id="672" dir="0" index="2" bw="14" slack="0"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln40_3/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="lshr_ln40_5_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="29" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="3" slack="0"/>
<pin id="681" dir="0" index="3" bw="6" slack="0"/>
<pin id="682" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln40_5/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln40_6_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="29" slack="0"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="xor_ln40_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="29" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_2/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="xor_ln40_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_3/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln40_5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln40_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2"/>
<pin id="711" dir="0" index="1" bw="32" slack="1"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln40_6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln40_4_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="3"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="7" slack="3"/>
<pin id="728" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln51_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="7" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="i_3_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="lshr_ln1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="26" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln53_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="0"/>
<pin id="760" dir="0" index="2" bw="26" slack="0"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="lshr_ln53_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="21" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="0" index="2" bw="5" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_1/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln53_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln53_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="0" index="2" bw="21" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_1/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="lshr_ln53_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_2/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln53_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_2/9 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_ln53_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="25" slack="0"/>
<pin id="804" dir="0" index="2" bw="7" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_2/9 "/>
</bind>
</comp>

<comp id="809" class="1004" name="xor_ln53_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="xor_ln53_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_1/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln53_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="xor_ln53_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_2/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="and_ln53_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53_1/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="xor_ln53_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_3/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln53_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln53_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln53_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln54_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_2/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln54_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="and_ln54_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_1/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="xor_ln54_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_3/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln65_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="3"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln66_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="3"/>
<pin id="895" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln67_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="3"/>
<pin id="900" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln68_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="3"/>
<pin id="905" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln69_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="3"/>
<pin id="910" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/9 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln70_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="3"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln71_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="3"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/9 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln72_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="3"/>
<pin id="925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="mrv_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="256" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/9 "/>
</bind>
</comp>

<comp id="933" class="1004" name="mrv_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="256" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/9 "/>
</bind>
</comp>

<comp id="939" class="1004" name="mrv_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="256" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="0"/>
<pin id="942" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/9 "/>
</bind>
</comp>

<comp id="945" class="1004" name="mrv_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="256" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/9 "/>
</bind>
</comp>

<comp id="951" class="1004" name="mrv_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="256" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/9 "/>
</bind>
</comp>

<comp id="957" class="1004" name="mrv_5_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="256" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="mrv_6_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="256" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/9 "/>
</bind>
</comp>

<comp id="969" class="1004" name="mrv_7_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="256" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln53_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="t1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="lshr_ln2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="30" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="2"/>
<pin id="989" dir="0" index="2" bw="3" slack="0"/>
<pin id="990" dir="0" index="3" bw="6" slack="0"/>
<pin id="991" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln54_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="2"/>
<pin id="998" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="or_ln2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="2" slack="0"/>
<pin id="1003" dir="0" index="2" bw="30" slack="0"/>
<pin id="1004" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/11 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="lshr_ln54_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="19" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="2"/>
<pin id="1011" dir="0" index="2" bw="5" slack="0"/>
<pin id="1012" dir="0" index="3" bw="6" slack="0"/>
<pin id="1013" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_1/11 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="trunc_ln54_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="2"/>
<pin id="1020" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/11 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="or_ln54_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="13" slack="0"/>
<pin id="1025" dir="0" index="2" bw="19" slack="0"/>
<pin id="1026" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln54_1/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="lshr_ln54_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="10" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="2"/>
<pin id="1033" dir="0" index="2" bw="6" slack="0"/>
<pin id="1034" dir="0" index="3" bw="6" slack="0"/>
<pin id="1035" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln54_2/11 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="trunc_ln54_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="2"/>
<pin id="1042" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_2/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="or_ln54_2_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="0" index="1" bw="22" slack="0"/>
<pin id="1047" dir="0" index="2" bw="10" slack="0"/>
<pin id="1048" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln54_2/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="xor_ln54_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="0"/>
<pin id="1055" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="xor_ln54_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_1/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="e_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="0" index="1" bw="32" slack="2"/>
<pin id="1067" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/11 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="add_ln62_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="2"/>
<pin id="1071" dir="0" index="1" bw="32" slack="1"/>
<pin id="1072" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="a_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a/11 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="ctx_state_7_read_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="3"/>
<pin id="1081" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_7_read_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="ctx_state_6_read_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="3"/>
<pin id="1087" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_6_read_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="ctx_state_5_read_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="3"/>
<pin id="1093" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_5_read_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="ctx_state_4_read_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="3"/>
<pin id="1099" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_4_read_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="ctx_state_3_read_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="3"/>
<pin id="1105" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_3_read_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="ctx_state_2_read_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="3"/>
<pin id="1111" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_2_read_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="ctx_state_1_read_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="3"/>
<pin id="1117" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_1_read_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="ctx_state_0_read_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="3"/>
<pin id="1123" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_0_read_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln34_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="5" slack="0"/>
<pin id="1132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="data_addr_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="6" slack="1"/>
<pin id="1137" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="1140" class="1005" name="trunc_ln34_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="6" slack="1"/>
<pin id="1142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="data_addr_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="1"/>
<pin id="1148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="j_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="7" slack="0"/>
<pin id="1153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1156" class="1005" name="data_load_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="1161" class="1005" name="data_load_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_load_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="data_addr_2_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="6" slack="1"/>
<pin id="1168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="data_addr_3_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="6" slack="1"/>
<pin id="1173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="m_addr_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="1"/>
<pin id="1181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="m_addr_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="1"/>
<pin id="1186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="m_load_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="2"/>
<pin id="1191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_load_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="m_addr_3_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="1"/>
<pin id="1196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="m_addr_4_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="1"/>
<pin id="1201" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="add_ln40_5_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_5 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="i_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="1"/>
<pin id="1211" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1217" class="1005" name="i_3_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="0"/>
<pin id="1219" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="k_addr_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="6" slack="1"/>
<pin id="1224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="1227" class="1005" name="m_addr_6_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="6" slack="1"/>
<pin id="1229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="add_ln53_2_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_2 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="xor_ln54_3_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="2"/>
<pin id="1239" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln54_3 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="t1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="e_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="1253" class="1005" name="a_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="358"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="369"><net_src comp="363" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="380"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="390"><net_src comp="384" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="401"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="412"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="423"><net_src comp="417" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="427"><net_src comp="26" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="239" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="308" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="28" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="308" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="34" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="320" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="459"><net_src comp="320" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="320" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="42" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="199" pin="3"/><net_sink comp="497" pin=3"/></net>

<net id="506"><net_src comp="199" pin="7"/><net_sink comp="497" pin=4"/></net>

<net id="507"><net_src comp="497" pin="5"/><net_sink comp="239" pin=1"/></net>

<net id="511"><net_src comp="304" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="517"><net_src comp="331" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="331" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="331" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="327" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="327" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="569"><net_src comp="62" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="435" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="435" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="68" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="563" pin="4"/><net_sink comp="577" pin=2"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="435" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="435" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="585" pin="4"/><net_sink comp="599" pin=2"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="435" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="66" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="607" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="599" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="577" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="80" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="239" pin="7"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="82" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="66" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="239" pin="7"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="84" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="633" pin="4"/><net_sink comp="647" pin=2"/></net>

<net id="661"><net_src comp="86" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="239" pin="7"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="88" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="66" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="239" pin="7"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="90" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="655" pin="4"/><net_sink comp="669" pin=2"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="239" pin="7"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="94" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="66" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="690"><net_src comp="677" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="669" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="647" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="627" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="435" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="719"><net_src comp="714" pin="2"/><net_sink comp="239" pin=4"/></net>

<net id="723"><net_src comp="327" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="729"><net_src comp="96" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="327" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="428" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="428" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="96" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="749"><net_src comp="100" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="374" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="102" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="374" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="104" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="743" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="771"><net_src comp="106" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="374" pin="4"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="108" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="66" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="374" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="110" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="765" pin="4"/><net_sink comp="779" pin=2"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="374" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="114" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="66" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="374" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="116" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="787" pin="4"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="757" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="779" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="801" pin="3"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="374" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="363" pin="4"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="374" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="118" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="352" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="821" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="428" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="855"><net_src comp="815" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="342" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="406" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="395" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="417" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="406" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="395" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="869" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="417" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="406" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="395" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="906"><net_src comp="384" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="374" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="363" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="352" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="342" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="120" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="887" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="892" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="897" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="902" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="907" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="912" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="917" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="922" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="291" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="239" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="122" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="413" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="124" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="66" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="999"><net_src comp="413" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="126" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="986" pin="4"/><net_sink comp="1000" pin=2"/></net>

<net id="1014"><net_src comp="128" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="413" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="130" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="66" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1021"><net_src comp="413" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="132" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="1008" pin="4"/><net_sink comp="1022" pin=2"/></net>

<net id="1036"><net_src comp="134" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="413" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1038"><net_src comp="136" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1039"><net_src comp="66" pin="0"/><net_sink comp="1030" pin=3"/></net>

<net id="1043"><net_src comp="413" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="138" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="1030" pin="4"/><net_sink comp="1044" pin=2"/></net>

<net id="1056"><net_src comp="1000" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1022" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1044" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="381" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1077"><net_src comp="1069" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1058" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="144" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1088"><net_src comp="150" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1094"><net_src comp="156" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1100"><net_src comp="162" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1106"><net_src comp="168" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1112"><net_src comp="174" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1118"><net_src comp="180" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1124"><net_src comp="186" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1133"><net_src comp="445" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1138"><net_src comp="192" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1143"><net_src comp="456" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1149"><net_src comp="205" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1154"><net_src comp="471" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1159"><net_src comp="199" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1164"><net_src comp="199" pin="7"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1169"><net_src comp="217" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1174"><net_src comp="225" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1182"><net_src comp="245" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1187"><net_src comp="252" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1192"><net_src comp="239" pin="7"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1197"><net_src comp="263" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1202"><net_src comp="270" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1207"><net_src comp="703" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1212"><net_src comp="725" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1220"><net_src comp="737" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1225"><net_src comp="284" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1230"><net_src comp="297" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1235"><net_src comp="857" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1240"><net_src comp="881" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1245"><net_src comp="981" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1251"><net_src comp="1064" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1256"><net_src comp="1073" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="417" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sha256_transform : ctx_state_0_read | {1 }
	Port: sha256_transform : ctx_state_1_read | {1 }
	Port: sha256_transform : ctx_state_2_read | {1 }
	Port: sha256_transform : ctx_state_3_read | {1 }
	Port: sha256_transform : ctx_state_4_read | {1 }
	Port: sha256_transform : ctx_state_5_read | {1 }
	Port: sha256_transform : ctx_state_6_read | {1 }
	Port: sha256_transform : ctx_state_7_read | {1 }
	Port: sha256_transform : data | {2 3 4 }
	Port: sha256_transform : k | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		zext_ln36 : 1
		data_addr : 2
		data_load : 3
		trunc_ln34 : 1
		or_ln36 : 2
		zext_ln36_1 : 2
		data_addr_1 : 3
		data_load_1 : 4
		j : 1
	State 3
		data_addr_2 : 1
		data_load_2 : 2
		data_addr_3 : 1
		data_load_3 : 2
	State 4
		or_ln36_5 : 1
		m_addr : 1
		store_ln36 : 2
	State 5
		icmp_ln38 : 1
		br_ln38 : 2
		add_ln40 : 1
		zext_ln40 : 2
		m_addr_1 : 3
		m_load : 4
		add_ln40_1 : 1
		zext_ln40_1 : 2
		m_addr_2 : 3
		m_load_1 : 4
	State 6
		zext_ln40_2 : 1
		m_addr_3 : 2
		m_load_2 : 3
		zext_ln40_3 : 1
		m_addr_4 : 2
		m_load_3 : 3
	State 7
		or_ln : 1
		or_ln40_1 : 1
		zext_ln40_5 : 1
		xor_ln40 : 2
		xor_ln40_1 : 2
		lshr_ln40_3 : 1
		trunc_ln40_2 : 1
		or_ln40_2 : 2
		lshr_ln40_4 : 1
		trunc_ln40_3 : 1
		or_ln40_3 : 2
		lshr_ln40_5 : 1
		zext_ln40_6 : 2
		xor_ln40_2 : 3
		xor_ln40_3 : 3
		add_ln40_5 : 3
	State 8
		add_ln40_6 : 1
		m_addr_5 : 1
		store_ln40 : 2
	State 9
		icmp_ln51 : 1
		i_3 : 1
		br_ln51 : 2
		lshr_ln1 : 1
		trunc_ln53 : 1
		or_ln1 : 2
		lshr_ln53_1 : 1
		trunc_ln53_1 : 1
		or_ln53_1 : 2
		lshr_ln53_2 : 1
		trunc_ln53_2 : 1
		or_ln53_2 : 2
		xor_ln53 : 3
		xor_ln53_1 : 3
		and_ln53 : 1
		xor_ln53_2 : 1
		and_ln53_1 : 1
		xor_ln53_3 : 1
		zext_ln53 : 1
		k_addr : 2
		k_load : 3
		m_addr_6 : 2
		m_load_4 : 3
		add_ln53_1 : 3
		add_ln53_2 : 4
		xor_ln54_2 : 1
		and_ln54 : 1
		and_ln54_1 : 1
		xor_ln54_3 : 1
		add_ln65 : 1
		add_ln66 : 1
		add_ln67 : 1
		add_ln68 : 1
		add_ln69 : 1
		add_ln70 : 1
		add_ln71 : 1
		add_ln72 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		ret_ln73 : 10
	State 10
		add_ln53 : 1
		t1 : 2
	State 11
		or_ln2 : 1
		or_ln54_1 : 1
		or_ln54_2 : 1
		xor_ln54 : 2
		xor_ln54_1 : 2
		a : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln34_fu_445        |    0    |    15   |
|          |            j_fu_471            |    0    |    15   |
|          |         add_ln40_fu_519        |    0    |    15   |
|          |        add_ln40_1_fu_530       |    0    |    15   |
|          |        add_ln40_2_fu_541       |    0    |    15   |
|          |        add_ln40_3_fu_552       |    0    |    15   |
|          |        add_ln40_5_fu_703       |    0    |    39   |
|          |        add_ln40_4_fu_709       |    0    |    32   |
|          |        add_ln40_6_fu_714       |    0    |    32   |
|          |            i_fu_725            |    0    |    15   |
|          |           i_3_fu_737           |    0    |    15   |
|          |        add_ln53_1_fu_851       |    0    |    32   |
|    add   |        add_ln53_2_fu_857       |    0    |    32   |
|          |         add_ln65_fu_887        |    0    |    39   |
|          |         add_ln66_fu_892        |    0    |    39   |
|          |         add_ln67_fu_897        |    0    |    39   |
|          |         add_ln68_fu_902        |    0    |    39   |
|          |         add_ln69_fu_907        |    0    |    39   |
|          |         add_ln70_fu_912        |    0    |    39   |
|          |         add_ln71_fu_917        |    0    |    39   |
|          |         add_ln72_fu_922        |    0    |    39   |
|          |         add_ln53_fu_975        |    0    |    32   |
|          |            t1_fu_981           |    0    |    32   |
|          |            e_fu_1064           |    0    |    39   |
|          |        add_ln62_fu_1069        |    0    |    32   |
|          |            a_fu_1073           |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         xor_ln40_fu_621        |    0    |    32   |
|          |        xor_ln40_1_fu_627       |    0    |    32   |
|          |        xor_ln40_2_fu_691       |    0    |    32   |
|          |        xor_ln40_3_fu_697       |    0    |    32   |
|          |         xor_ln53_fu_809        |    0    |    32   |
|    xor   |        xor_ln53_1_fu_815       |    0    |    32   |
|          |        xor_ln53_2_fu_827       |    0    |    32   |
|          |        xor_ln53_3_fu_839       |    0    |    32   |
|          |        xor_ln54_2_fu_863       |    0    |    32   |
|          |        xor_ln54_3_fu_881       |    0    |    32   |
|          |        xor_ln54_fu_1052        |    0    |    32   |
|          |       xor_ln54_1_fu_1058       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         and_ln53_fu_821        |    0    |    32   |
|    and   |        and_ln53_1_fu_833       |    0    |    32   |
|          |         and_ln54_fu_869        |    0    |    32   |
|          |        and_ln54_1_fu_875       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln34_fu_439        |    0    |    11   |
|   icmp   |        icmp_ln38_fu_513        |    0    |    11   |
|          |        icmp_ln51_fu_731        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          | ctx_state_7_read_1_read_fu_144 |    0    |    0    |
|          | ctx_state_6_read_1_read_fu_150 |    0    |    0    |
|          | ctx_state_5_read_1_read_fu_156 |    0    |    0    |
|   read   | ctx_state_4_read_1_read_fu_162 |    0    |    0    |
|          | ctx_state_3_read_1_read_fu_168 |    0    |    0    |
|          | ctx_state_2_read_1_read_fu_174 |    0    |    0    |
|          | ctx_state_1_read_1_read_fu_180 |    0    |    0    |
|          | ctx_state_0_read_1_read_fu_186 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln36_fu_451        |    0    |    0    |
|          |       zext_ln36_1_fu_466       |    0    |    0    |
|          |       zext_ln36_2_fu_482       |    0    |    0    |
|          |       zext_ln36_3_fu_492       |    0    |    0    |
|          |       zext_ln36_4_fu_508       |    0    |    0    |
|          |        zext_ln40_fu_525        |    0    |    0    |
|   zext   |       zext_ln40_1_fu_536       |    0    |    0    |
|          |       zext_ln40_2_fu_547       |    0    |    0    |
|          |       zext_ln40_3_fu_558       |    0    |    0    |
|          |       zext_ln40_5_fu_617       |    0    |    0    |
|          |       zext_ln40_6_fu_687       |    0    |    0    |
|          |       zext_ln40_4_fu_720       |    0    |    0    |
|          |        zext_ln53_fu_845        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        trunc_ln34_fu_456       |    0    |    0    |
|          |        trunc_ln40_fu_573       |    0    |    0    |
|          |       trunc_ln40_1_fu_595      |    0    |    0    |
|          |       trunc_ln40_2_fu_643      |    0    |    0    |
|          |       trunc_ln40_3_fu_665      |    0    |    0    |
|   trunc  |        trunc_ln53_fu_753       |    0    |    0    |
|          |       trunc_ln53_1_fu_775      |    0    |    0    |
|          |       trunc_ln53_2_fu_797      |    0    |    0    |
|          |        trunc_ln54_fu_996       |    0    |    0    |
|          |      trunc_ln54_1_fu_1018      |    0    |    0    |
|          |      trunc_ln54_2_fu_1040      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         or_ln36_fu_460         |    0    |    0    |
|    or    |        or_ln36_1_fu_477        |    0    |    0    |
|          |        or_ln36_2_fu_487        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        or_ln36_5_fu_497        |    0    |    0    |
|          |          or_ln_fu_577          |    0    |    0    |
|          |        or_ln40_1_fu_599        |    0    |    0    |
|          |        or_ln40_2_fu_647        |    0    |    0    |
|          |        or_ln40_3_fu_669        |    0    |    0    |
|bitconcatenate|          or_ln1_fu_757         |    0    |    0    |
|          |        or_ln53_1_fu_779        |    0    |    0    |
|          |        or_ln53_2_fu_801        |    0    |    0    |
|          |         or_ln2_fu_1000         |    0    |    0    |
|          |        or_ln54_1_fu_1022       |    0    |    0    |
|          |        or_ln54_2_fu_1044       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         lshr_ln_fu_563         |    0    |    0    |
|          |       lshr_ln40_1_fu_585       |    0    |    0    |
|          |       lshr_ln40_2_fu_607       |    0    |    0    |
|          |       lshr_ln40_3_fu_633       |    0    |    0    |
|          |       lshr_ln40_4_fu_655       |    0    |    0    |
|partselect|       lshr_ln40_5_fu_677       |    0    |    0    |
|          |         lshr_ln1_fu_743        |    0    |    0    |
|          |       lshr_ln53_1_fu_765       |    0    |    0    |
|          |       lshr_ln53_2_fu_787       |    0    |    0    |
|          |         lshr_ln2_fu_986        |    0    |    0    |
|          |       lshr_ln54_1_fu_1008      |    0    |    0    |
|          |       lshr_ln54_2_fu_1030      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_927           |    0    |    0    |
|          |          mrv_1_fu_933          |    0    |    0    |
|          |          mrv_2_fu_939          |    0    |    0    |
|insertvalue|          mrv_3_fu_945          |    0    |    0    |
|          |          mrv_4_fu_951          |    0    |    0    |
|          |          mrv_5_fu_957          |    0    |    0    |
|          |          mrv_6_fu_963          |    0    |    0    |
|          |          mrv_7_fu_969          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1311  |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  m |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         a_reg_1253        |   32   |
|     add_ln34_reg_1130     |    5   |
|    add_ln40_5_reg_1204    |   32   |
|    add_ln53_2_reg_1232    |   32   |
|         b_reg_413         |   32   |
|         c_reg_402         |   32   |
|ctx_state_0_read_1_reg_1121|   32   |
|ctx_state_1_read_1_reg_1115|   32   |
|ctx_state_2_read_1_reg_1109|   32   |
|ctx_state_3_read_1_reg_1103|   32   |
|ctx_state_4_read_1_reg_1097|   32   |
|ctx_state_5_read_1_reg_1091|   32   |
|ctx_state_6_read_1_reg_1085|   32   |
|ctx_state_7_read_1_reg_1079|   32   |
|        d_0_reg_381        |   32   |
|         d_reg_391         |   32   |
|    data_addr_1_reg_1146   |    6   |
|    data_addr_2_reg_1166   |    6   |
|    data_addr_3_reg_1171   |    6   |
|     data_addr_reg_1135    |    6   |
|    data_load_1_reg_1161   |    8   |
|     data_load_reg_1156    |    8   |
|         e_reg_1248        |   32   |
|         f_reg_370         |   32   |
|         g_reg_359         |   32   |
|        h_0_reg_339        |   32   |
|         h_reg_348         |   32   |
|        i_0_reg_304        |    5   |
|        i_1_reg_327        |    7   |
|        i_2_reg_424        |    7   |
|        i_3_reg_1217       |    7   |
|         i_reg_1209        |    7   |
|        j_0_reg_316        |    7   |
|         j_reg_1151        |    7   |
|      k_addr_reg_1222      |    6   |
|     m_addr_1_reg_1179     |    6   |
|     m_addr_2_reg_1184     |    6   |
|     m_addr_3_reg_1194     |    6   |
|     m_addr_4_reg_1199     |    6   |
|     m_addr_6_reg_1227     |    6   |
|     m_load_1_reg_1189     |   32   |
|          reg_435          |   32   |
|        t1_reg_1242        |   32   |
|    trunc_ln34_reg_1140    |    6   |
|    xor_ln54_3_reg_1237    |   32   |
+---------------------------+--------+
|           Total           |   902  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_199 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_199 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_239 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_239 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_291 |  p0  |   2  |   6  |   12   ||    9    |
|    i_0_reg_304    |  p0  |   2  |   5  |   10   ||    9    |
|    i_1_reg_327    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  || 12.9109 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1311  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   134  |    -   |
|  Register |    -   |    -   |   902  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   902  |  1445  |    0   |
+-----------+--------+--------+--------+--------+--------+
