<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="SDA" solutionName="solution1" date="2025-02-27T19:07:16.712+0800"/>
        <logs message="ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.&#xD;&#xA;If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.&#xD;&#xA;If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="SDA" solutionName="solution1" date="2025-02-27T19:07:16.700+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="SDA" solutionName="solution1" date="2025-02-27T19:06:46.128+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="SDA" solutionName="solution1" date="2025-02-27T19:02:57.419+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="SDA" solutionName="solution1" date="2025-02-27T18:39:33.891+0800"/>
        <logs message="ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.&#xD;&#xA;If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.&#xD;&#xA;If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="SDA" solutionName="solution1" date="2025-02-27T18:39:33.879+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="SDA" solutionName="solution1" date="2025-02-27T16:52:57.968+0800"/>
        <logs message="ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.&#xD;&#xA;If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.&#xD;&#xA;If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="SDA" solutionName="solution1" date="2025-02-27T16:52:57.947+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="SDA" solutionName="solution1" date="2025-02-27T16:22:59.707+0800"/>
        <logs message="ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.&#xD;&#xA;If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.&#xD;&#xA;If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.&#xD;&#xA;@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="SDA" solutionName="solution1" date="2025-02-27T16:22:59.693+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="SDA" solutionName="solution1" date="2025-02-27T16:21:32.889+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/FPGA/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d32_S.v:46]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_32s_32_1_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_30_5...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32s_32s_32_1_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_8_1_...&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_53_1...&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...&#xD;&#xA;Compiling module xil_defaultlib.top_ama_addmuladd_13ns_13ns_13s_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_13s_13s_13ns_13_4...&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_32ns_60_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_192_...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_2ns_32s_32_1_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_60ns_88_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_64ns_92_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_30ns_62_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream&#xD;&#xA;Compiling module xil_defaultlib.top_ConvWeightToArray_Pipeline_V...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvWeightToArray&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_288_...&#xD;&#xA;Compiling module xil_defaultlib.top_MuxWeightStream&#xD;&#xA;Compiling module xil_defaultlib.top_mul_8s_8s_16_1_1(NUM_STAGE=1...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_32s_32_4_1_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_32s_32_4_1(...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_16s_17_4_1_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_16s_17_4_1(...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_17_4_1_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_17_4_1(...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_18_4_1_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_8s_8s_17s_18_4_1(...&#xD;&#xA;Compiling module xil_defaultlib.top_PE_Pipeline_VITIS_LOOP_378_5&#xD;&#xA;Compiling module xil_defaultlib.top_PE&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_36ns_64_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertToOutStream&#xD;&#xA;Compiling module xil_defaultlib.top_ConvToOutStream_Pipeline_VIT...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_96ns_124_1_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_32ns_64_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_64ns_96_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32s_28ns_32_1_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvToOutStream&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_106_...&#xD;&#xA;Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_113_...&#xD;&#xA;Compiling module xil_defaultlib.top_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.top_control_r_s_axi&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=9...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE=&quot;b...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_store(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE=&quot;b...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_load(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_burst_converter(...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=8...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=7...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_throttle(CONSERV...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_write(CONSERVATI...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_read(C_USER_VALU...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi(CONSERVATIVE=1,N...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_store(NUM_WRI...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_load(NUM_READ...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_burst_convert...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_throttle(CONS...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_write(CONSERV...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_read(C_USER_V...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi(CONSERVATIVE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_store(NUM_WRITE...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_load(NUM_READ_O...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_burst_converter...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_throttle(CONSER...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_write(CONSERVAT...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_read(C_USER_VAL...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi(CONSERVATIVE=1,...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_92ns_120_1_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_28ns_60_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_60ns_92_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d128_A_ram&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d128_A&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d32_A_ram&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d32_A&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d32_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d32_S&#xD;&#xA;Compiling module xil_defaultlib.top&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_A_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_CONV_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_MM_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control_r&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_top_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot top&#xD;&#xA;&#xD;&#xA;****** xsim v2023.2 (64-bit)&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/top/xsim_script.tcl&#xD;&#xA;# xsim {top} -autoloadwcfg -tclbatch {top.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source top.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;" projectName="SDA" solutionName="solution1" date="2025-02-25T14:28:28.235+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>144' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.984+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>145' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.974+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>146' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.964+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>147' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.955+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>148' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.944+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>149' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.934+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>150' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.926+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>151' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.916+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>152' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.907+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>153' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.898+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>154' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.889+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>155' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.879+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>156' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.870+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>157' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.860+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>158' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.850+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>159' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.840+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>160' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.831+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>161' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.822+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>162' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.812+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>163' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.802+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>164' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.793+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>165' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.784+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>166' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.774+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>167' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.764+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>168' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.755+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>169' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.746+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>170' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.736+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>171' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.727+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>172' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.718+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>173' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.709+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>174' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.699+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>175' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.690+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>176' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.681+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>177' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.672+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>178' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.664+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>179' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.655+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>180' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.647+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>181' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.638+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>182' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.629+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>183' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.620+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>184' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.611+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>185' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.603+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>186' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.594+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>187' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.586+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>188' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.578+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>189' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.569+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>190' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.561+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>191' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.552+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>192' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.543+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>193' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.533+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>194' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.524+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>195' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.515+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>196' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.505+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>197' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.496+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>198' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.488+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>199' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.479+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>200' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.469+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>201' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.460+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>202' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.450+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>203' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.440+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>204' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.431+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>205' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.420+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>206' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.412+0800" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;ap_uint&lt;32>, 0>207' contains leftover data, which may result in RTL simulation hanging." projectName="SDA" solutionName="solution1" date="2025-02-25T14:24:42.402+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
