Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 25 22:37:02 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serialInterface_timing_summary_routed.rpt -pb serialInterface_timing_summary_routed.pb -rpx serialInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : serialInterface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.439        0.000                      0                  609        0.202        0.000                      0                  609        4.500        0.000                       0                   377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.439        0.000                      0                  609        0.202        0.000                      0                  609        4.500        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.982ns (19.285%)  route 4.110ns (80.715%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.706    10.252    countTransmitCycles
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.408    14.691    countTransmitCycles_reg[11]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.982ns (19.285%)  route 4.110ns (80.715%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.706    10.252    countTransmitCycles
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.408    14.691    countTransmitCycles_reg[12]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.982ns (19.285%)  route 4.110ns (80.715%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.706    10.252    countTransmitCycles
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.408    14.691    countTransmitCycles_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.982ns (19.285%)  route 4.110ns (80.715%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.706    10.252    countTransmitCycles
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  countTransmitCycles_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.408    14.691    countTransmitCycles_reg[9]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[0]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[1]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[2]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[3]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[4]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.982ns (19.239%)  route 4.122ns (80.761%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  countTransmitCycles_reg[0]/Q
                         net (fo=3, routed)           0.993     6.610    countTransmitCycles_reg_n_0_[0]
    SLICE_X3Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.734 f  countBitsTransmitted[3]_i_9/O
                         net (fo=1, routed)           0.407     7.141    countBitsTransmitted[3]_i_9_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     7.265 f  countBitsTransmitted[3]_i_5/O
                         net (fo=1, routed)           0.644     7.909    countBitsTransmitted[3]_i_5_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.124     8.033 r  countBitsTransmitted[3]_i_4/O
                         net (fo=35, routed)          1.360     9.392    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.154     9.546 r  countTransmitCycles[31]_i_1/O
                         net (fo=32, routed)          0.718    10.264    countTransmitCycles
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  countTransmitCycles_reg[5]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y2           FDCE (Setup_fdce_C_CE)      -0.408    14.717    countTransmitCycles_reg[5]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 receiveRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  receiveRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  receiveRegister_reg[2]/Q
                         net (fo=17, routed)          0.146     1.754    receiveRegister_reg_n_0_[2]
    SLICE_X7Y30          FDCE                                         r  receiveFIFO_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  receiveFIFO_reg_reg[3][2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.070     1.552    receiveFIFO_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 receiveRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.936%)  route 0.173ns (55.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  receiveRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  receiveRegister_reg[2]/Q
                         net (fo=17, routed)          0.173     1.781    receiveRegister_reg_n_0_[2]
    SLICE_X2Y29          FDCE                                         r  receiveFIFO_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  receiveFIFO_reg_reg[1][2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.059     1.563    receiveFIFO_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 receiveRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.782%)  route 0.153ns (48.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  receiveRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  receiveRegister_reg[7]/Q
                         net (fo=17, routed)          0.153     1.783    receiveRegister_reg_n_0_[7]
    SLICE_X2Y28          FDCE                                         r  receiveFIFO_reg_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  receiveFIFO_reg_reg[15][7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.052     1.555    receiveFIFO_reg_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 receiveRegister_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.754%)  route 0.161ns (53.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  receiveRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  receiveRegister_reg[3]/Q
                         net (fo=17, routed)          0.161     1.770    receiveRegister_reg_n_0_[3]
    SLICE_X2Y28          FDCE                                         r  receiveFIFO_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  receiveFIFO_reg_reg[15][3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.059     1.541    receiveFIFO_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 receiveRegister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.350%)  route 0.200ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  receiveRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  receiveRegister_reg[6]/Q
                         net (fo=17, routed)          0.200     1.807    receiveRegister_reg_n_0_[6]
    SLICE_X3Y28          FDCE                                         r  receiveFIFO_reg_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  receiveFIFO_reg_reg[10][6]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.066     1.569    receiveFIFO_reg_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 loadTransmitFIFO_regShiftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadTransmitFIFO_regShiftReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.630%)  route 0.180ns (52.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  loadTransmitFIFO_regShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  loadTransmitFIFO_regShiftReg_reg[0]/Q
                         net (fo=2, routed)           0.180     1.822    loadTransmitFIFO_regShiftReg[0]
    SLICE_X5Y6           FDCE                                         r  loadTransmitFIFO_regShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  loadTransmitFIFO_regShiftReg_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.070     1.583    loadTransmitFIFO_regShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.177%)  route 0.169ns (50.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  receiveRegister_reg[0]/Q
                         net (fo=17, routed)          0.169     1.800    receiveRegister_reg_n_0_[0]
    SLICE_X5Y30          FDCE                                         r  receiveFIFO_reg_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  receiveFIFO_reg_reg[2][0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.070     1.552    receiveFIFO_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.038%)  route 0.211ns (59.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  receiveRegister_reg[5]/Q
                         net (fo=17, routed)          0.211     1.818    receiveRegister_reg_n_0_[5]
    SLICE_X2Y31          FDCE                                         r  receiveFIFO_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  receiveFIFO_reg_reg[0][5]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.063     1.569    receiveFIFO_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 countBitsReceived_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countBitsReceived_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  countBitsReceived_reg[0]/Q
                         net (fo=13, routed)          0.175     1.805    countBitsReceived__0[0]
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.043     1.848 r  countBitsReceived[3]_i_2/O
                         net (fo=1, routed)           0.000     1.848    countBitsReceived[3]_i_2_n_0
    SLICE_X2Y26          FDCE                                         r  countBitsReceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countBitsReceived_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.131     1.597    countBitsReceived_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 receiveRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveFIFO_reg_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.817%)  route 0.174ns (55.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  receiveRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  receiveRegister_reg[2]/Q
                         net (fo=17, routed)          0.174     1.782    receiveRegister_reg_n_0_[2]
    SLICE_X5Y30          FDCE                                         r  receiveFIFO_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  receiveFIFO_reg_reg[2][2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.047     1.529    receiveFIFO_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    countBitsReceived_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    countBitsReceived_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    countBitsReceived_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    countBitsReceived_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     countBitsTransmitted_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     countBitsTransmitted_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     countBitsTransmitted_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     countBitsTransmitted_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    countReceiveCycles_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     countBitsTransmitted_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     countBitsTransmitted_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    countBitsReceived_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     countBitsTransmitted_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     countBitsTransmitted_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.705ns  (logic 6.776ns (34.387%)  route 12.929ns (65.613%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  debugPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  debugPtr_reg[2]/Q
                         net (fo=8, routed)           0.848     6.420    debugPtr_reg_n_0_[2]
    SLICE_X5Y10          LUT4 (Prop_lut4_I3_O)        0.299     6.719 r  tx_OBUF_inst_i_41/O
                         net (fo=8, routed)           0.940     7.658    tx_OBUF_inst_i_41_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.124     7.782 r  tx_OBUF_inst_i_89/O
                         net (fo=3, routed)           0.454     8.236    tx_OBUF_inst_i_89_n_0
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124     8.360 r  tx_OBUF_inst_i_93/O
                         net (fo=1, routed)           0.000     8.360    tx_OBUF_inst_i_93_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.712 r  tx_OBUF_inst_i_75/O[3]
                         net (fo=3, routed)           0.897     9.609    PCOUT[7]
    SLICE_X6Y10          LUT2 (Prop_lut2_I1_O)        0.306     9.915 r  tx_OBUF_inst_i_77/O
                         net (fo=1, routed)           0.000     9.915    tx_OBUF_inst_i_77_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.291 r  tx_OBUF_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.291    tx_OBUF_inst_i_37_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.510 r  tx_OBUF_inst_i_86/O[0]
                         net (fo=2, routed)           0.914    11.424    tx1[8]
    SLICE_X7Y8           LUT4 (Prop_lut4_I3_O)        0.295    11.719 r  tx_OBUF_inst_i_87/O
                         net (fo=1, routed)           0.665    12.384    tx_OBUF_inst_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I1_O)        0.124    12.508 f  tx_OBUF_inst_i_74/O
                         net (fo=1, routed)           0.655    13.163    tx_OBUF_inst_i_74_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.124    13.287 f  tx_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.687    13.974    tx_OBUF_inst_i_36_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124    14.098 r  tx_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.653    14.751    tx_OBUF_inst_i_18_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.124    14.875 f  tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.452    15.327    tx_OBUF_inst_i_6_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124    15.451 r  tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.423    15.874    tx_OBUF_inst_i_2_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    15.998 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.341    21.339    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    24.857 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    24.857    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataAvailableInterrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.928ns  (logic 4.937ns (41.395%)  route 6.990ns (58.605%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.473     8.097    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.321     8.418 r  dataAvailableInterrupt_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.930    13.348    dataAvailableInterrupt_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723    17.072 r  dataAvailableInterrupt_OBUF_inst/O
                         net (fo=0)                   0.000    17.072    dataAvailableInterrupt
    L1                                                                r  dataAvailableInterrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 4.725ns (46.465%)  route 5.444ns (53.535%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          1.143     8.767    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.327     9.094 r  dataReceived_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.714    11.808    dataReceived_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.313 r  dataReceived_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.313    dataReceived[0]
    U16                                                               r  dataReceived[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.902ns  (logic 4.724ns (47.708%)  route 5.178ns (52.292%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          1.025     8.649    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.327     8.976 r  dataReceived_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.567    11.542    dataReceived_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.046 r  dataReceived_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.046    dataReceived[8]
    V13                                                               r  dataReceived[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.894ns  (logic 4.726ns (47.769%)  route 5.168ns (52.231%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          1.010     8.634    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.327     8.961 r  dataReceived_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.571    11.532    dataReceived_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.038 r  dataReceived_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.038    dataReceived[6]
    U14                                                               r  dataReceived[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.860ns  (logic 4.721ns (47.875%)  route 5.140ns (52.125%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.841     8.465    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.327     8.792 r  dataReceived_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.712    11.504    dataReceived_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.005 r  dataReceived_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.005    dataReceived[7]
    V14                                                               r  dataReceived[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 4.734ns (48.267%)  route 5.075ns (51.733%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.777     8.401    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.327     8.728 r  dataReceived_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.711    11.439    dataReceived_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.953 r  dataReceived_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.953    dataReceived[5]
    U15                                                               r  dataReceived[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.179ns  (logic 4.750ns (51.745%)  route 4.429ns (48.255%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.782     8.406    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.327     8.733 r  dataReceived_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.061    10.794    dataReceived_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.323 r  dataReceived_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.323    dataReceived[1]
    E19                                                               r  dataReceived[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 4.729ns (51.569%)  route 4.441ns (48.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.703     8.326    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.327     8.653 r  dataReceived_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.152    10.805    dataReceived_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.314 r  dataReceived_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.314    dataReceived[4]
    W18                                                               r  dataReceived[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_writePtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.729ns (51.710%)  route 4.416ns (48.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  receiveFIFO_reg_writePtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.478     5.622 r  receiveFIFO_reg_writePtr_reg[3]/Q
                         net (fo=19, routed)          1.182     6.804    receiveFIFO_reg_writePtr_reg[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I2_O)        0.295     7.099 r  dataReceived_OBUF[8]_inst_i_8/O
                         net (fo=1, routed)           0.404     7.504    dataReceived_OBUF[8]_inst_i_8_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.120     7.624 f  dataReceived_OBUF[8]_inst_i_5/O
                         net (fo=11, routed)          0.876     8.500    dataReceived_OBUF[8]_inst_i_5_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.327     8.827 r  dataReceived_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.954    10.780    dataReceived_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.290 r  dataReceived_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.290    dataReceived[3]
    V19                                                               r  dataReceived[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveFIFO_reg_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.433ns (67.174%)  route 0.700ns (32.826%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  receiveFIFO_reg_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  receiveFIFO_reg_reg[8][2]/Q
                         net (fo=1, routed)           0.098     1.710    receiveFIFO_reg_reg[8][2]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  dataReceived_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.140     1.894    dataReceived_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.939 r  dataReceived_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.401    dataReceived_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.604 r  dataReceived_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.604    dataReceived[2]
    U19                                                               r  dataReceived[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.441ns (66.009%)  route 0.742ns (33.991%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y32          FDCE                                         r  receiveFIFO_reg_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  receiveFIFO_reg_reg[8][3]/Q
                         net (fo=1, routed)           0.104     1.717    receiveFIFO_reg_reg[8][3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  dataReceived_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.176     1.938    dataReceived_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.983 r  dataReceived_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.445    dataReceived_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.655 r  dataReceived_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.655    dataReceived[3]
    V19                                                               r  dataReceived[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.462ns (65.310%)  route 0.776ns (34.690%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  receiveFIFO_reg_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  receiveFIFO_reg_reg[14][1]/Q
                         net (fo=1, routed)           0.097     1.711    receiveFIFO_reg_reg[14][1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  dataReceived_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.198     1.954    dataReceived_OBUF[1]_inst_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  dataReceived_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.480    dataReceived_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.711 r  dataReceived_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.711    dataReceived[1]
    E19                                                               r  dataReceived[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[11][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.464ns (65.183%)  route 0.782ns (34.817%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  receiveFIFO_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  receiveFIFO_reg_reg[11][4]/Q
                         net (fo=1, routed)           0.134     1.771    receiveFIFO_reg_reg[11][4]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  dataReceived_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.089     1.905    dataReceived_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  dataReceived_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.509    dataReceived_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.719 r  dataReceived_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.719    dataReceived[4]
    W18                                                               r  dataReceived[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_regReadPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.433ns (59.657%)  route 0.969ns (40.343%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  receiveFIFO_regReadPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  receiveFIFO_regReadPtr_reg[3]/Q
                         net (fo=12, routed)          0.191     1.789    receiveFIFO_regReadPtr_reg[3]
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.099     1.888 r  dataReceived_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.666    dataReceived_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.872 r  dataReceived_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.872    dataReceived[0]
    U16                                                               r  dataReceived[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[8][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.447ns (59.774%)  route 0.973ns (40.226%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  receiveFIFO_reg_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  receiveFIFO_reg_reg[8][5]/Q
                         net (fo=1, routed)           0.142     1.754    receiveFIFO_reg_reg[8][5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  dataReceived_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.050     1.849    dataReceived_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  dataReceived_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.675    dataReceived_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.890 r  dataReceived_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.890    dataReceived[5]
    U15                                                               r  dataReceived[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[10][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.438ns (58.761%)  route 1.009ns (41.239%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  receiveFIFO_reg_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  receiveFIFO_reg_reg[10][6]/Q
                         net (fo=1, routed)           0.125     1.735    receiveFIFO_reg_reg[10][6]
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  dataReceived_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.151     1.931    dataReceived_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  dataReceived_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.733     2.709    dataReceived_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.916 r  dataReceived_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.916    dataReceived[6]
    U14                                                               r  dataReceived[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_regReadPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.391ns (56.208%)  route 1.084ns (43.792%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  receiveFIFO_regReadPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  receiveFIFO_regReadPtr_reg[2]/Q
                         net (fo=23, routed)          0.346     1.957    receiveFIFO_regReadPtr_reg[2]
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  dataReceived_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.738     2.740    dataReceived_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.945 r  dataReceived_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.945    dataReceived[8]
    V13                                                               r  dataReceived[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveFIFO_reg_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataReceived[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.433ns (56.881%)  route 1.086ns (43.119%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  receiveFIFO_reg_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  receiveFIFO_reg_reg[11][7]/Q
                         net (fo=1, routed)           0.139     1.749    receiveFIFO_reg_reg[11][7]
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  dataReceived_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.155     1.949    dataReceived_OBUF[7]_inst_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.994 r  dataReceived_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.786    dataReceived_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.988 r  dataReceived_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.988    dataReceived[7]
    V14                                                               r  dataReceived[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.607ns  (logic 1.405ns (38.948%)  route 2.202ns (61.052%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  countBitsTransmitted_reg[0]/Q
                         net (fo=11, routed)          0.232     1.848    B[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.970     3.863    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.082 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.082    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           966 Endpoints
Min Delay           966 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][6]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[13][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.260ns  (logic 1.704ns (18.404%)  route 7.555ns (81.596%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          1.176     8.431    transmitFIFO_regWritePtr
    SLICE_X6Y6           LUT5 (Prop_lut5_I1_O)        0.124     8.555 r  transmitFIFO_reg[13][7]_i_1/O
                         net (fo=8, routed)           0.704     9.260    transmitFIFO_reg[13]
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  transmitFIFO_reg_reg[13][7]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.232ns  (logic 1.732ns (18.764%)  route 7.499ns (81.236%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          0.822     8.077    transmitFIFO_regWritePtr
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.152     8.229 r  transmitFIFO_reg[2][7]_i_1/O
                         net (fo=8, routed)           1.002     9.232    transmitFIFO_reg[2]
    SLICE_X11Y7          FDCE                                         r  transmitFIFO_reg_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  transmitFIFO_reg_reg[2][0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            transmitFIFO_reg_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.232ns  (logic 1.732ns (18.764%)  route 7.499ns (81.236%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enable_IBUF_inst/O
                         net (fo=24, routed)          5.675     7.131    enable_IBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     7.255 r  transmitFIFO_regWritePtr[3]_i_1/O
                         net (fo=20, routed)          0.822     8.077    transmitFIFO_regWritePtr
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.152     8.229 r  transmitFIFO_reg[2][7]_i_1/O
                         net (fo=8, routed)           1.002     9.232    transmitFIFO_reg[2]
    SLICE_X11Y7          FDCE                                         r  transmitFIFO_reg_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.450     4.791    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  transmitFIFO_reg_reg[2][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataToTransmit[4]
                            (input port)
  Destination:            transmitFIFO_reg_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.219ns (37.498%)  route 0.365ns (62.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  dataToTransmit[4] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dataToTransmit_IBUF[4]_inst/O
                         net (fo=16, routed)          0.365     0.584    dataToTransmit_IBUF[4]
    SLICE_X7Y8           FDCE                                         r  transmitFIFO_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  transmitFIFO_reg_reg[5][4]/C

Slack:                    inf
  Source:                 dataToTransmit[4]
                            (input port)
  Destination:            transmitFIFO_reg_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.219ns (36.859%)  route 0.375ns (63.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  dataToTransmit[4] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dataToTransmit_IBUF[4]_inst/O
                         net (fo=16, routed)          0.375     0.594    dataToTransmit_IBUF[4]
    SLICE_X7Y6           FDCE                                         r  transmitFIFO_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  transmitFIFO_reg_reg[3][4]/C

Slack:                    inf
  Source:                 dataToTransmit[5]
                            (input port)
  Destination:            transmitFIFO_reg_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.234ns (39.367%)  route 0.360ns (60.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  dataToTransmit[5] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  dataToTransmit_IBUF[5]_inst/O
                         net (fo=16, routed)          0.360     0.594    dataToTransmit_IBUF[5]
    SLICE_X7Y7           FDCE                                         r  transmitFIFO_reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  transmitFIFO_reg_reg[7][5]/C

Slack:                    inf
  Source:                 dataToTransmit[7]
                            (input port)
  Destination:            transmitFIFO_reg_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.227ns (38.016%)  route 0.370ns (61.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  dataToTransmit[7] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  dataToTransmit_IBUF[7]_inst/O
                         net (fo=16, routed)          0.370     0.597    dataToTransmit_IBUF[7]
    SLICE_X5Y5           FDCE                                         r  transmitFIFO_reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  transmitFIFO_reg_reg[7][7]/C

Slack:                    inf
  Source:                 dataToTransmit[7]
                            (input port)
  Destination:            transmitFIFO_reg_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.227ns (37.646%)  route 0.376ns (62.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  dataToTransmit[7] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  dataToTransmit_IBUF[7]_inst/O
                         net (fo=16, routed)          0.376     0.603    dataToTransmit_IBUF[7]
    SLICE_X4Y5           FDCE                                         r  transmitFIFO_reg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  transmitFIFO_reg_reg[2][7]/C

Slack:                    inf
  Source:                 dataToTransmit[5]
                            (input port)
  Destination:            transmitFIFO_reg_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.234ns (37.936%)  route 0.383ns (62.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  dataToTransmit[5] (IN)
                         net (fo=0)                   0.000     0.000    dataToTransmit[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  dataToTransmit_IBUF[5]_inst/O
                         net (fo=16, routed)          0.383     0.617    dataToTransmit_IBUF[5]
    SLICE_X7Y8           FDCE                                         r  transmitFIFO_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  transmitFIFO_reg_reg[5][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.210ns (32.748%)  route 0.430ns (67.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=376, routed)         0.430     0.640    reset_IBUF
    SLICE_X5Y13          FDCE                                         f  debugPtr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  debugPtr_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.210ns (32.748%)  route 0.430ns (67.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=376, routed)         0.430     0.640    reset_IBUF
    SLICE_X5Y13          FDCE                                         f  debugPtr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  debugPtr_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.210ns (32.748%)  route 0.430ns (67.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=376, routed)         0.430     0.640    reset_IBUF
    SLICE_X5Y13          FDCE                                         f  debugPtr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  debugPtr_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.210ns (32.748%)  route 0.430ns (67.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=376, routed)         0.430     0.640    reset_IBUF
    SLICE_X5Y13          FDCE                                         f  debugPtr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  debugPtr_reg[5]/C





