Classic Timing Analyzer report for HW
Thu May 16 12:57:52 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.932 ns                         ; StoreControl:inst11|Output[19]                                                                      ; OutputSC[19]               ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 100.56 MHz ( period = 9.944 ns ) ; Controler:inst26|ALUSrcB[0]                                                                         ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2] ; MUXMDR:inst16|Out[2]       ; CLK        ; CLK      ; 104          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                            ;            ;          ; 104          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 100.56 MHz ( period = 9.944 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.761 ns                ;
; N/A                                     ; 100.90 MHz ( period = 9.911 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.713 ns                ;
; N/A                                     ; 101.10 MHz ( period = 9.891 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.693 ns                ;
; N/A                                     ; 102.31 MHz ( period = 9.774 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.591 ns                ;
; N/A                                     ; 102.57 MHz ( period = 9.749 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.66 MHz ( period = 9.741 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.544 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.565 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.565 ns                ;
; N/A                                     ; 102.75 MHz ( period = 9.732 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 102.75 MHz ( period = 9.732 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 102.86 MHz ( period = 9.722 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.555 ns                ;
; N/A                                     ; 102.86 MHz ( period = 9.722 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.555 ns                ;
; N/A                                     ; 102.92 MHz ( period = 9.716 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 102.93 MHz ( period = 9.715 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 102.93 MHz ( period = 9.715 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.546 ns                ;
; N/A                                     ; 102.93 MHz ( period = 9.715 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 102.98 MHz ( period = 9.711 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 102.98 MHz ( period = 9.711 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.518 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.513 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.513 ns                ;
; N/A                                     ; 103.14 MHz ( period = 9.696 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.511 ns                ;
; N/A                                     ; 103.14 MHz ( period = 9.696 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.524 ns                ;
; N/A                                     ; 103.14 MHz ( period = 9.696 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.524 ns                ;
; N/A                                     ; 103.17 MHz ( period = 9.693 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.508 ns                ;
; N/A                                     ; 103.17 MHz ( period = 9.693 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 103.17 MHz ( period = 9.693 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 103.21 MHz ( period = 9.689 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.514 ns                ;
; N/A                                     ; 103.28 MHz ( period = 9.682 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 103.28 MHz ( period = 9.682 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 103.28 MHz ( period = 9.682 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 103.31 MHz ( period = 9.680 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 103.31 MHz ( period = 9.680 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.497 ns                ;
; N/A                                     ; 103.31 MHz ( period = 9.680 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.497 ns                ;
; N/A                                     ; 103.32 MHz ( period = 9.679 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.32 MHz ( period = 9.679 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.33 MHz ( period = 9.678 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 103.33 MHz ( period = 9.678 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.495 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.470 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 103.42 MHz ( period = 9.669 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.487 ns                ;
; N/A                                     ; 103.49 MHz ( period = 9.663 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.476 ns                ;
; N/A                                     ; 103.49 MHz ( period = 9.663 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.476 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.467 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.460 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.467 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 103.52 MHz ( period = 9.660 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.479 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.57 MHz ( period = 9.655 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.466 ns                ;
; N/A                                     ; 103.62 MHz ( period = 9.651 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.70 MHz ( period = 9.643 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.459 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.446 ns                ;
; N/A                                     ; 104.03 MHz ( period = 9.613 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.417 ns                ;
; N/A                                     ; 104.13 MHz ( period = 9.603 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 104.13 MHz ( period = 9.603 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 9.438 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.422 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.422 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.409 ns                ;
; N/A                                     ; 104.41 MHz ( period = 9.578 ns )                    ; Registrador:inst8|Saida[1]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 9.390 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 104.57 MHz ( period = 9.563 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 104.68 MHz ( period = 9.553 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.374 ns                ;
; N/A                                     ; 104.68 MHz ( period = 9.553 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.374 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 104.69 MHz ( period = 9.552 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 104.71 MHz ( period = 9.550 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 104.76 MHz ( period = 9.546 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.362 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 104.77 MHz ( period = 9.545 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 104.79 MHz ( period = 9.543 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.373 ns                ;
; N/A                                     ; 104.81 MHz ( period = 9.541 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.373 ns                ;
; N/A                                     ; 104.89 MHz ( period = 9.534 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.348 ns                ;
; N/A                                     ; 104.90 MHz ( period = 9.533 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 104.90 MHz ( period = 9.533 ns )                    ; Controler:inst26|ALUop[1]              ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 104.93 MHz ( period = 9.530 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.348 ns                ;
; N/A                                     ; 104.93 MHz ( period = 9.530 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.348 ns                ;
; N/A                                     ; 104.94 MHz ( period = 9.529 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 104.94 MHz ( period = 9.529 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.354 ns                ;
; N/A                                     ; 105.01 MHz ( period = 9.523 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 105.01 MHz ( period = 9.523 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 105.01 MHz ( period = 9.523 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.04 MHz ( period = 9.520 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.05 MHz ( period = 9.519 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 105.05 MHz ( period = 9.519 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.338 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.34 MHz ( period = 9.493 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.310 ns                ;
; N/A                                     ; 105.37 MHz ( period = 9.490 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.310 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; Instr_Reg:inst3|Instr15_0[0]           ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.292 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.41 MHz ( period = 9.487 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.43 MHz ( period = 9.485 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.46 MHz ( period = 9.482 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.297 ns                ;
; N/A                                     ; 105.52 MHz ( period = 9.477 ns )                    ; Registrador:inst8|Saida[5]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.294 ns                ;
; N/A                                     ; 105.64 MHz ( period = 9.466 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 105.64 MHz ( period = 9.466 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 105.65 MHz ( period = 9.465 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 105.65 MHz ( period = 9.465 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.273 ns                ;
; N/A                                     ; 105.76 MHz ( period = 9.455 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.273 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 9.253 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 105.97 MHz ( period = 9.437 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 9.236 ns                ;
; N/A                                     ; 106.01 MHz ( period = 9.433 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 9.268 ns                ;
; N/A                                     ; 106.01 MHz ( period = 9.433 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 9.268 ns                ;
; N/A                                     ; 106.06 MHz ( period = 9.429 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 9.242 ns                ;
; N/A                                     ; 106.06 MHz ( period = 9.429 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 9.242 ns                ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 9.226 ns                ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 9.245 ns                ;
; N/A                                     ; 106.09 MHz ( period = 9.426 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 9.245 ns                ;
; N/A                                     ; 106.10 MHz ( period = 9.425 ns )                    ; Controler:inst26|ALUSrcB[0]            ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.12 MHz ( period = 9.423 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.15 MHz ( period = 9.421 ns )                    ; Controler:inst26|ALUop[2]              ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 9.232 ns                ;
; N/A                                     ; 106.18 MHz ( period = 9.418 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 106.18 MHz ( period = 9.418 ns )                    ; Instr_Reg:inst3|Instr15_0[5]~DUPLICATE ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 106.20 MHz ( period = 9.416 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 106.20 MHz ( period = 9.416 ns )                    ; Controler:inst26|ALUSrcB[1]            ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 106.33 MHz ( period = 9.405 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 9.220 ns                ;
; N/A                                     ; 106.36 MHz ( period = 9.402 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 106.36 MHz ( period = 9.402 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 106.37 MHz ( period = 9.401 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 106.37 MHz ( period = 9.401 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; Registrador:inst|Saida[5]              ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.203 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; Instr_Reg:inst3|Instr15_0[3]           ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 106.47 MHz ( period = 9.392 ns )                    ; Controler:inst26|ALUop[0]              ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 9.208 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 9.211 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 9.211 ns                ;
; N/A                                     ; 106.51 MHz ( period = 9.389 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 9.206 ns                ;
; N/A                                     ; 106.51 MHz ( period = 9.389 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 9.206 ns                ;
; N/A                                     ; 106.52 MHz ( period = 9.388 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.52 MHz ( period = 9.388 ns )                    ; Registrador:inst8|Saida[0]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Registrador:inst|Saida[1]              ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 9.191 ns                ;
; N/A                                     ; 106.58 MHz ( period = 9.383 ns )                    ; Controler:inst26|ALUSrcA[1]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 9.205 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]            ; MUXMDR:inst16|Out[2]           ; CLK        ; CLK      ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]            ; MUXMDR:inst16|Out[4]           ; CLK        ; CLK      ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]            ; MUXMDR:inst16|Out[5]           ; CLK        ; CLK      ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]            ; MUXMDR:inst16|Out[3]           ; CLK        ; CLK      ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[7]                                                                                    ; StoreControl:inst11|Output[7]  ; CLK        ; CLK      ; None                       ; None                       ; 0.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[26]                                                                                   ; StoreControl:inst11|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 0.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[20]                                                                                   ; StoreControl:inst11|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 0.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]            ; MUXMDR:inst16|Out[1]           ; CLK        ; CLK      ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[22]                                                                                   ; StoreControl:inst11|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 0.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[18]                                                                                   ; StoreControl:inst11|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[24]                                                                                   ; StoreControl:inst11|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 0.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]            ; MUXMDR:inst16|Out[0]           ; CLK        ; CLK      ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1] ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]            ; MUXMDR:inst16|Out[7]           ; CLK        ; CLK      ; None                       ; None                       ; 1.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[31]                                                                                   ; StoreControl:inst11|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[29]                                                                                   ; StoreControl:inst11|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]            ; MUXMDR:inst16|Out[6]           ; CLK        ; CLK      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[23]                                                                                   ; StoreControl:inst11|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0] ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6] ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[28]                                                                                   ; StoreControl:inst11|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[30]                                                                                   ; StoreControl:inst11|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 1.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[19]                                                                                   ; StoreControl:inst11|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[14]                                                                                   ; StoreControl:inst11|Output[14] ; CLK        ; CLK      ; None                       ; None                       ; 0.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[15]                                                                                   ; StoreControl:inst11|Output[15] ; CLK        ; CLK      ; None                       ; None                       ; 0.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[10]                                                                                   ; StoreControl:inst11|Output[10] ; CLK        ; CLK      ; None                       ; None                       ; 0.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[21]                                                                                   ; StoreControl:inst11|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 1.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5] ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2] ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[8]                                                                                    ; StoreControl:inst11|Output[8]  ; CLK        ; CLK      ; None                       ; None                       ; 0.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[13]                                                                                   ; StoreControl:inst11|Output[13] ; CLK        ; CLK      ; None                       ; None                       ; 0.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[9]                                                                                    ; StoreControl:inst11|Output[9]  ; CLK        ; CLK      ; None                       ; None                       ; 0.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[4]                                                                                    ; StoreControl:inst11|Output[4]  ; CLK        ; CLK      ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[2]                                                                                    ; StoreControl:inst11|Output[2]  ; CLK        ; CLK      ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7] ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[25]                                                                                   ; StoreControl:inst11|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[17]                                                                                   ; StoreControl:inst11|Output[17] ; CLK        ; CLK      ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[0]                                                                                    ; StoreControl:inst11|Output[0]  ; CLK        ; CLK      ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3] ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[5]                                                                                    ; StoreControl:inst11|Output[5]  ; CLK        ; CLK      ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[3]                                                                                    ; StoreControl:inst11|Output[3]  ; CLK        ; CLK      ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[1]                                                                                    ; StoreControl:inst11|Output[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4] ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 2.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[6]                                                                                    ; StoreControl:inst11|Output[6]  ; CLK        ; CLK      ; None                       ; None                       ; 1.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[27]                                                                                   ; StoreControl:inst11|Output[27] ; CLK        ; CLK      ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[16]                                                                                   ; StoreControl:inst11|Output[16] ; CLK        ; CLK      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst26|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[12]                                                                                   ; StoreControl:inst11|Output[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[11]                                                                                   ; StoreControl:inst11|Output[11] ; CLK        ; CLK      ; None                       ; None                       ; 1.623 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                           ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; N/A   ; None         ; 9.932 ns   ; StoreControl:inst11|Output[19]                                                                                 ; OutputSC[19]     ; CLK        ;
; N/A   ; None         ; 9.892 ns   ; StoreControl:inst11|Output[17]                                                                                 ; OutputSC[17]     ; CLK        ;
; N/A   ; None         ; 9.707 ns   ; StoreControl:inst11|Output[7]                                                                                  ; OutputSC[7]      ; CLK        ;
; N/A   ; None         ; 9.632 ns   ; StoreControl:inst11|Output[2]                                                                                  ; OutputSC[2]      ; CLK        ;
; N/A   ; None         ; 9.566 ns   ; StoreControl:inst11|Output[18]                                                                                 ; OutputSC[18]     ; CLK        ;
; N/A   ; None         ; 9.560 ns   ; StoreControl:inst11|Output[4]                                                                                  ; OutputSC[4]      ; CLK        ;
; N/A   ; None         ; 9.501 ns   ; StoreControl:inst11|Output[0]                                                                                  ; OutputSC[0]      ; CLK        ;
; N/A   ; None         ; 9.479 ns   ; StoreControl:inst11|Output[13]                                                                                 ; OutputSC[13]     ; CLK        ;
; N/A   ; None         ; 9.457 ns   ; StoreControl:inst11|Output[28]                                                                                 ; OutputSC[28]     ; CLK        ;
; N/A   ; None         ; 9.450 ns   ; StoreControl:inst11|Output[26]                                                                                 ; OutputSC[26]     ; CLK        ;
; N/A   ; None         ; 9.441 ns   ; StoreControl:inst11|Output[22]                                                                                 ; OutputSC[22]     ; CLK        ;
; N/A   ; None         ; 9.423 ns   ; StoreControl:inst11|Output[29]                                                                                 ; OutputSC[29]     ; CLK        ;
; N/A   ; None         ; 9.385 ns   ; StoreControl:inst11|Output[14]                                                                                 ; OutputSC[14]     ; CLK        ;
; N/A   ; None         ; 9.380 ns   ; StoreControl:inst11|Output[1]                                                                                  ; OutputSC[1]      ; CLK        ;
; N/A   ; None         ; 9.347 ns   ; StoreControl:inst11|Output[25]                                                                                 ; OutputSC[25]     ; CLK        ;
; N/A   ; None         ; 9.294 ns   ; StoreControl:inst11|Output[24]                                                                                 ; OutputSC[24]     ; CLK        ;
; N/A   ; None         ; 9.278 ns   ; StoreControl:inst11|Output[21]                                                                                 ; OutputSC[21]     ; CLK        ;
; N/A   ; None         ; 9.266 ns   ; StoreControl:inst11|Output[20]                                                                                 ; OutputSC[20]     ; CLK        ;
; N/A   ; None         ; 9.211 ns   ; StoreControl:inst11|Output[16]                                                                                 ; OutputSC[16]     ; CLK        ;
; N/A   ; None         ; 9.175 ns   ; StoreControl:inst11|Output[30]                                                                                 ; OutputSC[30]     ; CLK        ;
; N/A   ; None         ; 9.169 ns   ; StoreControl:inst11|Output[23]                                                                                 ; OutputSC[23]     ; CLK        ;
; N/A   ; None         ; 9.161 ns   ; StoreControl:inst11|Output[31]                                                                                 ; OutputSC[31]     ; CLK        ;
; N/A   ; None         ; 9.151 ns   ; StoreControl:inst11|Output[27]                                                                                 ; OutputSC[27]     ; CLK        ;
; N/A   ; None         ; 9.032 ns   ; StoreControl:inst11|Output[5]                                                                                  ; OutputSC[5]      ; CLK        ;
; N/A   ; None         ; 9.026 ns   ; StoreControl:inst11|Output[6]                                                                                  ; OutputSC[6]      ; CLK        ;
; N/A   ; None         ; 9.000 ns   ; StoreControl:inst11|Output[3]                                                                                  ; OutputSC[3]      ; CLK        ;
; N/A   ; None         ; 8.955 ns   ; StoreControl:inst11|Output[11]                                                                                 ; OutputSC[11]     ; CLK        ;
; N/A   ; None         ; 8.918 ns   ; StoreControl:inst11|Output[8]                                                                                  ; OutputSC[8]      ; CLK        ;
; N/A   ; None         ; 8.898 ns   ; StoreControl:inst11|Output[10]                                                                                 ; OutputSC[10]     ; CLK        ;
; N/A   ; None         ; 8.664 ns   ; StoreControl:inst11|Output[9]                                                                                  ; OutputSC[9]      ; CLK        ;
; N/A   ; None         ; 8.470 ns   ; StoreControl:inst11|Output[15]                                                                                 ; OutputSC[15]     ; CLK        ;
; N/A   ; None         ; 8.163 ns   ; StoreControl:inst11|Output[12]                                                                                 ; OutputSC[12]     ; CLK        ;
; N/A   ; None         ; 7.371 ns   ; Registrador:inst|Saida[1]                                                                                      ; PC[1]            ; CLK        ;
; N/A   ; None         ; 7.352 ns   ; Registrador:inst12|Saida[26]                                                                                   ; OutputRegALU[26] ; CLK        ;
; N/A   ; None         ; 7.261 ns   ; Registrador:inst12|Saida[5]                                                                                    ; OutputRegALU[5]  ; CLK        ;
; N/A   ; None         ; 7.111 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6] ; OutputMem[30]    ; CLK        ;
; N/A   ; None         ; 7.070 ns   ; Registrador:inst12|Saida[31]                                                                                   ; OutputRegALU[31] ; CLK        ;
; N/A   ; None         ; 6.946 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]            ; OutputMem[7]     ; CLK        ;
; N/A   ; None         ; 6.939 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]   ; OutputMem[13]    ; CLK        ;
; N/A   ; None         ; 6.937 ns   ; Registrador:inst12|Saida[28]                                                                                   ; OutputRegALU[28] ; CLK        ;
; N/A   ; None         ; 6.935 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]   ; OutputMem[12]    ; CLK        ;
; N/A   ; None         ; 6.932 ns   ; Registrador:inst|Saida[10]                                                                                     ; PC[10]           ; CLK        ;
; N/A   ; None         ; 6.927 ns   ; Registrador:inst|Saida[5]                                                                                      ; PC[5]            ; CLK        ;
; N/A   ; None         ; 6.894 ns   ; Registrador:inst|Saida[8]                                                                                      ; PC[8]            ; CLK        ;
; N/A   ; None         ; 6.875 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]            ; OutputMem[0]     ; CLK        ;
; N/A   ; None         ; 6.860 ns   ; Registrador:inst12|Saida[29]                                                                                   ; OutputRegALU[29] ; CLK        ;
; N/A   ; None         ; 6.854 ns   ; Registrador:inst|Saida[12]                                                                                     ; PC[12]           ; CLK        ;
; N/A   ; None         ; 6.854 ns   ; Registrador:inst12|Saida[14]                                                                                   ; OutputRegALU[14] ; CLK        ;
; N/A   ; None         ; 6.841 ns   ; Registrador:inst|Saida[6]                                                                                      ; PC[6]            ; CLK        ;
; N/A   ; None         ; 6.821 ns   ; Registrador:inst|Saida[4]                                                                                      ; PC[4]            ; CLK        ;
; N/A   ; None         ; 6.785 ns   ; Registrador:inst12|Saida[18]                                                                                   ; OutputRegALU[18] ; CLK        ;
; N/A   ; None         ; 6.731 ns   ; Registrador:inst|Saida[31]                                                                                     ; PC[31]           ; CLK        ;
; N/A   ; None         ; 6.725 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]   ; OutputMem[19]    ; CLK        ;
; N/A   ; None         ; 6.713 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]   ; OutputMem[21]    ; CLK        ;
; N/A   ; None         ; 6.691 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]            ; OutputMem[3]     ; CLK        ;
; N/A   ; None         ; 6.676 ns   ; Registrador:inst|Saida[15]                                                                                     ; PC[15]           ; CLK        ;
; N/A   ; None         ; 6.672 ns   ; Registrador:inst12|Saida[8]                                                                                    ; OutputRegALU[8]  ; CLK        ;
; N/A   ; None         ; 6.660 ns   ; Registrador:inst12|Saida[3]                                                                                    ; OutputRegALU[3]  ; CLK        ;
; N/A   ; None         ; 6.657 ns   ; Registrador:inst|Saida[2]                                                                                      ; PC[2]            ; CLK        ;
; N/A   ; None         ; 6.655 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]   ; OutputMem[23]    ; CLK        ;
; N/A   ; None         ; 6.653 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]   ; OutputMem[22]    ; CLK        ;
; N/A   ; None         ; 6.638 ns   ; Registrador:inst12|Saida[11]                                                                                   ; OutputRegALU[11] ; CLK        ;
; N/A   ; None         ; 6.630 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]   ; OutputMem[18]    ; CLK        ;
; N/A   ; None         ; 6.620 ns   ; Registrador:inst12|Saida[0]                                                                                    ; OutputRegALU[0]  ; CLK        ;
; N/A   ; None         ; 6.616 ns   ; Registrador:inst12|Saida[15]                                                                                   ; OutputRegALU[15] ; CLK        ;
; N/A   ; None         ; 6.574 ns   ; Registrador:inst12|Saida[4]                                                                                    ; OutputRegALU[4]  ; CLK        ;
; N/A   ; None         ; 6.554 ns   ; Registrador:inst12|Saida[6]                                                                                    ; OutputRegALU[6]  ; CLK        ;
; N/A   ; None         ; 6.554 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]   ; OutputMem[10]    ; CLK        ;
; N/A   ; None         ; 6.530 ns   ; Registrador:inst|Saida[17]                                                                                     ; PC[17]           ; CLK        ;
; N/A   ; None         ; 6.522 ns   ; Registrador:inst12|Saida[30]                                                                                   ; OutputRegALU[30] ; CLK        ;
; N/A   ; None         ; 6.513 ns   ; Registrador:inst|Saida[11]                                                                                     ; PC[11]           ; CLK        ;
; N/A   ; None         ; 6.508 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]   ; OutputMem[14]    ; CLK        ;
; N/A   ; None         ; 6.506 ns   ; Registrador:inst|Saida[14]                                                                                     ; PC[14]           ; CLK        ;
; N/A   ; None         ; 6.491 ns   ; Registrador:inst12|Saida[1]                                                                                    ; OutputRegALU[1]  ; CLK        ;
; N/A   ; None         ; 6.482 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]   ; OutputMem[16]    ; CLK        ;
; N/A   ; None         ; 6.473 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]            ; OutputMem[4]     ; CLK        ;
; N/A   ; None         ; 6.461 ns   ; Registrador:inst|Saida[18]                                                                                     ; PC[18]           ; CLK        ;
; N/A   ; None         ; 6.459 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5]            ; OutputMem[5]     ; CLK        ;
; N/A   ; None         ; 6.443 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]            ; OutputMem[2]     ; CLK        ;
; N/A   ; None         ; 6.439 ns   ; Registrador:inst|Saida[30]                                                                                     ; PC[30]           ; CLK        ;
; N/A   ; None         ; 6.432 ns   ; Registrador:inst12|Saida[2]                                                                                    ; OutputRegALU[2]  ; CLK        ;
; N/A   ; None         ; 6.413 ns   ; Registrador:inst|Saida[7]                                                                                      ; PC[7]            ; CLK        ;
; N/A   ; None         ; 6.403 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]   ; OutputMem[9]     ; CLK        ;
; N/A   ; None         ; 6.385 ns   ; Registrador:inst|Saida[3]                                                                                      ; PC[3]            ; CLK        ;
; N/A   ; None         ; 6.383 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]            ; OutputMem[1]     ; CLK        ;
; N/A   ; None         ; 6.379 ns   ; Registrador:inst|Saida[20]                                                                                     ; PC[20]           ; CLK        ;
; N/A   ; None         ; 6.366 ns   ; Registrador:inst|Saida[26]                                                                                     ; PC[26]           ; CLK        ;
; N/A   ; None         ; 6.353 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0]   ; OutputMem[8]     ; CLK        ;
; N/A   ; None         ; 6.331 ns   ; Registrador:inst12|Saida[25]                                                                                   ; OutputRegALU[25] ; CLK        ;
; N/A   ; None         ; 6.328 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[5] ; OutputMem[29]    ; CLK        ;
; N/A   ; None         ; 6.327 ns   ; Registrador:inst|Saida[19]                                                                                     ; PC[19]           ; CLK        ;
; N/A   ; None         ; 6.326 ns   ; Registrador:inst|Saida[22]                                                                                     ; PC[22]           ; CLK        ;
; N/A   ; None         ; 6.315 ns   ; Registrador:inst12|Saida[10]                                                                                   ; OutputRegALU[10] ; CLK        ;
; N/A   ; None         ; 6.308 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[6]            ; OutputMem[6]     ; CLK        ;
; N/A   ; None         ; 6.296 ns   ; Registrador:inst12|Saida[20]                                                                                   ; OutputRegALU[20] ; CLK        ;
; N/A   ; None         ; 6.229 ns   ; Registrador:inst|Saida[24]                                                                                     ; PC[24]           ; CLK        ;
; N/A   ; None         ; 6.226 ns   ; Registrador:inst|Saida[0]                                                                                      ; PC[0]            ; CLK        ;
; N/A   ; None         ; 6.201 ns   ; Registrador:inst12|Saida[13]                                                                                   ; OutputRegALU[13] ; CLK        ;
; N/A   ; None         ; 6.159 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4] ; OutputMem[28]    ; CLK        ;
; N/A   ; None         ; 6.148 ns   ; Registrador:inst12|Saida[12]                                                                                   ; OutputRegALU[12] ; CLK        ;
; N/A   ; None         ; 6.131 ns   ; Registrador:inst12|Saida[21]                                                                                   ; OutputRegALU[21] ; CLK        ;
; N/A   ; None         ; 6.123 ns   ; Registrador:inst|Saida[9]                                                                                      ; PC[9]            ; CLK        ;
; N/A   ; None         ; 6.120 ns   ; Registrador:inst|Saida[27]                                                                                     ; PC[27]           ; CLK        ;
; N/A   ; None         ; 6.117 ns   ; Registrador:inst|Saida[13]                                                                                     ; PC[13]           ; CLK        ;
; N/A   ; None         ; 6.109 ns   ; Registrador:inst12|Saida[9]                                                                                    ; OutputRegALU[9]  ; CLK        ;
; N/A   ; None         ; 6.100 ns   ; Registrador:inst12|Saida[7]                                                                                    ; OutputRegALU[7]  ; CLK        ;
; N/A   ; None         ; 6.099 ns   ; Registrador:inst|Saida[28]                                                                                     ; PC[28]           ; CLK        ;
; N/A   ; None         ; 6.098 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3]   ; OutputMem[11]    ; CLK        ;
; N/A   ; None         ; 6.066 ns   ; Registrador:inst12|Saida[16]                                                                                   ; OutputRegALU[16] ; CLK        ;
; N/A   ; None         ; 6.064 ns   ; Registrador:inst|Saida[16]                                                                                     ; PC[16]           ; CLK        ;
; N/A   ; None         ; 6.044 ns   ; Registrador:inst12|Saida[24]                                                                                   ; OutputRegALU[24] ; CLK        ;
; N/A   ; None         ; 6.041 ns   ; Registrador:inst12|Saida[17]                                                                                   ; OutputRegALU[17] ; CLK        ;
; N/A   ; None         ; 6.035 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[4]   ; OutputMem[20]    ; CLK        ;
; N/A   ; None         ; 6.023 ns   ; Registrador:inst12|Saida[22]                                                                                   ; OutputRegALU[22] ; CLK        ;
; N/A   ; None         ; 6.022 ns   ; Registrador:inst12|Saida[19]                                                                                   ; OutputRegALU[19] ; CLK        ;
; N/A   ; None         ; 6.019 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1] ; OutputMem[25]    ; CLK        ;
; N/A   ; None         ; 6.004 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[0] ; OutputMem[24]    ; CLK        ;
; N/A   ; None         ; 5.985 ns   ; Registrador:inst12|Saida[23]                                                                                   ; OutputRegALU[23] ; CLK        ;
; N/A   ; None         ; 5.984 ns   ; Registrador:inst|Saida[29]                                                                                     ; PC[29]           ; CLK        ;
; N/A   ; None         ; 5.964 ns   ; Registrador:inst|Saida[25]                                                                                     ; PC[25]           ; CLK        ;
; N/A   ; None         ; 5.939 ns   ; Registrador:inst12|Saida[27]                                                                                   ; OutputRegALU[27] ; CLK        ;
; N/A   ; None         ; 5.939 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7]   ; OutputMem[15]    ; CLK        ;
; N/A   ; None         ; 5.914 ns   ; Registrador:inst|Saida[23]                                                                                     ; PC[23]           ; CLK        ;
; N/A   ; None         ; 5.882 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2] ; OutputMem[26]    ; CLK        ;
; N/A   ; None         ; 5.871 ns   ; Registrador:inst|Saida[21]                                                                                     ; PC[21]           ; CLK        ;
; N/A   ; None         ; 5.782 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[3] ; OutputMem[27]    ; CLK        ;
; N/A   ; None         ; 5.747 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[1]   ; OutputMem[17]    ; CLK        ;
; N/A   ; None         ; 5.524 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[7] ; OutputMem[31]    ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 12:57:51 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "StoreControl:inst11|Output[24]" is a latch
    Warning: Node "StoreControl:inst11|Output[25]" is a latch
    Warning: Node "StoreControl:inst11|Output[26]" is a latch
    Warning: Node "StoreControl:inst11|Output[27]" is a latch
    Warning: Node "StoreControl:inst11|Output[28]" is a latch
    Warning: Node "StoreControl:inst11|Output[29]" is a latch
    Warning: Node "StoreControl:inst11|Output[30]" is a latch
    Warning: Node "StoreControl:inst11|Output[31]" is a latch
    Warning: Node "StoreControl:inst11|Output[0]" is a latch
    Warning: Node "StoreControl:inst11|Output[1]" is a latch
    Warning: Node "StoreControl:inst11|Output[2]" is a latch
    Warning: Node "StoreControl:inst11|Output[3]" is a latch
    Warning: Node "StoreControl:inst11|Output[4]" is a latch
    Warning: Node "StoreControl:inst11|Output[5]" is a latch
    Warning: Node "StoreControl:inst11|Output[6]" is a latch
    Warning: Node "StoreControl:inst11|Output[7]" is a latch
    Warning: Node "StoreControl:inst11|Output[16]" is a latch
    Warning: Node "StoreControl:inst11|Output[17]" is a latch
    Warning: Node "StoreControl:inst11|Output[18]" is a latch
    Warning: Node "StoreControl:inst11|Output[19]" is a latch
    Warning: Node "StoreControl:inst11|Output[20]" is a latch
    Warning: Node "StoreControl:inst11|Output[21]" is a latch
    Warning: Node "StoreControl:inst11|Output[22]" is a latch
    Warning: Node "StoreControl:inst11|Output[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[24]" is a latch
    Warning: Node "MUXMDR:inst16|Out[1]" is a latch
    Warning: Node "MUXMDR:inst16|Out[2]" is a latch
    Warning: Node "MUXMDR:inst16|Out[3]" is a latch
    Warning: Node "MUXMDR:inst16|Out[25]" is a latch
    Warning: Node "MUXMDR:inst16|Out[26]" is a latch
    Warning: Node "MUXMDR:inst16|Out[27]" is a latch
    Warning: Node "MUXMDR:inst16|Out[28]" is a latch
    Warning: Node "MUXMDR:inst16|Out[29]" is a latch
    Warning: Node "MUXMDR:inst16|Out[30]" is a latch
    Warning: Node "MUXMDR:inst16|Out[31]" is a latch
    Warning: Node "MUXMDR:inst16|Out[22]" is a latch
    Warning: Node "MUXMDR:inst16|Out[0]" is a latch
    Warning: Node "MUXMDR:inst16|Out[4]" is a latch
    Warning: Node "MUXMDR:inst16|Out[5]" is a latch
    Warning: Node "MUXMDR:inst16|Out[6]" is a latch
    Warning: Node "MUXMDR:inst16|Out[7]" is a latch
    Warning: Node "StoreControl:inst11|Output[8]" is a latch
    Warning: Node "StoreControl:inst11|Output[9]" is a latch
    Warning: Node "StoreControl:inst11|Output[10]" is a latch
    Warning: Node "StoreControl:inst11|Output[11]" is a latch
    Warning: Node "StoreControl:inst11|Output[12]" is a latch
    Warning: Node "StoreControl:inst11|Output[13]" is a latch
    Warning: Node "StoreControl:inst11|Output[14]" is a latch
    Warning: Node "StoreControl:inst11|Output[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[20]" is a latch
    Warning: Node "MUXMDR:inst16|Out[21]" is a latch
    Warning: Node "MUXMDR:inst16|Out[18]" is a latch
    Warning: Node "MUXMDR:inst16|Out[19]" is a latch
    Warning: Node "MUXMDR:inst16|Out[16]" is a latch
    Warning: Node "MUXMDR:inst16|Out[17]" is a latch
    Warning: Node "MUXMDR:inst16|Out[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[14]" is a latch
    Warning: Node "MUXMDR:inst16|Out[12]" is a latch
    Warning: Node "MUXMDR:inst16|Out[13]" is a latch
    Warning: Node "MUXMDR:inst16|Out[11]" is a latch
    Warning: Node "MUXMDR:inst16|Out[10]" is a latch
    Warning: Node "MUXMDR:inst16|Out[8]" is a latch
    Warning: Node "MUXMDR:inst16|Out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUXMDR:inst16|Mux32~0" as buffer
    Info: Detected ripple clock "Controler:inst26|MDRMux[0]" as buffer
    Info: Detected ripple clock "Controler:inst26|MDRMux[1]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~1" as buffer
    Info: Detected ripple clock "Controler:inst26|StoreControl[0]" as buffer
    Info: Detected ripple clock "Controler:inst26|StoreControl[1]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~0" as buffer
Info: Clock "CLK" has Internal fmax of 100.56 MHz between source register "Controler:inst26|ALUSrcB[0]" and destination register "Registrador:inst|Saida[25]" (period= 9.944 ns)
    Info: + Longest register to register delay is 9.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 22; REG Node = 'Controler:inst26|ALUSrcB[0]'
        Info: 2: + IC(0.615 ns) + CELL(0.346 ns) = 0.961 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 3; COMB Node = 'MUXUlaSourceB:inst13|Mux0~1'
        Info: 3: + IC(0.223 ns) + CELL(0.225 ns) = 1.409 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 4: + IC(0.223 ns) + CELL(0.225 ns) = 1.857 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 2.124 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~42'
        Info: 6: + IC(0.302 ns) + CELL(0.053 ns) = 2.479 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~3'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.748 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~4'
        Info: 8: + IC(0.227 ns) + CELL(0.053 ns) = 3.028 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~5'
        Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.301 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~6'
        Info: 10: + IC(0.595 ns) + CELL(0.053 ns) = 3.949 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~7'
        Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 4.234 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~8'
        Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.522 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~38'
        Info: 13: + IC(0.323 ns) + CELL(0.053 ns) = 4.898 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~34'
        Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.178 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~30'
        Info: 15: + IC(0.380 ns) + CELL(0.053 ns) = 5.611 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 16: + IC(0.315 ns) + CELL(0.053 ns) = 5.979 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~22'
        Info: 17: + IC(0.219 ns) + CELL(0.053 ns) = 6.251 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~18'
        Info: 18: + IC(0.600 ns) + CELL(0.053 ns) = 6.904 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~9'
        Info: 19: + IC(0.217 ns) + CELL(0.053 ns) = 7.174 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[31]~11'
        Info: 20: + IC(0.322 ns) + CELL(0.154 ns) = 7.650 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 21: + IC(0.238 ns) + CELL(0.272 ns) = 8.160 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 32; COMB Node = 'inst21~3'
        Info: 22: + IC(0.855 ns) + CELL(0.746 ns) = 9.761 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 2; REG Node = 'Registrador:inst|Saida[25]'
        Info: Total cell delay = 2.763 ns ( 28.31 % )
        Info: Total interconnect delay = 6.998 ns ( 71.69 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 2; REG Node = 'Registrador:inst|Saida[25]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.468 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 22; REG Node = 'Controler:inst26|ALUSrcB[0]'
            Info: Total cell delay = 1.472 ns ( 59.64 % )
            Info: Total interconnect delay = 0.996 ns ( 40.36 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 104 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]" and destination pin or register "MUXMDR:inst16|Out[2]" for clock "CLK" (Hold time is 2.646 ns)
    Info: + Largest clock skew is 3.814 ns
        Info: + Longest clock path from clock "CLK" to destination register is 6.139 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.133 ns) + CELL(0.712 ns) = 2.699 ns; Loc. = LCFF_X11_Y11_N13; Fanout = 26; REG Node = 'Controler:inst26|MDRMux[1]'
            Info: 3: + IC(0.516 ns) + CELL(0.225 ns) = 3.440 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'MUXMDR:inst16|Mux32~0'
            Info: 4: + IC(1.717 ns) + CELL(0.000 ns) = 5.157 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'MUXMDR:inst16|Mux32~0clkctrl'
            Info: 5: + IC(0.929 ns) + CELL(0.053 ns) = 6.139 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; REG Node = 'MUXMDR:inst16|Out[2]'
            Info: Total cell delay = 1.844 ns ( 30.04 % )
            Info: Total interconnect delay = 4.295 ns ( 69.96 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.325 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1390; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.472 ns) = 2.325 ns; Loc. = M4K_X20_Y15; Fanout = 3; MEM Node = 'Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]'
            Info: Total cell delay = 1.326 ns ( 57.03 % )
            Info: Total interconnect delay = 0.999 ns ( 42.97 % )
    Info: - Micro clock to output delay of source is 0.136 ns
    Info: - Shortest memory to register delay is 1.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y15; Fanout = 3; MEM Node = 'Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|q_a[2]'
        Info: 2: + IC(0.756 ns) + CELL(0.225 ns) = 1.032 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; REG Node = 'MUXMDR:inst16|Out[2]'
        Info: Total cell delay = 0.276 ns ( 26.74 % )
        Info: Total interconnect delay = 0.756 ns ( 73.26 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "CLK" to destination pin "OutputSC[19]" through register "StoreControl:inst11|Output[19]" is 9.932 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.172 ns) + CELL(0.712 ns) = 2.738 ns; Loc. = LCFF_X9_Y11_N19; Fanout = 4; REG Node = 'Controler:inst26|StoreControl[1]'
        Info: 3: + IC(0.637 ns) + CELL(0.154 ns) = 3.529 ns; Loc. = LCCOMB_X9_Y15_N16; Fanout = 1; COMB Node = 'StoreControl:inst11|Decoder0~0'
        Info: 4: + IC(1.117 ns) + CELL(0.000 ns) = 4.646 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'StoreControl:inst11|Decoder0~0clkctrl'
        Info: 5: + IC(0.884 ns) + CELL(0.053 ns) = 5.583 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 2; REG Node = 'StoreControl:inst11|Output[19]'
        Info: Total cell delay = 1.773 ns ( 31.76 % )
        Info: Total interconnect delay = 3.810 ns ( 68.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 2; REG Node = 'StoreControl:inst11|Output[19]'
        Info: 2: + IC(2.195 ns) + CELL(2.154 ns) = 4.349 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'OutputSC[19]'
        Info: Total cell delay = 2.154 ns ( 49.53 % )
        Info: Total interconnect delay = 2.195 ns ( 50.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu May 16 12:57:53 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


