{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465179626733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179626733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:20:25 2016 " "Processing started: Mon Jun 06 10:20:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179626733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465179626733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TemperatureControl -c TemperatureControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465179626733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465179628995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testadda.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testadda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestADDA " "Found entity 1: TestADDA" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pwmgeneratorpre.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pwmgeneratorpre.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmGenerator " "Found entity 1: PwmGenerator" {  } { { "verilog/PwmGeneratorPre.v" "" { Text "F:/TemperatureControl/verilog/PwmGeneratorPre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Found entity 1: AD" {  } { { "verilog/AD.v" "" { Text "F:/TemperatureControl/verilog/AD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fixfreqpwmgen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/fixfreqpwmgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixFreqPwmGen " "Found entity 1: FixFreqPwmGen" {  } { { "verilog/FixFreqPwmGen.v" "" { Text "F:/TemperatureControl/verilog/FixFreqPwmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pidcore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pidcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 PidCore " "Found entity 1: PidCore" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/da.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/da.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA " "Found entity 1: DA" {  } { { "verilog/DA.v" "" { Text "F:/TemperatureControl/verilog/DA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testpwm.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testpwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPwm " "Found entity 1: TestPwm" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displaydifference.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displaydifference.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDifference " "Found entity 1: DisplayDifference" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/destsetting.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/destsetting.v" { { "Info" "ISGN_ENTITY_NAME" "1 DestSetting " "Found entity 1: DestSetting" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/dispalydestandcurr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/dispalydestandcurr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDestAndCurr " "Found entity 1: DisplayDestAndCurr" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/simplecore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/simplecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleCore " "Found entity 1: SimpleCore" {  } { { "verilog/SimpleCore.v" "" { Text "F:/TemperatureControl/verilog/SimpleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179629463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(13) " "Verilog HDL Instantiation warning at TestADDA.v(13): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(14) " "Verilog HDL Instantiation warning at TestADDA.v(14): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(27) " "Verilog HDL Instantiation warning at Top.v(27): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(28) " "Verilog HDL Instantiation warning at Top.v(28): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(29) " "Verilog HDL Instantiation warning at Top.v(29): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(30) " "Verilog HDL Instantiation warning at Top.v(30): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(31) " "Verilog HDL Instantiation warning at Top.v(31): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(32) " "Verilog HDL Instantiation warning at Top.v(32): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(33) " "Verilog HDL Instantiation warning at Top.v(33): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(34) " "Verilog HDL Instantiation warning at Top.v(34): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DispalyDestAndCurr.v(11) " "Verilog HDL Instantiation warning at DispalyDestAndCurr.v(11): instance has no name" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(35) " "Verilog HDL Instantiation warning at Top.v(35): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(11) " "Verilog HDL Instantiation warning at TestPwm.v(11): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629463 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(12) " "Verilog HDL Instantiation warning at TestPwm.v(12): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179629478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465179633347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:comb_3 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:comb_3\"" {  } { { "verilog/Top.v" "comb_3" { Text "F:/TemperatureControl/verilog/Top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DestSetting DestSetting:comb_4 " "Elaborating entity \"DestSetting\" for hierarchy \"DestSetting:comb_4\"" {  } { { "verilog/Top.v" "comb_4" { Text "F:/TemperatureControl/verilog/Top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DestSetting.v(31) " "Verilog HDL assignment warning at DestSetting.v(31): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633378 "|Top|DestSetting:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DestSetting.v(32) " "Verilog HDL assignment warning at DestSetting.v(32): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633378 "|Top|DestSetting:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PidCore PidCore:comb_5 " "Elaborating entity \"PidCore\" for hierarchy \"PidCore:comb_5\"" {  } { { "verilog/Top.v" "comb_5" { Text "F:/TemperatureControl/verilog/Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 PidCore.v(71) " "Verilog HDL assignment warning at PidCore.v(71): truncated value with size 64 to match size of target (8)" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633394 "|Top|PidCore:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleCore SimpleCore:comb_9 " "Elaborating entity \"SimpleCore\" for hierarchy \"SimpleCore:comb_9\"" {  } { { "verilog/Top.v" "comb_9" { Text "F:/TemperatureControl/verilog/Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixFreqPwmGen FixFreqPwmGen:comb_13 " "Elaborating entity \"FixFreqPwmGen\" for hierarchy \"FixFreqPwmGen:comb_13\"" {  } { { "verilog/Top.v" "comb_13" { Text "F:/TemperatureControl/verilog/Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD AD:comb_14 " "Elaborating entity \"AD\" for hierarchy \"AD:comb_14\"" {  } { { "verilog/Top.v" "comb_14" { Text "F:/TemperatureControl/verilog/Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA DA:comb_15 " "Elaborating entity \"DA\" for hierarchy \"DA:comb_15\"" {  } { { "verilog/Top.v" "comb_15" { Text "F:/TemperatureControl/verilog/Top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDifference DisplayDifference:comb_16 " "Elaborating entity \"DisplayDifference\" for hierarchy \"DisplayDifference:comb_16\"" {  } { { "verilog/Top.v" "comb_16" { Text "F:/TemperatureControl/verilog/Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DisplayDifference.v(45) " "Verilog HDL assignment warning at DisplayDifference.v(45): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDifference:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DisplayDifference.v(47) " "Verilog HDL assignment warning at DisplayDifference.v(47): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDifference:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DisplayDifference.v(51) " "Verilog HDL assignment warning at DisplayDifference.v(51): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDifference:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDestAndCurr DisplayDestAndCurr:comb_17 " "Elaborating entity \"DisplayDestAndCurr\" for hierarchy \"DisplayDestAndCurr:comb_17\"" {  } { { "verilog/Top.v" "comb_17" { Text "F:/TemperatureControl/verilog/Top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DispalyDestAndCurr.v(43) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(43): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDestAndCurr:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DispalyDestAndCurr.v(45) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(45): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDestAndCurr:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DispalyDestAndCurr.v(49) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(49): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179633519 "|Top|DisplayDestAndCurr:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3 " "Elaborating entity \"ClockGenerator\" for hierarchy \"DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\"" {  } { { "verilog/DispalyDestAndCurr.v" "comb_3" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179633534 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDifference:comb_16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDifference:comb_16\|Mod0\"" {  } { { "verilog/DisplayDifference.v" "Mod0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDifference:comb_16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDifference:comb_16\|Div0\"" {  } { { "verilog/DisplayDifference.v" "Div0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDifference:comb_16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDifference:comb_16\|Mult0\"" {  } { { "verilog/DisplayDifference.v" "Mult0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Div1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Div1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mod0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mod0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Div0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Div0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mod1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mod1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PidCore:comb_5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PidCore:comb_5\|Mult1\"" {  } { { "verilog/PidCore.v" "Mult1" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDestAndCurr:comb_17\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mult1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mult1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDestAndCurr:comb_17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mult0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mult0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PidCore:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PidCore:comb_5\|Mult0\"" {  } { { "verilog/PidCore.v" "Mult0" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637622 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465179637622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_divide:Mod0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179637746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179637746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179637746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179637746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179637746 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179637746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "F:/TemperatureControl/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179637840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179637840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/TemperatureControl/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179637887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179637887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "F:/TemperatureControl/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179637965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179637965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/TemperatureControl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179638074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179638074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/TemperatureControl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179638168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179638168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_divide:Div0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179638199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638199 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179638199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "F:/TemperatureControl/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179638292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179638292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_mult:Mult0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638433 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179638433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179638792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179638792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|altshift:external_latency_ffs DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179638854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PidCore:comb_5\|lpm_mult:Mult1 " "Instantiated megafunction \"PidCore:comb_5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""}  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179640679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e8h " "Found entity 1: add_sub_e8h" {  } { { "db/add_sub_e8h.tdf" "" { Text "F:/TemperatureControl/db/add_sub_e8h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179640804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179640804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3jh " "Found entity 1: add_sub_3jh" {  } { { "db/add_sub_3jh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_3jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179640929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179640929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|altshift:external_latency_ffs PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179640960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PidCore:comb_5\|lpm_mult:Mult0 " "Instantiated megafunction \"PidCore:comb_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641116 ""}  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179641116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g8h " "Found entity 1: add_sub_g8h" {  } { { "db/add_sub_g8h.tdf" "" { Text "F:/TemperatureControl/db/add_sub_g8h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179641256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179641256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5jh " "Found entity 1: add_sub_5jh" {  } { { "db/add_sub_5jh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_5jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179641444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179641444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|altshift:external_latency_ffs PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179641459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465179646545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465179652910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179652910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1309 " "Implemented 1309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465179654594 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465179654594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1250 " "Implemented 1250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465179654594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465179654594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179655468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:20:55 2016 " "Processing ended: Mon Jun 06 10:20:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179655468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179655468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179655468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465179655468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465179658869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179658869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:20:56 2016 " "Processing started: Mon Jun 06 10:20:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179658869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465179658869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465179658869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1465179659040 ""}
{ "Info" "0" "" "Project  = TemperatureControl" {  } {  } 0 0 "Project  = TemperatureControl" 0 0 "Fitter" 0 0 1465179659040 ""}
{ "Info" "0" "" "Revision = TemperatureControl" {  } {  } 0 0 "Revision = TemperatureControl" 0 0 "Fitter" 0 0 1465179659040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1465179660054 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TemperatureControl EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"TemperatureControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465179660086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465179660164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465179660164 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465179661115 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465179661131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465179662972 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465179662972 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465179662972 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2559 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465179662987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2561 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465179662987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2563 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465179662987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2565 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465179662987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2567 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465179662987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465179662987 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465179662987 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TemperatureControl.sdc " "Synopsys Design Constraints File file not found: 'TemperatureControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465179666373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1465179666373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1465179666373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465179666373 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1465179666373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "originalClock~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Automatically promoted node originalClock~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""}  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { originalClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2543 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465179666451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockGenerator:comb_3\|newClock  " "Automatically promoted node ClockGenerator:comb_3\|newClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockGenerator:comb_3\|newClock~0 " "Destination node ClockGenerator:comb_3\|newClock~0" {  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockGenerator:comb_3|newClock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~output " "Destination node clock~output" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockAD~output " "Destination node clockAD~output" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockAD~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDA~output " "Destination node clockDA~output" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockDA~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2499 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465179666451 ""}  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockGenerator:comb_3|newClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465179666451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "Automatically promoted node DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock~0 " "Destination node DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock~0" {  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DisplayDestAndCurr:comb_17|ClockGenerator:comb_3|newClock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 2447 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465179666451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465179666451 ""}  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 3 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DisplayDestAndCurr:comb_17|ClockGenerator:comb_3|newClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/TemperatureControl/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465179666451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465179669461 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465179669477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465179669508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465179669508 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465179669508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465179670335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465179675499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465179678010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465179678041 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465179681146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465179681146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465179683361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "F:/TemperatureControl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465179686060 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465179686060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465179689039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465179689039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465179689039 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465179689071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465179690568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465179693329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465179693470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465179694640 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465179699179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/TemperatureControl/TemperatureControl.fit.smsg " "Generated suppressed messages file F:/TemperatureControl/TemperatureControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465179700771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179705326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:21:45 2016 " "Processing ended: Mon Jun 06 10:21:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179705326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179705326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179705326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465179705326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465179708446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179708446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:21:47 2016 " "Processing started: Mon Jun 06 10:21:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179708446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465179708446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465179708446 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1465179712549 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465179712892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179717369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:21:57 2016 " "Processing ended: Mon Jun 06 10:21:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179717369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179717369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179717369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465179717369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465179718477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465179720661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179720661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:21:58 2016 " "Processing started: Mon Jun 06 10:21:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179720661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465179720661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TemperatureControl -c TemperatureControl " "Command: quartus_sta TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465179720661 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1465179720941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465179722720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465179722798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1465179722798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TemperatureControl.sdc " "Synopsys Design Constraints File file not found: 'TemperatureControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1465179724919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1465179724935 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:comb_3\|newClock ClockGenerator:comb_3\|newClock " "create_clock -period 1.000 -name ClockGenerator:comb_3\|newClock ClockGenerator:comb_3\|newClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465179724935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name originalClock originalClock " "create_clock -period 1.000 -name originalClock originalClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465179724935 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " "create_clock -period 1.000 -name DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465179724935 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1465179724935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1465179725840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465179725840 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1465179725855 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1465179725918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1465179726011 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465179726011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.981 " "Worst-case setup slack is -22.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.981     -1041.198 ClockGenerator:comb_3\|newClock  " "  -22.981     -1041.198 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.560      -124.968 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "  -17.560      -124.968 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.691       -60.890 originalClock  " "   -4.691       -60.890 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179726043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.656 " "Worst-case hold slack is -0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656        -0.656 ClockGenerator:comb_3\|newClock  " "   -0.656        -0.656 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 originalClock  " "    0.313         0.000 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "    0.455         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179726074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.615 " "Worst-case recovery slack is -1.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615       -89.547 ClockGenerator:comb_3\|newClock  " "   -1.615       -89.547 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179726105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.233 " "Worst-case removal slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233         0.000 ClockGenerator:comb_3\|newClock  " "    1.233         0.000 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179726136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.305 originalClock  " "   -3.000       -25.305 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -214.128 ClockGenerator:comb_3\|newClock  " "   -1.487      -214.128 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "   -1.487       -20.818 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179726152 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1465179726760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1465179726807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1465179729553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1465179730598 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465179730598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.212 " "Worst-case setup slack is -21.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.212      -958.376 ClockGenerator:comb_3\|newClock  " "  -21.212      -958.376 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.145      -114.326 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "  -16.145      -114.326 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.171       -53.763 originalClock  " "   -4.171       -53.763 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179730645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.612 " "Worst-case hold slack is -0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612        -0.612 ClockGenerator:comb_3\|newClock  " "   -0.612        -0.612 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "    0.403         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 originalClock  " "    0.411         0.000 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179730676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.417 " "Worst-case recovery slack is -1.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417       -75.962 ClockGenerator:comb_3\|newClock  " "   -1.417       -75.962 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179730707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.078 " "Worst-case removal slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078         0.000 ClockGenerator:comb_3\|newClock  " "    1.078         0.000 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179730738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.305 originalClock  " "   -3.000       -25.305 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -214.128 ClockGenerator:comb_3\|newClock  " "   -1.487      -214.128 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "   -1.487       -20.818 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179730769 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1465179732080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1465179732298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1465179732298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1465179732298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.537 " "Worst-case setup slack is -9.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.537      -377.328 ClockGenerator:comb_3\|newClock  " "   -9.537      -377.328 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.093       -48.700 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "   -7.093       -48.700 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415       -17.487 originalClock  " "   -1.415       -17.487 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179733141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.388 " "Worst-case hold slack is -0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388        -0.388 ClockGenerator:comb_3\|newClock  " "   -0.388        -0.388 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 originalClock  " "   -0.139        -0.139 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "    0.187         0.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179733187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.191 " "Worst-case recovery slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -1.605 ClockGenerator:comb_3\|newClock  " "   -0.191        -1.605 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179733234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.534 " "Worst-case removal slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534         0.000 ClockGenerator:comb_3\|newClock  " "    0.534         0.000 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179733265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -18.843 originalClock  " "   -3.000       -18.843 originalClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -144.000 ClockGenerator:comb_3\|newClock  " "   -1.000      -144.000 ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock  " "   -1.000       -14.000 DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\|newClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1465179733390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465179734560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1465179734560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179735746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:22:15 2016 " "Processing ended: Mon Jun 06 10:22:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179735746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179735746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179735746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465179735746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465179739630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179739630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:22:18 2016 " "Processing started: Mon Jun 06 10:22:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179739630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465179739630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465179739630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179742844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:22:22 2016 " "Processing ended: Mon Jun 06 10:22:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179742844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179742844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179742844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465179742844 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465179744029 ""}
