Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 16:50:49 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.488    -1573.069                     98                 3815        0.074        0.000                      0                 3815        3.500        0.000                       0                  1920  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -16.488    -1573.069                     98                 3815        0.074        0.000                      0                 3815        3.500        0.000                       0                  1920  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           98  Failing Endpoints,  Worst Slack      -16.488ns,  Total Violation    -1573.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.488ns  (required time - arrival time)
  Source:                 main/s/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/s/tag_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 9.041ns (34.632%)  route 17.065ns (65.368%))
  Logic Levels:           47  (CARRY4=28 LUT2=6 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1919, unplaced)      0.584     2.920    main/s/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/s/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  main/s/valid_reg[0]/Q
                         net (fo=149, unplaced)       0.851     4.227    main/s/valid_reg[0]__1
                         LUT5 (Prop_lut5_I2_O)        0.321     4.548 r  main/s/prev_read_ptr[0]_i_34/O
                         net (fo=1, unplaced)         0.000     4.548    main/s/prev_read_ptr[0]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     5.101 r  main/s/prev_read_ptr_reg[0]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009     5.110    main/s/prev_read_ptr_reg[0]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  main/s/prev_read_ptr_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     5.224    main/s/prev_read_ptr_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  main/s/prev_read_ptr_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.338    main/s/prev_read_ptr_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.452 r  main/s/prev_read_ptr_reg[0]_i_3/CO[3]
                         net (fo=66, unplaced)        1.007     6.459    main/s/curval2
                         LUT5 (Prop_lut5_I1_O)        0.124     6.583 f  main/s/valid[2]_i_81/O
                         net (fo=2, unplaced)         0.460     7.043    main/s/valid[2]_i_81_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.167 r  main/s/valid[2]_i_58/O
                         net (fo=1, unplaced)         0.639     7.806    main/s/valid[2]_i_58_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.313 r  main/s/valid_reg[2]_i_35/CO[3]
                         net (fo=1, unplaced)         0.009     8.322    main/s/valid_reg[2]_i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.436 r  main/s/valid_reg[2]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     8.436    main/s/valid_reg[2]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  main/s/valid_reg[2]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     8.550    main/s/valid_reg[2]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.664 r  main/s/valid_reg[2]_i_2/CO[3]
                         net (fo=37, unplaced)        0.993     9.657    main/s/curval240_in
                         LUT2 (Prop_lut2_I0_O)        0.124     9.781 r  main/s/valid[3]_i_4/O
                         net (fo=68, unplaced)        0.539    10.320    main/s/valid[3]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.444 r  main/s/valid[4]_i_93/O
                         net (fo=4, unplaced)         0.473    10.917    main/s/valid[4]_i_93_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    11.041 r  main/s/valid[3]_i_39/O
                         net (fo=1, unplaced)         0.000    11.041    main/s/valid[3]_i_39_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.591 r  main/s/valid_reg[3]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009    11.600    main/s/valid_reg[3]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  main/s/valid_reg[3]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.714    main/s/valid_reg[3]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.828 r  main/s/valid_reg[3]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.828    main/s/valid_reg[3]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  main/s/valid_reg[3]_i_5/CO[3]
                         net (fo=53, unplaced)        1.002    12.944    main/s/curval243_in
                         LUT2 (Prop_lut2_I0_O)        0.124    13.068 r  main/s/valid[2]_i_3/O
                         net (fo=52, unplaced)        0.532    13.600    main/s/valid[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    13.724 r  main/s/valid[4]_i_66/O
                         net (fo=1, unplaced)         0.639    14.363    main/s/valid[4]_i_66_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.870 r  main/s/valid_reg[4]_i_39/CO[3]
                         net (fo=1, unplaced)         0.009    14.879    main/s/valid_reg[4]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.993 r  main/s/valid_reg[4]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    14.993    main/s/valid_reg[4]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.107 r  main/s/valid_reg[4]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    15.107    main/s/valid_reg[4]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.221 r  main/s/valid_reg[4]_i_3/CO[3]
                         net (fo=2, unplaced)         0.929    16.150    main/s/curval246_in
                         LUT2 (Prop_lut2_I0_O)        0.124    16.274 r  main/s/prev_read_ptr[2]_i_3__0/O
                         net (fo=103, unplaced)       0.549    16.823    main/s/prev_read_ptr[2]_i_3__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    16.947 f  main/s/valid[6]_i_184/O
                         net (fo=4, unplaced)         0.473    17.420    main/s/valid[6]_i_184_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    17.544 r  main/s/prev_read_ptr[2]_i_34/O
                         net (fo=1, unplaced)         0.639    18.183    main/s/prev_read_ptr[2]_i_34_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.690 r  main/s/prev_read_ptr_reg[2]_i_23/CO[3]
                         net (fo=1, unplaced)         0.009    18.699    main/s/prev_read_ptr_reg[2]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  main/s/prev_read_ptr_reg[2]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    18.813    main/s/prev_read_ptr_reg[2]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  main/s/prev_read_ptr_reg[2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    18.927    main/s/prev_read_ptr_reg[2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  main/s/prev_read_ptr_reg[2]_i_4/CO[3]
                         net (fo=54, unplaced)        1.002    20.043    main/s/curval249_in
                         LUT2 (Prop_lut2_I0_O)        0.124    20.167 r  main/s/valid[4]_i_4/O
                         net (fo=51, unplaced)        0.532    20.699    main/s/valid[4]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    20.823 r  main/s/valid[6]_i_137/O
                         net (fo=1, unplaced)         0.639    21.462    main/s/valid[6]_i_137_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.969 r  main/s/valid_reg[6]_i_86/CO[3]
                         net (fo=1, unplaced)         0.009    21.978    main/s/valid_reg[6]_i_86_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.092 r  main/s/valid_reg[6]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000    22.092    main/s/valid_reg[6]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.206 r  main/s/valid_reg[6]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    22.206    main/s/valid_reg[6]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.320 r  main/s/valid_reg[6]_i_4/CO[3]
                         net (fo=19, unplaced)        0.977    23.297    main/s/curval252_in
                         LUT2 (Prop_lut2_I0_O)        0.124    23.421 r  main/s/prev_read_ptr[2]_i_2__0/O
                         net (fo=53, unplaced)        0.533    23.954    main/s/prev_read_ptr[2]_i_2__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    24.078 f  main/s/valid[6]_i_155/O
                         net (fo=1, unplaced)         0.449    24.527    main/s/valid[6]_i_155_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    24.651 r  main/s/valid[6]_i_105/O
                         net (fo=1, unplaced)         0.639    25.290    main/s/valid[6]_i_105_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.797 r  main/s/valid_reg[6]_i_61/CO[3]
                         net (fo=1, unplaced)         0.009    25.806    main/s/valid_reg[6]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.920 r  main/s/valid_reg[6]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    25.920    main/s/valid_reg[6]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.034 r  main/s/valid_reg[6]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    26.034    main/s/valid_reg[6]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.148 r  main/s/valid_reg[6]_i_3/CO[3]
                         net (fo=8, unplaced)         0.956    27.104    main/s/read_ptr2
                         LUT6 (Prop_lut6_I1_O)        0.124    27.228 f  main/s/valid[3]_i_3__0/O
                         net (fo=46, unplaced)        0.529    27.757    main/s/valid[3]_i_3__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    27.881 f  main/s/valid[5]_i_3/O
                         net (fo=5, unplaced)         0.477    28.358    main/s/valid[5]_i_3_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    28.482 r  main/s/tag_out[31]_i_1/O
                         net (fo=32, unplaced)        0.544    29.026    main/s/tag_out[31]_i_1_n_0
                         FDRE                                         r  main/s/tag_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1919, unplaced)      0.439    12.660    main/s/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/s/tag_out_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.538    main/s/tag_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -29.026    
  -------------------------------------------------------------------
                         slack                                -16.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main/distance_calc/intermediate_mults_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.235ns (72.639%)  route 0.089ns (27.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1919, unplaced)      0.114     0.686    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  main/distance_calc/intermediate_mults_out_reg[0][12]/Q
                         net (fo=3, unplaced)         0.089     0.915    main/distance_calc/intermediate_mults_out_reg_n_0_[0][12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.009 r  main/distance_calc/intermediate_mults_out_reg[0][15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.009    main/distance_calc/p_1_out[13]
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1919, unplaced)      0.259     1.039    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][13]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.105     0.936    main/distance_calc/intermediate_mults_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500                last_val_3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                last_val_3_reg[0]/C



