module score (
    input clk,  // clock
    input rst,  // reset
    input wescr,
    input aluout[16],
    output out[16]
  ) {

  .clk(clk) {
    .rst(rst) {
      dff score[16];
    }
  }
  
  
  always {
    out = score.q;
    
    if(wescr) {
      score.d = aluout;
    }
  }
}
