

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon Mar 28 16:24:57 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        Chapter2LoopPipeline
    * Solution:       II_2 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu5p-flva2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|       | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ fir   |     -|  -1.53|       46|  460.000|         -|       47|     -|        no|     -|   -|  126 (~0%)|  269 (~0%)|    -|
    | o TDL  |     -|  -7.30|       20|  200.000|         2|        2|    10|       yes|     -|   -|          -|          -|    -|
    | o MAC  |     -|  -7.30|       22|  220.000|         2|        2|    11|       yes|     -|   -|          -|          -|    -|
    +--------+------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+

