Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,27226
design__instance__area,220897
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,12
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,220
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.010139035992324352
power__switching__total,0.0043766312301158905
power__leakage__total,2.6773074068842106E-7
power__total,0.014515934512019157
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5221517810364799
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.45432800474376106
timing__hold__ws__corner:nom_tt_025C_1v80,0.31352565875362587
timing__setup__ws__corner:nom_tt_025C_1v80,4.2533142656224205
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313526
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.571722
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,728
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,220
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7083478448738615
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6027667424689962
timing__hold__ws__corner:nom_ss_100C_1v60,0.852120176316744
timing__setup__ws__corner:nom_ss_100C_1v60,3.102142630578052
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.852120
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.306092
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,220
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4423120050972561
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.39173590480236975
timing__hold__ws__corner:nom_ff_n40C_1v95,0.0996608379586151
timing__setup__ws__corner:nom_ff_n40C_1v95,4.711585921439062
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.099661
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.057095
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1055
design__max_fanout_violation__count,220
design__max_cap_violation__count,10
clock__skew__worst_hold,-0.4305181055731088
clock__skew__worst_setup,0.3891771737251503
timing__hold__ws,0.09408818435120618
timing__setup__ws,2.921961422191294
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.094088
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.872369
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 511.36
design__core__bbox,2.76 2.72 679.88 508.64
design__io,45
design__die__area,349075
design__core__area,342569
design__instance__count__stdcell,27226
design__instance__area__stdcell,220897
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.644825
design__instance__utilization__stdcell,0.644825
design__instance__count__class:buffer,11
design__instance__count__class:inverter,307
design__instance__count__class:sequential_cell,3097
design__instance__count__class:multi_input_combinational_cell,14365
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,20780
design__instance__count__class:tap_cell,4888
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,724899
design__violations,0
design__instance__count__class:timing_repair_buffer,3636
design__instance__count__class:clock_buffer,351
design__instance__count__class:clock_inverter,239
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1869
antenna__violating__nets,85
antenna__violating__pins,116
route__antenna_violation__count,85
antenna_diodes_count,332
design__instance__count__class:antenna_cell,332
route__net,21761
route__net__special,2
route__drc_errors__iter:1,17643
route__wirelength__iter:1,857655
route__drc_errors__iter:2,10666
route__wirelength__iter:2,851456
route__drc_errors__iter:3,9756
route__wirelength__iter:3,849767
route__drc_errors__iter:4,1825
route__wirelength__iter:4,848851
route__drc_errors__iter:5,421
route__wirelength__iter:5,848891
route__drc_errors__iter:6,146
route__wirelength__iter:6,848871
route__drc_errors__iter:7,8
route__wirelength__iter:7,848853
route__drc_errors__iter:8,0
route__wirelength__iter:8,848851
route__drc_errors,0
route__wirelength,848851
route__vias,174250
route__vias__singlecut,174250
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,1187.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,272
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,272
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,272
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,5
design__max_fanout_violation__count__corner:min_tt_025C_1v80,220
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5077365338547533
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4512048362648588
timing__hold__ws__corner:min_tt_025C_1v80,0.3099937061454954
timing__setup__ws__corner:min_tt_025C_1v80,4.311751966399322
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309994
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.564948
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,272
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,425
design__max_fanout_violation__count__corner:min_ss_100C_1v60,220
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6860014972468134
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5975256014661161
timing__hold__ws__corner:min_ss_100C_1v60,0.8447722760427521
timing__setup__ws__corner:min_ss_100C_1v60,3.201898392607957
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.844772
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.713000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,272
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,220
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4305181055731088
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3891771737251503
timing__hold__ws__corner:min_ff_n40C_1v95,0.10215195645172268
timing__setup__ws__corner:min_ff_n40C_1v95,4.754442307758494
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.102152
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.056780
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,272
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,38
design__max_fanout_violation__count__corner:max_tt_025C_1v80,220
design__max_cap_violation__count__corner:max_tt_025C_1v80,8
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5412703771727482
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.45659641249183014
timing__hold__ws__corner:max_tt_025C_1v80,0.3168713159329554
timing__setup__ws__corner:max_tt_025C_1v80,4.200323763247598
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316871
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.578404
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,272
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1055
design__max_fanout_violation__count__corner:max_ss_100C_1v60,220
design__max_cap_violation__count__corner:max_ss_100C_1v60,10
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7332630266079389
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6036269432928039
timing__hold__ws__corner:max_ss_100C_1v60,0.8598131339165483
timing__setup__ws__corner:max_ss_100C_1v60,2.921961422191294
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859813
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.872369
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,272
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,220
design__max_cap_violation__count__corner:max_ff_n40C_1v95,8
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45874064179108287
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3935991921572955
timing__hold__ws__corner:max_ff_n40C_1v95,0.09408818435120618
timing__setup__ws__corner:max_ff_n40C_1v95,4.671542396254374
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.094088
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.051434
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,272
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,272
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000100755
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109417
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000124661
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109417
design_powergrid__voltage__worst,0.000109417
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000109417
design_powergrid__drop__worst__net:VPWR,0.000100755
design_powergrid__voltage__worst__net:VGND,0.000109417
design_powergrid__drop__worst__net:VGND,0.000109417
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000011500000000000000008998878031629686802261858247220516204833984375
ir__drop__worst,0.000101000000000000001994064635635339755026507191359996795654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
