// Seed: 3024791495
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output wand  id_2,
    input  wire  id_3
);
  parameter id_5 = 1;
  assign module_1.type_5 = 0;
  id_6 :
  assert property (@(posedge id_3 == {{id_0{-1'd0}}}) 1)
  else $unsigned(44);
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 #(
    parameter id_9 = 32'd36
) (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input uwire id_8,
    input wand _id_9,
    input wand id_10,
    output tri id_11
);
  logic [-1 : id_9] id_13;
  ;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_7,
      id_4
  );
  wire id_15;
endmodule
