INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kumar/OneDrive/Desktop/Programming Tools/Vivado/Vivado Code/ATM/ATM.sim/sim_1/impl/timing/xsim/amount_tests_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module FSM_3
INFO: [VRFC 10-311] analyzing module Slow_Clock_100Hz
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module debounce_1
INFO: [VRFC 10-311] analyzing module debounce_2
INFO: [VRFC 10-311] analyzing module eight_bit_counter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kumar/OneDrive/Desktop/Programming Tools/Vivado/Vivado Code/ATM/ATM.srcs/sources_1/new/determineAmount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module determineAmount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kumar/OneDrive/Desktop/Programming Tools/Vivado/Vivado Code/ATM/ATM.srcs/sim_1/new/amount_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amount_tests
