

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     32 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_X5ElkO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Jpgddw"
Running: cat _ptx_Jpgddw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FBI55d
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FBI55d --output-file  /dev/null 2> _ptx_Jpgddwinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Jpgddw _ptx2_FBI55d _ptx_Jpgddwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 124142
gpu_sim_insn = 4970238
gpu_ipc =      40.0367
gpu_tot_sim_cycle = 348828
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      14.2484
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3100
partiton_reqs_in_parallel = 2731124
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8294
partiton_reqs_in_parallel_util = 2731124
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 124142
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.3646 GB/Sec
L2_BW_total  =       2.2651 GB/Sec
gpu_total_sim_rate=44776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33196	W0_Idle:4973576	W0_Scoreboard:1799498	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 3479 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 338078 
mrq_lat_table:1134 	178 	169 	230 	224 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2344 	3086 	1 	0 	772 	4 	1795 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2467 	54 	24 	0 	2970 	0 	1 	0 	0 	772 	5 	1794 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4129 	3171 	931 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	1 	0 	5 	1 	4 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0        16         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         9 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        16         0         0         0 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940         0         0      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430         0      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930         0         0      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961         0         0      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930         0         0      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962         0         0      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450         0      4580      4584     11447     11452     41349     22894     23600     23604 
dram[7]:    122879    122918     66483    123412    123921    123951         0         0      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432         0      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937         0         0      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937         0         0     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  3.600000 16.000000 16.000000 16.000000 16.000000  6.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/182 = 11.450549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1785      1040      1147      1148      1261      1187    none      none       25935     25700     32800     32838     14750     14718     15687     15652
dram[1]:       1061      1038      1150      1124      1127      2630     13373    none       25930     26005     30391     33445     14724     14722     15668     15794
dram[2]:       1072      1039      1230      1121      1278      1249    none      none       25928     23829     30815     30828     14728     14694     15657     15642
dram[3]:       1056      1041      1163      1106       735      1111    none      none       25939     25987     30796     28790     14706     14685     15661     15650
dram[4]:       1460      1019      1122      1085      1152      1045    none      none       25920     25971     30798     30821     12026     12014     15380     15361
dram[5]:       1054      1038      1153      1112      1137      1100    none      none       25917     25979     30787     30822     12011     12012     15378     15381
dram[6]:       1058      1025      1130      1070      1176      1160       170    none       25901     25970     32884     32919     11880     11992     11686     11670
dram[7]:       1053      1037      1212      1058      1093      1197    none      none       28645     28708     32897     32931     11985     12002     11676     11648
dram[8]:       1056      1046      1171      1137      9838      1213      5427    none       28665     28754     32923     32948     12024     12045     11705     11684
dram[9]:       1047      1031      2013      1129      1258      1206    none      none       27488     27531     32904     32923     12010     11999     15672     15656
dram[10]:       1049      1030      1172      1125      5942      1250    none      none       26006     27509     32904     32934     11087     12030     15694     15666
maximum mf latency per bank:
dram[0]:       8423       367       359       375       382       377         0         0     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       368      7018     26747         0     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368      2468       373       363       383         0         0     10607     10620     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       349       347         0         0     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       355       354         0         0     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       353       352         0         0     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       366       374       341         0     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       364       363         0         0     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       372     10854         0     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       366       373         0         0     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       385         0         0     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229728 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.006611
n_activity=2148 dram_eff=0.7095
bk0: 72a 230308i bk1: 64a 230352i bk2: 64a 230365i bk3: 64a 230285i bk4: 12a 230446i bk5: 12a 230439i bk6: 0a 230511i bk7: 0a 230515i bk8: 40a 230417i bk9: 44a 230318i bk10: 64a 230320i bk11: 64a 230243i bk12: 68a 230324i bk13: 64a 230276i bk14: 64a 230355i bk15: 64a 230311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229717 n_act=22 n_pre=7 n_req=193 n_rd=764 n_write=2 bw_util=0.006646
n_activity=2297 dram_eff=0.667
bk0: 64a 230367i bk1: 64a 230344i bk2: 64a 230352i bk3: 64a 230294i bk4: 12a 230449i bk5: 16a 230427i bk6: 4a 230484i bk7: 0a 230510i bk8: 40a 230422i bk9: 40a 230355i bk10: 72a 230220i bk11: 64a 230244i bk12: 64a 230353i bk13: 64a 230290i bk14: 64a 230382i bk15: 68a 230268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0120297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2118 dram_eff=0.7101
bk0: 64a 230374i bk1: 64a 230353i bk2: 68a 230334i bk3: 64a 230277i bk4: 12a 230463i bk5: 12a 230447i bk6: 0a 230510i bk7: 0a 230511i bk8: 40a 230420i bk9: 44a 230318i bk10: 64a 230314i bk11: 64a 230250i bk12: 64a 230361i bk13: 64a 230291i bk14: 64a 230375i bk15: 64a 230309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0105895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.006577
n_activity=2144 dram_eff=0.7071
bk0: 64a 230364i bk1: 64a 230362i bk2: 68a 230328i bk3: 64a 230300i bk4: 16a 230456i bk5: 12a 230477i bk6: 0a 230510i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230355i bk10: 64a 230349i bk11: 68a 230214i bk12: 64a 230368i bk13: 64a 230287i bk14: 64a 230356i bk15: 64a 230315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0101817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.006559
n_activity=2109 dram_eff=0.7169
bk0: 68a 230339i bk1: 64a 230345i bk2: 64a 230350i bk3: 64a 230277i bk4: 12a 230476i bk5: 12a 230471i bk6: 0a 230513i bk7: 0a 230513i bk8: 40a 230422i bk9: 40a 230357i bk10: 64a 230322i bk11: 64a 230230i bk12: 64a 230355i bk13: 64a 230278i bk14: 68a 230324i bk15: 68a 230248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0114441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2058 dram_eff=0.7308
bk0: 64a 230365i bk1: 64a 230350i bk2: 64a 230361i bk3: 64a 230271i bk4: 12a 230465i bk5: 12a 230478i bk6: 0a 230512i bk7: 0a 230513i bk8: 40a 230423i bk9: 40a 230355i bk10: 64a 230346i bk11: 64a 230253i bk12: 64a 230375i bk13: 64a 230291i bk14: 68a 230346i bk15: 68a 230259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229741 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.006542
n_activity=2061 dram_eff=0.7317
bk0: 64a 230362i bk1: 64a 230350i bk2: 64a 230385i bk3: 64a 230324i bk4: 12a 230453i bk5: 12a 230456i bk6: 4a 230488i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230356i bk10: 64a 230329i bk11: 64a 230242i bk12: 68a 230316i bk13: 64a 230278i bk14: 64a 230369i bk15: 64a 230285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0111664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229752 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.006455
n_activity=2044 dram_eff=0.728
bk0: 64a 230370i bk1: 64a 230351i bk2: 68a 230344i bk3: 64a 230326i bk4: 12a 230478i bk5: 8a 230485i bk6: 0a 230511i bk7: 0a 230512i bk8: 40a 230420i bk9: 40a 230349i bk10: 64a 230319i bk11: 64a 230248i bk12: 64a 230360i bk13: 64a 230273i bk14: 64a 230360i bk15: 64a 230310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229749 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.006473
n_activity=2039 dram_eff=0.7317
bk0: 64a 230361i bk1: 64a 230339i bk2: 64a 230354i bk3: 64a 230278i bk4: 12a 230441i bk5: 8a 230462i bk6: 4a 230485i bk7: 0a 230511i bk8: 40a 230420i bk9: 40a 230351i bk10: 64a 230366i bk11: 64a 230280i bk12: 64a 230358i bk13: 64a 230291i bk14: 64a 230362i bk15: 64a 230292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229748 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00649
n_activity=1995 dram_eff=0.7499
bk0: 64a 230368i bk1: 64a 230344i bk2: 68a 230322i bk3: 64a 230324i bk4: 8a 230464i bk5: 8a 230461i bk6: 0a 230512i bk7: 0a 230512i bk8: 44a 230405i bk9: 44a 230338i bk10: 64a 230357i bk11: 64a 230267i bk12: 64a 230358i bk13: 64a 230282i bk14: 64a 230354i bk15: 64a 230303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0110363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229735 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.006585
n_activity=2159 dram_eff=0.7031
bk0: 64a 230360i bk1: 64a 230348i bk2: 64a 230378i bk3: 64a 230302i bk4: 12a 230441i bk5: 8a 230445i bk6: 0a 230513i bk7: 0a 230514i bk8: 48a 230371i bk9: 44a 230335i bk10: 64a 230353i bk11: 64a 230263i bk12: 68a 230310i bk13: 64a 230274i bk14: 64a 230327i bk15: 64a 230274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0116089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 268, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 5952
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6316
	minimum = 6
	maximum = 96
Network latency average = 12.6807
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 12.2535
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Accepted packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Injected flit rate average = 0.00203728
	minimum = 0.00117608 (at node 0)
	maximum = 0.00356852 (at node 36)
Accepted flit rate average= 0.00203728
	minimum = 0.00148219 (at node 43)
	maximum = 0.00264216 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6316 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 12.6807 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 12.2535 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Accepted packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Injected flit rate average = 0.00203728 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00356852 (1 samples)
Accepted flit rate average = 0.00203728 (1 samples)
	minimum = 0.00148219 (1 samples)
	maximum = 0.00264216 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 51 sec (111 sec)
gpgpu_simulation_rate = 44776 (inst/sec)
gpgpu_simulation_rate = 3142 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 41819
gpu_sim_insn = 4446874
gpu_ipc =     106.3362
gpu_tot_sim_cycle = 612797
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      15.3674
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 919628
partiton_reqs_in_parallel_total    = 2731124
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       5.9575
partiton_reqs_in_parallel_util = 919628
partiton_reqs_in_parallel_util_total    = 2731124
gpu_sim_cycle_parition_util = 41819
gpu_tot_sim_cycle_parition_util    = 124142
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =      18.7102 GB/Sec
L2_BW_total  =       2.5662 GB/Sec
gpu_total_sim_rate=62364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
241, 241, 240, 241, 240, 241, 240, 241, 241, 241, 241, 241, 241, 241, 241, 241, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51675	W0_Idle:7090424	W0_Scoreboard:1883371	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 1881 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 607411 
mrq_lat_table:2110 	321 	302 	421 	571 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4132 	9474 	18 	0 	774 	4 	1799 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4633 	525 	101 	0 	8494 	11 	1 	0 	0 	774 	5 	1798 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6529 	6491 	3155 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	1 	0 	6 	1 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16         9 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955       959      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961       987       989      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930       994       997      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      1008       987      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450       993      4580      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432       983      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937       947       952     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/291 = 14.182131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1968      1040      1147      1162      1413      1360      1330      1284     10691     12117     17014     17028      8387      8054      8511      8483
dram[1]:       1061      1038      1150      1124      1403      2231      2926      1471     10682     10698     16659     17332      7961      8017      8494      9242
dram[2]:       1072      1039      1853      1121      1374      1476      1421      1432     10690     10869     16013     16019      7968      7976      8497      8478
dram[3]:       1056      1041      1163      1106      1198      1342      1292      1368     10710     10766     16015     15803      7955      7980      8492      8477
dram[4]:       1655      1019      1122      1085      1289      1345      1275      1394     10685     10752     16013     16030      6634      6648      8558      8541
dram[5]:       1054      1038      1153      1112      1276      1391      1330      1349     10670     10737     16012     16031      6613      6679      8562      8553
dram[6]:       1058      1025      1130      1070      1413      1370      1167      1357     10674     10719     17050     17071      6883      6641      6316      6304
dram[7]:       1053      1037      1220      1058      1321      1446      1211      1294     11771     11832     17046     17076      6604      6641      6508      6493
dram[8]:       1056      1046      1171      1137      3301      1366      1828      1368     11769     11821     17061     17085      5762      6647      6515      6679
dram[9]:       1047      1031      2637      1129      1328      1363      1373      1426     11896     11930     17046     17069      6608      6637      8732      8720
dram[10]:       1049      1030      1172      1125      2445      1356      1248      1306     12297     11914     17059     17067      6440      6668      8751      8739
maximum mf latency per bank:
dram[0]:       8423       367       359       375       442       420       503       476     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       448      8473     26747       512     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373       425       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       408       421       463       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       387       442       452       482     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       445       446       485       522     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       411       443       476       507     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       430       436       483     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4023 dram_eff=0.7467
bk0: 72a 307958i bk1: 64a 308003i bk2: 64a 308016i bk3: 64a 307936i bk4: 64a 307983i bk5: 64a 307897i bk6: 64a 307843i bk7: 64a 307773i bk8: 104a 307907i bk9: 104a 307784i bk10: 128a 307802i bk11: 128a 307648i bk12: 132a 307812i bk13: 128a 307665i bk14: 128a 307844i bk15: 128a 307768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306614 n_act=31 n_pre=15 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4137 dram_eff=0.7261
bk0: 64a 308015i bk1: 64a 307992i bk2: 64a 308001i bk3: 64a 307944i bk4: 64a 307978i bk5: 68a 307875i bk6: 64a 307825i bk7: 64a 307776i bk8: 104a 307920i bk9: 104a 307795i bk10: 136a 307708i bk11: 128a 307656i bk12: 128a 307854i bk13: 128a 307695i bk14: 128a 307880i bk15: 128a 307756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3955 dram_eff=0.7565
bk0: 64a 308021i bk1: 64a 308002i bk2: 68a 307983i bk3: 64a 307928i bk4: 64a 307994i bk5: 64a 307884i bk6: 64a 307838i bk7: 64a 307771i bk8: 104a 307918i bk9: 108a 307754i bk10: 128a 307755i bk11: 128a 307593i bk12: 128a 307846i bk13: 128a 307701i bk14: 128a 307868i bk15: 128a 307760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0254574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306628 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.009722
n_activity=3971 dram_eff=0.7545
bk0: 64a 308011i bk1: 64a 308010i bk2: 68a 307977i bk3: 64a 307951i bk4: 64a 307996i bk5: 64a 307922i bk6: 64a 307849i bk7: 64a 307807i bk8: 104a 307889i bk9: 104a 307712i bk10: 128a 307783i bk11: 132a 307553i bk12: 128a 307846i bk13: 128a 307672i bk14: 128a 307843i bk15: 128a 307776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306624 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.009735
n_activity=3924 dram_eff=0.7645
bk0: 68a 307986i bk1: 64a 307993i bk2: 64a 307999i bk3: 64a 307928i bk4: 64a 308014i bk5: 64a 307927i bk6: 64a 307810i bk7: 64a 307736i bk8: 104a 307919i bk9: 104a 307764i bk10: 128a 307776i bk11: 128a 307618i bk12: 128a 307844i bk13: 128a 307690i bk14: 132a 307818i bk15: 132a 307712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3932 dram_eff=0.7609
bk0: 64a 308011i bk1: 64a 307998i bk2: 64a 308010i bk3: 64a 307920i bk4: 64a 307999i bk5: 64a 307918i bk6: 64a 307833i bk7: 64a 307773i bk8: 104a 307919i bk9: 104a 307774i bk10: 128a 307807i bk11: 128a 307638i bk12: 128a 307875i bk13: 128a 307707i bk14: 132a 307849i bk15: 132a 307754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0220306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=3939 dram_eff=0.7626
bk0: 64a 308006i bk1: 64a 307997i bk2: 64a 308033i bk3: 64a 307974i bk4: 64a 307980i bk5: 64a 307905i bk6: 64a 307820i bk7: 64a 307755i bk8: 104a 307874i bk9: 104a 307729i bk10: 128a 307790i bk11: 128a 307621i bk12: 132a 307806i bk13: 128a 307688i bk14: 132a 307832i bk15: 132a 307669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0215276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306640 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.009657
n_activity=3832 dram_eff=0.7766
bk0: 64a 308017i bk1: 64a 308000i bk2: 68a 307993i bk3: 64a 307975i bk4: 64a 308028i bk5: 60a 307938i bk6: 64a 307896i bk7: 64a 307772i bk8: 104a 307884i bk9: 104a 307724i bk10: 128a 307783i bk11: 128a 307623i bk12: 128a 307859i bk13: 128a 307679i bk14: 128a 307849i bk15: 128a 307765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0184319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306636 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.00967
n_activity=3961 dram_eff=0.7523
bk0: 64a 308006i bk1: 64a 307988i bk2: 64a 308004i bk3: 64a 307928i bk4: 64a 307974i bk5: 60a 307893i bk6: 64a 307843i bk7: 64a 307774i bk8: 104a 307909i bk9: 104a 307779i bk10: 128a 307846i bk11: 128a 307668i bk12: 132a 307799i bk13: 128a 307693i bk14: 128a 307858i bk15: 124a 307755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0201939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306644 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.009631
n_activity=3833 dram_eff=0.7743
bk0: 64a 308015i bk1: 64a 307991i bk2: 68a 307971i bk3: 64a 307973i bk4: 60a 307997i bk5: 60a 307904i bk6: 64a 307865i bk7: 64a 307782i bk8: 108a 307902i bk9: 108a 307762i bk10: 128a 307800i bk11: 128a 307619i bk12: 128a 307857i bk13: 128a 307692i bk14: 124a 307856i bk15: 124a 307771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306627 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.009729
n_activity=3966 dram_eff=0.7559
bk0: 64a 308008i bk1: 64a 307997i bk2: 64a 308028i bk3: 64a 307952i bk4: 64a 307977i bk5: 64a 307860i bk6: 64a 307846i bk7: 64a 307797i bk8: 112a 307862i bk9: 108a 307736i bk10: 128a 307803i bk11: 128a 307611i bk12: 132a 307798i bk13: 128a 307684i bk14: 124a 307822i bk15: 124a 307726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0214108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9884
	minimum = 6
	maximum = 106
Network latency average = 13.2952
	minimum = 6
	maximum = 71
Slowest packet = 16693
Flit latency average = 13.8835
	minimum = 6
	maximum = 70
Slowest flit = 29209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Accepted packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Injected flit rate average = 0.00596227
	minimum = 0.00270219 (at node 20)
	maximum = 0.0105816 (at node 40)
Accepted flit rate average= 0.00596227
	minimum = 0.00440002 (at node 45)
	maximum = 0.00738916 (at node 2)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.31 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 12.9879 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 13.0685 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Accepted packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Injected flit rate average = 0.00399977 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00707505 (2 samples)
Accepted flit rate average = 0.00399977 (2 samples)
	minimum = 0.0029411 (2 samples)
	maximum = 0.00501566 (2 samples)
Injected packet size average = 1.5119 (2 samples)
Accepted packet size average = 1.5119 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 31 sec (151 sec)
gpgpu_simulation_rate = 62364 (inst/sec)
gpgpu_simulation_rate = 4058 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 105146
gpu_sim_insn = 4971019
gpu_ipc =      47.2773
gpu_tot_sim_cycle = 945165
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      15.2229
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 2313212
partiton_reqs_in_parallel_total    = 3650752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3100
partiton_reqs_in_parallel_util = 2313212
partiton_reqs_in_parallel_util_total    = 3650752
gpu_sim_cycle_parition_util = 105146
gpu_tot_sim_cycle_parition_util    = 165961
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9986
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       7.6173 GB/Sec
L2_BW_total  =       2.5112 GB/Sec
gpu_total_sim_rate=60966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
379, 379, 378, 379, 378, 379, 378, 379, 379, 379, 379, 379, 379, 379, 379, 379, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 328, 328, 328, 328, 328, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 262, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74683	W0_Idle:12512606	W0_Scoreboard:1976677	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 94636 
averagemflatency = 1353 
max_icnt2mem_latency = 94395 
max_icnt2sh_latency = 945164 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12496 	9519 	30 	0 	775 	5 	1801 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9314 	542 	101 	0 	12211 	11 	10 	3 	0 	775 	6 	1800 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14449 	6938 	3157 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	19 	3 	0 	6 	2 	7 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955     23582      4581    108795     91403     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     18900      6013     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023     22695     40609     89024     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961      5963    104138     81326      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930      6492       997      4580      5846     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      6278       987      4580      4584     87156     11459     59533     59530     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450     37618     18202      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    100072    123930     53432       983     23422      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     75479 
dram[10]:    122878    122918    123418    123422     44990    123937      1514       952     96335      4582     70997     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2508      1693      1849      3429      1562      5532      1330      1230     10980     12972     16866     17387      8772      8419      8662      8835
dram[1]:       1687      1650      6052      1837      1528      2251      2926      1471     10761     10574     17117     17687      8343      8387      8856      9577
dram[2]:       1707      1584      2499      1799      5069      1587      1421      1432      9882     11154     15936     15420      8350      8142      8868      8844
dram[3]:       1719      1530      1818      1745      1190      1395      1237      1235     10506     10660     16383     16151      8332      8358      8856      8826
dram[4]:       2198      1682      1743      1692      1431      1483      1524      1394     10990     10642     16364     16375      7018      7022      8919      8883
dram[5]:       1744      1629      1754      1713      5600      1527      1449      1349     10571     11011     18207     16392      8292      8859      8933      8902
dram[6]:       1742      2419      5403      1736      5704      1514      1174      2373      9853     11001     16910     17428      7100      6982      7408      6662
dram[7]:       1732      1630      1933      5525      1449      1552      1211      1294     11226     12113     16906     16418      6974      7005      6742      6852
dram[8]:       1696      1595      1887      1853      2967      1477      1828      1383     11656     12117     17416     17436      6081      6590      6894      7051
dram[9]:       1595      1657      3282      1707      5392      1446      1373      1426     12226     12243     17410     17420      6581      6994      9099     11327
dram[10]:       1628      1675      1862      1802      2526      1371      1246      1306     12611     11782     18668     17425      6822      7049      9128      9103
maximum mf latency per bank:
dram[0]:       8423       367       359     38257       442     75443       503       476     10608     79920     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     78959       377       448      8473     26747       512     16300     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     41102       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       876       363       378       408       421      4078       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     78119       442      4567       482     10607     10623     94636     11187     58711     76306     18846     18876
dram[6]:        360     13246     77250       368     77886       446       485     23014     10601     10618     11386     11367     21680     11168     38304     18841
dram[7]:        364       360      2782     76158       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     75298       443       476       507     10643     10643     11364     11248     11171     11180     18829     92278
dram[10]:        364       357       358       369     21279       430       690       483     36304     10662     77165     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501796 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.006146
n_activity=4501 dram_eff=0.6874
bk0: 76a 503168i bk1: 64a 503243i bk2: 64a 503257i bk3: 72a 503101i bk4: 64a 503221i bk5: 68a 503091i bk6: 64a 503082i bk7: 68a 502981i bk8: 104a 503146i bk9: 116a 502908i bk10: 132a 503005i bk11: 128a 502882i bk12: 132a 503048i bk13: 128a 502903i bk14: 132a 503053i bk15: 128a 503008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0142113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501827 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.006039
n_activity=4345 dram_eff=0.6997
bk0: 64a 503256i bk1: 64a 503233i bk2: 68a 503204i bk3: 64a 503183i bk4: 64a 503217i bk5: 72a 503082i bk6: 64a 503062i bk7: 64a 503015i bk8: 108a 503121i bk9: 108a 503000i bk10: 136a 502943i bk11: 128a 502894i bk12: 128a 503092i bk13: 128a 502935i bk14: 128a 503120i bk15: 128a 502997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0138915
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501813 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.006102
n_activity=4396 dram_eff=0.6988
bk0: 64a 503261i bk1: 68a 503210i bk2: 68a 503221i bk3: 64a 503168i bk4: 76a 503136i bk5: 64a 503122i bk6: 64a 503078i bk7: 64a 503011i bk8: 112a 503088i bk9: 108a 502991i bk10: 132a 502963i bk11: 132a 502794i bk12: 128a 503083i bk13: 132a 502907i bk14: 128a 503105i bk15: 128a 502999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0158422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f3decd91ed0 :  mf: uid=463522, sid12:w47, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (945164), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501817 n_act=34 n_pre=18 n_req=388 n_rd=1526 n_write=6 bw_util=0.006087
n_activity=4369 dram_eff=0.7013
bk0: 64a 503252i bk1: 68a 503214i bk2: 68a 503217i bk3: 64a 503191i bk4: 68a 503200i bk5: 68a 503130i bk6: 68a 503056i bk7: 66a 503011i bk8: 112a 503057i bk9: 108a 502914i bk10: 128a 503018i bk11: 132a 502791i bk12: 128a 503085i bk13: 128a 502911i bk14: 128a 503082i bk15: 128a 503016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501833 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.006039
n_activity=4184 dram_eff=0.7266
bk0: 72a 503196i bk1: 72a 503169i bk2: 64a 503235i bk3: 64a 503166i bk4: 64a 503252i bk5: 64a 503166i bk6: 68a 503017i bk7: 64a 502973i bk8: 104a 503157i bk9: 108a 502971i bk10: 128a 503013i bk11: 128a 502857i bk12: 128a 503084i bk13: 128a 502930i bk14: 132a 503058i bk15: 132a 502954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0143007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501822 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.006075
n_activity=4216 dram_eff=0.7253
bk0: 64a 503251i bk1: 68a 503207i bk2: 64a 503249i bk3: 64a 503160i bk4: 68a 503178i bk5: 64a 503157i bk6: 68a 503034i bk7: 64a 503011i bk8: 108a 503126i bk9: 104a 503012i bk10: 132a 503008i bk11: 128a 502877i bk12: 132a 503063i bk13: 132a 502890i bk14: 132a 503085i bk15: 132a 502994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0136869
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501784 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.006178
n_activity=4479 dram_eff=0.6944
bk0: 64a 503245i bk1: 68a 503206i bk2: 76a 503165i bk3: 64a 503209i bk4: 68a 503170i bk5: 64a 503143i bk6: 64a 503061i bk7: 72a 502920i bk8: 112a 503042i bk9: 104a 502965i bk10: 132a 502995i bk11: 128a 502859i bk12: 136a 503015i bk13: 128a 502927i bk14: 136a 503021i bk15: 132a 502908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.013375
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501834 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.006035
n_activity=4196 dram_eff=0.724
bk0: 64a 503258i bk1: 68a 503210i bk2: 68a 503233i bk3: 72a 503146i bk4: 64a 503265i bk5: 60a 503176i bk6: 64a 503135i bk7: 64a 503011i bk8: 108a 503086i bk9: 104a 502962i bk10: 132a 502989i bk11: 132a 502822i bk12: 128a 503096i bk13: 128a 502917i bk14: 132a 503057i bk15: 128a 503004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0113925
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501843 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.006007
n_activity=4221 dram_eff=0.7164
bk0: 64a 503246i bk1: 68a 503196i bk2: 64a 503243i bk3: 64a 503168i bk4: 72a 503144i bk5: 60a 503130i bk6: 64a 503082i bk7: 64a 503014i bk8: 108a 503117i bk9: 104a 503017i bk10: 128a 503085i bk11: 128a 502907i bk12: 132a 503038i bk13: 132a 502894i bk14: 128a 503095i bk15: 124a 502993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0124354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501844 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.006003
n_activity=4145 dram_eff=0.7291
bk0: 68a 503222i bk1: 64a 503228i bk2: 68a 503209i bk3: 68a 503180i bk4: 68a 503166i bk5: 60a 503140i bk6: 64a 503102i bk7: 64a 503020i bk8: 108a 503141i bk9: 108a 503002i bk10: 128a 503040i bk11: 128a 502860i bk12: 132a 503060i bk13: 128a 502932i bk14: 124a 503096i bk15: 128a 502974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0123301
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=503401 n_nop=501835 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.006039
n_activity=4226 dram_eff=0.7194
bk0: 68a 503216i bk1: 64a 503236i bk2: 64a 503268i bk3: 64a 503192i bk4: 64a 503217i bk5: 68a 503068i bk6: 68a 503052i bk7: 64a 503034i bk8: 112a 503100i bk9: 112a 502942i bk10: 132a 503004i bk11: 128a 502849i bk12: 132a 503036i bk13: 128a 502924i bk14: 124a 503062i bk15: 124a 502966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.57888
	minimum = 6
	maximum = 33
Network latency average = 7.5545
	minimum = 6
	maximum = 32
Slowest packet = 49541
Flit latency average = 7.20739
	minimum = 6
	maximum = 31
Slowest flit = 74639
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0016073
	minimum = 0.00136953 (at node 2)
	maximum = 0.00193066 (at node 40)
Accepted packet rate average = 0.0016073
	minimum = 0.00136953 (at node 2)
	maximum = 0.00193066 (at node 40)
Injected flit rate average = 0.00241266
	minimum = 0.00136953 (at node 2)
	maximum = 0.00383278 (at node 40)
Accepted flit rate average= 0.00241266
	minimum = 0.00177373 (at node 45)
	maximum = 0.00324313 (at node 9)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3996 (3 samples)
	minimum = 6 (3 samples)
	maximum = 78.3333 (3 samples)
Network latency average = 11.1768 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.3333 (3 samples)
Flit latency average = 11.1148 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00229945 (3 samples)
	minimum = 0.00174927 (3 samples)
	maximum = 0.00278146 (3 samples)
Accepted packet rate average = 0.00229945 (3 samples)
	minimum = 0.00174927 (3 samples)
	maximum = 0.00278146 (3 samples)
Injected flit rate average = 0.00347073 (3 samples)
	minimum = 0.00174927 (3 samples)
	maximum = 0.00599429 (3 samples)
Accepted flit rate average = 0.00347073 (3 samples)
	minimum = 0.00255198 (3 samples)
	maximum = 0.00442481 (3 samples)
Injected packet size average = 1.50938 (3 samples)
Accepted packet size average = 1.50938 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 56 sec (236 sec)
gpgpu_simulation_rate = 60966 (inst/sec)
gpgpu_simulation_rate = 4004 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3389
gpu_sim_insn = 4447144
gpu_ipc =    1312.2290
gpu_tot_sim_cycle = 1170704
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      16.0888
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 74558
partiton_reqs_in_parallel_total    = 5963964
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1580
partiton_reqs_in_parallel_util = 74558
partiton_reqs_in_parallel_util_total    = 5963964
gpu_sim_cycle_parition_util = 3389
gpu_tot_sim_cycle_parition_util    = 271107
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9986
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     232.3313 GB/Sec
L2_BW_total  =       2.7000 GB/Sec
gpu_total_sim_rate=76256

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
484, 484, 483, 484, 483, 484, 483, 484, 484, 484, 484, 484, 484, 484, 484, 484, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 433, 433, 433, 433, 433, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 373, 366, 366, 366, 366, 366, 346, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90827	W0_Idle:12515830	W0_Scoreboard:2010002	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 94636 
averagemflatency = 1071 
max_icnt2mem_latency = 94395 
max_icnt2sh_latency = 1170703 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20802 	9520 	30 	0 	775 	5 	1801 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13600 	601 	101 	0 	16173 	11 	10 	3 	0 	775 	6 	1800 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21523 	8003 	3189 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	20 	3 	0 	6 	2 	7 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955     23582      4581    108795     91403     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     18900      6013     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023     22695     40609     89024     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961      5963    104138     81326      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930      6492       997      4580      5846     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      6278       987      4580      4584     87156     11459     59533     59530     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450     37618     18202      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    100072    123930     53432       983     23422      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     75479 
dram[10]:    122878    122918    123418    123422     44990    123937      1514       952     96335      4582     70997     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2520      1693      1857      3429      2019      5935      2078      1917     11451     13350     17255     17778      9131      8795      9041      9215
dram[1]:       1687      1650      6052      1845      1994      2687      3613      2193     11210     11042     17503     18084      8734      8756      9216      9911
dram[2]:       1707      1605      2499      1799      5425      2043      2159      2132     10321     11600     16324     15791      8728      8498      9249      9212
dram[3]:       1734      1530      1818      1745      1594      1855      1902      1825     10941     11108     16797     16521      8723      8741      9257      9194
dram[4]:       2218      1702      1751      1692      1900      1959      2169      2058     11509     11115     16765     16765      7424      7416      9280      9228
dram[5]:       1744      1643      1762      1713      6017      1996      2063      1995     11070     11486     18556     16751      8677      9234      9333      9291
dram[6]:       1742      2419      5421      1736      6108      1975      1804      2936     10272     11446     17258     17768      7469      7370      7801      7072
dram[7]:       1732      1644      1946      5537      1902      2044      1914      1971     11670     12571     17272     16759      7361      7371      7144      7247
dram[8]:       1696      1608      1887      1867      3364      1976      2442      2031     12134     12571     17834     17849      6533      6941      7265      7407
dram[9]:       1609      1687      3282      1721      5849      1949      2102      2105     12664     12675     17800     17799      6924      7356      9468     11680
dram[10]:       1641      1690      1862      1802      3007      1858      1902      1997     13011     12199     19013     17797      7147      7400      9525      9493
maximum mf latency per bank:
dram[0]:       8423       367       359     38257       442     75443       503       476     10608     79920     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     78959       377       448      8473     26747       512     16300     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     41102       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       876       363       378       408       421      4078       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     78119       442      4567       482     10607     10623     94636     11187     58711     76306     18846     18876
dram[6]:        360     13246     77250       368     77886       446       485     23014     10601     10618     11386     11367     21680     11168     38304     18841
dram[7]:        364       360      2782     76158       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     75298       443       476       507     10643     10643     11364     11248     11171     11180     18829     92278
dram[10]:        364       357       358       369     21279       430       690       483     36304     10662     77165     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508088 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.00607
n_activity=4501 dram_eff=0.6874
bk0: 76a 509460i bk1: 64a 509535i bk2: 64a 509549i bk3: 72a 509393i bk4: 64a 509513i bk5: 68a 509383i bk6: 64a 509374i bk7: 68a 509273i bk8: 104a 509438i bk9: 116a 509200i bk10: 132a 509297i bk11: 128a 509174i bk12: 132a 509340i bk13: 128a 509195i bk14: 132a 509345i bk15: 128a 509300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0140359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508119 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005964
n_activity=4345 dram_eff=0.6997
bk0: 64a 509548i bk1: 64a 509525i bk2: 68a 509496i bk3: 64a 509475i bk4: 64a 509509i bk5: 72a 509374i bk6: 64a 509354i bk7: 64a 509307i bk8: 108a 509413i bk9: 108a 509292i bk10: 136a 509235i bk11: 128a 509186i bk12: 128a 509384i bk13: 128a 509227i bk14: 128a 509412i bk15: 128a 509289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.01372
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508105 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.006027
n_activity=4396 dram_eff=0.6988
bk0: 64a 509553i bk1: 68a 509502i bk2: 68a 509513i bk3: 64a 509460i bk4: 76a 509428i bk5: 64a 509414i bk6: 64a 509370i bk7: 64a 509303i bk8: 112a 509380i bk9: 108a 509283i bk10: 132a 509255i bk11: 132a 509086i bk12: 128a 509375i bk13: 132a 509199i bk14: 128a 509397i bk15: 128a 509291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0156467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508107 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.006019
n_activity=4387 dram_eff=0.6993
bk0: 64a 509544i bk1: 68a 509506i bk2: 68a 509509i bk3: 64a 509483i bk4: 68a 509492i bk5: 68a 509422i bk6: 68a 509348i bk7: 68a 509300i bk8: 112a 509349i bk9: 108a 509206i bk10: 128a 509310i bk11: 132a 509083i bk12: 128a 509377i bk13: 128a 509203i bk14: 128a 509374i bk15: 128a 509308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0127351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508125 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005964
n_activity=4184 dram_eff=0.7266
bk0: 72a 509488i bk1: 72a 509461i bk2: 64a 509527i bk3: 64a 509458i bk4: 64a 509544i bk5: 64a 509458i bk6: 68a 509309i bk7: 64a 509265i bk8: 104a 509449i bk9: 108a 509263i bk10: 128a 509305i bk11: 128a 509149i bk12: 128a 509376i bk13: 128a 509222i bk14: 132a 509350i bk15: 132a 509246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0141242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508114 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.006
n_activity=4216 dram_eff=0.7253
bk0: 64a 509543i bk1: 68a 509499i bk2: 64a 509541i bk3: 64a 509452i bk4: 68a 509470i bk5: 64a 509449i bk6: 68a 509326i bk7: 64a 509303i bk8: 108a 509418i bk9: 104a 509304i bk10: 132a 509300i bk11: 128a 509169i bk12: 132a 509355i bk13: 132a 509182i bk14: 132a 509377i bk15: 132a 509286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0135179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508076 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.006102
n_activity=4479 dram_eff=0.6944
bk0: 64a 509537i bk1: 68a 509498i bk2: 76a 509457i bk3: 64a 509501i bk4: 68a 509462i bk5: 64a 509435i bk6: 64a 509353i bk7: 72a 509212i bk8: 112a 509334i bk9: 104a 509257i bk10: 132a 509287i bk11: 128a 509151i bk12: 136a 509307i bk13: 128a 509219i bk14: 136a 509313i bk15: 132a 509200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0132099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508126 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.00596
n_activity=4196 dram_eff=0.724
bk0: 64a 509550i bk1: 68a 509502i bk2: 68a 509525i bk3: 72a 509438i bk4: 64a 509557i bk5: 60a 509468i bk6: 64a 509427i bk7: 64a 509303i bk8: 108a 509378i bk9: 104a 509254i bk10: 132a 509281i bk11: 132a 509114i bk12: 128a 509388i bk13: 128a 509209i bk14: 132a 509349i bk15: 128a 509296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0112519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508135 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005933
n_activity=4221 dram_eff=0.7164
bk0: 64a 509538i bk1: 68a 509488i bk2: 64a 509535i bk3: 64a 509460i bk4: 72a 509436i bk5: 60a 509422i bk6: 64a 509374i bk7: 64a 509306i bk8: 108a 509409i bk9: 104a 509309i bk10: 128a 509377i bk11: 128a 509199i bk12: 132a 509330i bk13: 132a 509186i bk14: 128a 509387i bk15: 124a 509285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0122819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508136 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005929
n_activity=4145 dram_eff=0.7291
bk0: 68a 509514i bk1: 64a 509520i bk2: 68a 509501i bk3: 68a 509472i bk4: 68a 509458i bk5: 60a 509432i bk6: 64a 509394i bk7: 64a 509312i bk8: 108a 509433i bk9: 108a 509294i bk10: 128a 509332i bk11: 128a 509152i bk12: 132a 509352i bk13: 128a 509224i bk14: 124a 509388i bk15: 128a 509266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509693 n_nop=508127 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005964
n_activity=4226 dram_eff=0.7194
bk0: 68a 509508i bk1: 64a 509528i bk2: 64a 509560i bk3: 64a 509484i bk4: 64a 509509i bk5: 68a 509360i bk6: 68a 509344i bk7: 64a 509326i bk8: 112a 509392i bk9: 112a 509234i bk10: 132a 509296i bk11: 128a 509141i bk12: 132a 509328i bk13: 128a 509216i bk14: 124a 509354i bk15: 124a 509258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0129823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.13657
	minimum = 6
	maximum = 39
Network latency average = 8.08198
	minimum = 6
	maximum = 37
Slowest packet = 52066
Flit latency average = 7.91634
	minimum = 6
	maximum = 36
Slowest flit = 90489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0490378
	minimum = 0.042503 (at node 4)
	maximum = 0.0605077 (at node 44)
Accepted packet rate average = 0.0490378
	minimum = 0.042503 (at node 4)
	maximum = 0.0605077 (at node 44)
Injected flit rate average = 0.0735567
	minimum = 0.042503 (at node 4)
	maximum = 0.11526 (at node 44)
Accepted flit rate average= 0.0735567
	minimum = 0.05549 (at node 30)
	maximum = 0.0914994 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0839 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.5 (4 samples)
Network latency average = 10.4031 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50 (4 samples)
Flit latency average = 10.3152 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.013984 (4 samples)
	minimum = 0.0119377 (4 samples)
	maximum = 0.017213 (4 samples)
Accepted packet rate average = 0.013984 (4 samples)
	minimum = 0.0119377 (4 samples)
	maximum = 0.017213 (4 samples)
Injected flit rate average = 0.0209922 (4 samples)
	minimum = 0.0119377 (4 samples)
	maximum = 0.0333107 (4 samples)
Accepted flit rate average = 0.0209922 (4 samples)
	minimum = 0.0157865 (4 samples)
	maximum = 0.0261935 (4 samples)
Injected packet size average = 1.50116 (4 samples)
Accepted packet size average = 1.50116 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 7 sec (247 sec)
gpgpu_simulation_rate = 76256 (inst/sec)
gpgpu_simulation_rate = 4739 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 32580
gpu_sim_insn = 4974794
gpu_ipc =     152.6947
gpu_tot_sim_cycle = 1430506
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      16.6445
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 716760
partiton_reqs_in_parallel_total    = 6038522
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7223
partiton_reqs_in_parallel_util = 716760
partiton_reqs_in_parallel_util_total    = 6038522
gpu_sim_cycle_parition_util = 32580
gpu_tot_sim_cycle_parition_util    = 274496
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33348
L2_BW  =      27.7690 GB/Sec
L2_BW_total  =       2.8421 GB/Sec
gpu_total_sim_rate=85956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
645, 645, 644, 645, 644, 645, 644, 645, 645, 645, 645, 645, 645, 645, 645, 645, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 525, 525, 525, 525, 525, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 458, 458, 458, 458, 458, 438, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115243	W0_Idle:13561186	W0_Scoreboard:2297634	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 94636 
averagemflatency = 863 
max_icnt2mem_latency = 94395 
max_icnt2sh_latency = 1430505 
mrq_lat_table:2604 	321 	302 	607 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29946 	9839 	46 	43 	775 	8 	1807 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20139 	634 	101 	0 	19078 	11 	20 	31 	21 	775 	11 	1804 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30497 	8186 	3189 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	34 	4 	0 	8 	3 	7 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     22791     23582     15236    108795     91403     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430     13159     18900      6013     11455     12730     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     10854     11689     22695     40609     89024     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     14192    104138     81326     12309     15443     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930      7220     12273     12935      5846     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      6278     19808     17930     12162     87156     11459     59533     59530     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450     37618     18202     21555     11447     12749     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     19946      7975     16839     25612     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    100072    123930     53432     12424     23422     22658     15021     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     17498      1018     23106     16636     11470     12366     22889     22894     23588     75479 
dram[10]:    122878    122918    123418    123422     44990    123937     15916     12555     96335     10463     70997     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  3.833333  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  5.250000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  6.833333  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  4.600000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  7.000000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/688 = 6.992733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2555      2256      2195      3851      1949      5513      1808      1960      9827     11763     16555     15713      9437      8133      8871      9015
dram[1]:       1988      1910      6379      2073      2038      2404      3147      1996     11435      9062     14826     16375      9104      9104      9019      9156
dram[2]:       1870      2123      2320      2256      5391      1916      1679      1850      9880      9703     15263     14795      9055      7878      9048      9097
dram[3]:       1938      1558      2315      2264      1666      1652      1607      1907     10785      9645     16105     15481      7858      8333      9056      8508
dram[4]:       2202      1911      1865      2010      2056      2021      1495      1795     10178     10927     16211     16552      6894      7741      7781      8564
dram[5]:       2086      1931      2185      1944      5373      1903      2132      1730      9535      8746     15680     14769      8531      8870      8925      9631
dram[6]:       1995      2719      5727      2363      5012      1927      1630      2514      8047     10140     17519     16517      7616      7104      7741      6748
dram[7]:       1990      1985      2199      6136      2096      1775      1592      2226     11487     11877     15808     14640      6291      7326      6600      7297
dram[8]:       2455      2072      1683      1872      3185      1961      2893      1547     12334     11890     17600     17100      6819      6431      7046      7784
dram[9]:       2181      2062      3806      2144      5692      1578      1977      2119     12492     12064     17049     17560      7243      7232      9258     10521
dram[10]:       1922      2349      1844      2340      2756      1610      1538      1726     11395     10332     18857     15257      7452      6522      9052      9275
maximum mf latency per bank:
dram[0]:       8423       367       359     38257       442     75443       503       476     10608     79920     11335     11235     30053     11177     18834     18826
dram[1]:        849       359     78959       377       448      8473     26747       512     16300     10630     11401     11353     11160     11176     18827     33875
dram[2]:       1077       368     10596      8586     41102       453       751       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1217      1616       440       522     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       876      1490       378       408       421      4078       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       813      8211       370     78119       442      4567       482     10607     10623     94636     11187     58711     76306     18846     18876
dram[6]:        360     13246     77250      1486     77886       446      1489     23014     10601     10618     11386     11367     21680     11168     38304     18841
dram[7]:        364       360      2782     76158       736       470      1091      8961     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1274       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     75298       443      1616       507     10643     10643     11364     11248     11171     11180     18829     92278
dram[10]:       1216      1219       359      1491     21279       430       690       483     36304     10662     77165     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568398 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005907
n_activity=5875 dram_eff=0.5733
bk0: 92a 569818i bk1: 68a 569994i bk2: 76a 569969i bk3: 76a 569853i bk4: 68a 569972i bk5: 76a 569840i bk6: 76a 569825i bk7: 68a 569771i bk8: 120a 569854i bk9: 128a 569590i bk10: 136a 569752i bk11: 140a 569560i bk12: 132a 569830i bk13: 136a 569614i bk14: 140a 569795i bk15: 132a 569758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0129571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568395 n_act=67 n_pre=51 n_req=433 n_rd=1656 n_write=19 bw_util=0.005875
n_activity=6002 dram_eff=0.5581
bk0: 80a 569932i bk1: 76a 569916i bk2: 72a 569955i bk3: 76a 569871i bk4: 68a 569963i bk5: 84a 569795i bk6: 72a 569780i bk7: 68a 569766i bk8: 108a 569910i bk9: 132a 569587i bk10: 152a 569582i bk11: 140a 569572i bk12: 128a 569874i bk13: 132a 569689i bk14: 132a 569871i bk15: 136a 569732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0127537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568340 n_act=70 n_pre=54 n_req=446 n_rd=1704 n_write=20 bw_util=0.006047
n_activity=6380 dram_eff=0.5404
bk0: 84a 569881i bk1: 72a 569991i bk2: 92a 569809i bk3: 88a 569780i bk4: 80a 569883i bk5: 72a 569837i bk6: 84a 569693i bk7: 76a 569746i bk8: 120a 569834i bk9: 120a 569687i bk10: 140a 569680i bk11: 140a 569507i bk12: 128a 569869i bk13: 140a 569644i bk14: 132a 569859i bk15: 136a 569728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0144303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568379 n_act=63 n_pre=47 n_req=442 n_rd=1676 n_write=23 bw_util=0.005959
n_activity=6081 dram_eff=0.5588
bk0: 80a 569902i bk1: 92a 569857i bk2: 72a 569967i bk3: 68a 569943i bk4: 76a 569921i bk5: 84a 569798i bk6: 80a 569764i bk7: 68a 569793i bk8: 116a 569817i bk9: 124a 569596i bk10: 132a 569766i bk11: 140a 569509i bk12: 140a 569788i bk13: 136a 569630i bk14: 132a 569830i bk15: 136a 569751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0117961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568390 n_act=62 n_pre=46 n_req=439 n_rd=1668 n_write=22 bw_util=0.005928
n_activity=5872 dram_eff=0.5756
bk0: 88a 569836i bk1: 84a 569845i bk2: 84a 569870i bk3: 72a 569875i bk4: 64a 570035i bk5: 68a 569923i bk6: 88a 569643i bk7: 76a 569713i bk8: 112a 569866i bk9: 112a 569751i bk10: 136a 569740i bk11: 132a 569615i bk12: 136a 569800i bk13: 128a 569719i bk14: 148a 569719i bk15: 140a 569667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0133816
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568358 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.006019
n_activity=6064 dram_eff=0.566
bk0: 72a 569974i bk1: 84a 569890i bk2: 84a 569865i bk3: 76a 569867i bk4: 76a 569892i bk5: 68a 569903i bk6: 68a 569821i bk7: 76a 569756i bk8: 120a 569834i bk9: 128a 569638i bk10: 148a 569647i bk11: 144a 569573i bk12: 136a 569825i bk13: 140a 569610i bk14: 140a 569804i bk15: 132a 569781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0126239
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568358 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.006005
n_activity=6083 dram_eff=0.5629
bk0: 80a 569978i bk1: 72a 569953i bk2: 80a 569922i bk3: 68a 569966i bk4: 80a 569874i bk5: 72a 569868i bk6: 80a 569771i bk7: 80a 569630i bk8: 136a 569620i bk9: 116a 569666i bk10: 132a 569777i bk11: 136a 569575i bk12: 140a 569769i bk13: 136a 569646i bk14: 140a 569793i bk15: 144a 569596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0121609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568358 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.006005
n_activity=6189 dram_eff=0.5532
bk0: 76a 569964i bk1: 80a 569977i bk2: 76a 569947i bk3: 72a 569934i bk4: 68a 570022i bk5: 72a 569890i bk6: 76a 569841i bk7: 88a 569618i bk8: 112a 569842i bk9: 108a 569712i bk10: 148a 569677i bk11: 152a 569469i bk12: 148a 569702i bk13: 136a 569628i bk14: 144a 569729i bk15: 136a 569721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0105632
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568445 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005812
n_activity=5513 dram_eff=0.6011
bk0: 68a 570001i bk1: 76a 569968i bk2: 92a 569866i bk3: 92a 569877i bk4: 76a 569891i bk5: 64a 569885i bk6: 68a 569840i bk7: 80a 569689i bk8: 108a 569903i bk9: 112a 569766i bk10: 132a 569841i bk11: 136a 569657i bk12: 132a 569826i bk13: 144a 569576i bk14: 136a 569810i bk15: 124a 569777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112647
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568491 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.005651
n_activity=5239 dram_eff=0.615
bk0: 72a 569999i bk1: 72a 569946i bk2: 72a 569963i bk3: 76a 569952i bk4: 72a 569924i bk5: 72a 569822i bk6: 76a 569792i bk7: 64a 569801i bk8: 112a 569896i bk9: 116a 569726i bk10: 132a 569788i bk11: 132a 569615i bk12: 132a 569846i bk13: 132a 569685i bk14: 128a 569848i bk15: 140a 569654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111384
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f3de0014620 :  mf: uid=754060, sid02:w01, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (1430505), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570188 n_nop=568368 n_act=65 n_pre=49 n_req=444 n_rd=1683 n_write=23 bw_util=0.005984
n_activity=6143 dram_eff=0.5554
bk0: 88a 569918i bk1: 76a 569956i bk2: 80a 569912i bk3: 72a 569914i bk4: 72a 569933i bk5: 80a 569781i bk6: 79a 569757i bk7: 72a 569752i bk8: 128a 569778i bk9: 128a 569586i bk10: 136a 569754i bk11: 140a 569543i bk12: 132a 569823i bk13: 140a 569600i bk14: 132a 569777i bk15: 128a 569712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.1912
	minimum = 6
	maximum = 22
Network latency average = 7.18764
	minimum = 6
	maximum = 22
Slowest packet = 80861
Flit latency average = 6.78254
	minimum = 6
	maximum = 21
Slowest flit = 121539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0058596
	minimum = 0.00442003 (at node 12)
	maximum = 0.00738206 (at node 42)
Accepted packet rate average = 0.0058596
	minimum = 0.00442003 (at node 12)
	maximum = 0.00738206 (at node 42)
Injected flit rate average = 0.0088023
	minimum = 0.00442003 (at node 12)
	maximum = 0.0144879 (at node 42)
Accepted flit rate average= 0.0088023
	minimum = 0.00641518 (at node 37)
	maximum = 0.0127383 (at node 14)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1053 (5 samples)
	minimum = 6 (5 samples)
	maximum = 59.2 (5 samples)
Network latency average = 9.75999 (5 samples)
	minimum = 6 (5 samples)
	maximum = 44.4 (5 samples)
Flit latency average = 9.60866 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0123591 (5 samples)
	minimum = 0.0104342 (5 samples)
	maximum = 0.0152468 (5 samples)
Accepted packet rate average = 0.0123591 (5 samples)
	minimum = 0.0104342 (5 samples)
	maximum = 0.0152468 (5 samples)
Injected flit rate average = 0.0185542 (5 samples)
	minimum = 0.0104342 (5 samples)
	maximum = 0.0295461 (5 samples)
Accepted flit rate average = 0.0185542 (5 samples)
	minimum = 0.0139122 (5 samples)
	maximum = 0.0235024 (5 samples)
Injected packet size average = 1.50126 (5 samples)
Accepted packet size average = 1.50126 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 37 sec (277 sec)
gpgpu_simulation_rate = 85956 (inst/sec)
gpgpu_simulation_rate = 5164 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3508
gpu_sim_insn = 4448504
gpu_ipc =    1268.1027
gpu_tot_sim_cycle = 1656164
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      17.0627
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12342
partiton_reqs_in_parallel = 77176
partiton_reqs_in_parallel_total    = 6755282
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1255
partiton_reqs_in_parallel_util = 77176
partiton_reqs_in_parallel_util_total    = 6755282
gpu_sim_cycle_parition_util = 3508
gpu_tot_sim_cycle_parition_util    = 307076
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9987
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     238.9324 GB/Sec
L2_BW_total  =       2.9609 GB/Sec
gpu_total_sim_rate=98120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
750, 765, 749, 750, 749, 750, 749, 750, 750, 750, 750, 750, 750, 750, 750, 750, 637, 637, 637, 637, 637, 637, 637, 637, 652, 637, 637, 638, 638, 623, 623, 623, 549, 549, 549, 549, 549, 549, 549, 549, 549, 549, 549, 542, 542, 542, 542, 572, 522, 507, 507, 507, 507, 507, 507, 507, 507, 507, 522, 507, 507, 507, 522, 507, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:132039	W0_Idle:13568263	W0_Scoreboard:2332136	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 94636 
averagemflatency = 744 
max_icnt2mem_latency = 94395 
max_icnt2sh_latency = 1656163 
mrq_lat_table:2604 	321 	302 	607 	575 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38786 	9842 	46 	43 	775 	8 	1807 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25757 	748 	101 	0 	22189 	11 	20 	31 	21 	775 	11 	1804 	247 	9 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37779 	9022 	3242 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	35 	4 	0 	8 	3 	7 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     22791     23582     15236    108795     91403     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430     13159     18900      6013     11455     12730     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     10854     11689     22695     40609     89024     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     14192    104138     81326     12309     15443     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930      7220     12273     12935      5846     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      6278     19808     17930     12162     87156     11459     59533     59530     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450     37618     18202     21555     11447     12749     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     19946      7975     16839     25612     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    100072    123930     53432     12424     23422     22658     15021     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     17498      1018     23106     16636     11470     12366     22889     22894     23588     75479 
dram[10]:    122878    122918    123418    123422     44990    123937     15916     12555     96335     10463     70997     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  5.250000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  7.200000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  3.833333  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  5.250000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  6.833333  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  4.600000  3.800000  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  7.000000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/688 = 6.992733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2588      2278      2238      3857      2402      5942      2433      2615     10237     12080     16890     16024      9796      8464      9177      9352
dram[1]:       2011      1946      6391      2103      2531      2799      3698      2580     11835      9399     15107     16698      9456      9432      9371      9464
dram[2]:       1880      2143      2348      2298      5750      2344      2162      2419     10250     10020     15599     15110      9396      8171      9397      9458
dram[3]:       1950      1604      2341      2313      2030      1978      2175      2524     11176     10001     16419     15773      8188      8682      9385      8813
dram[4]:       2218      1926      1906      2036      2534      2489      1930      2400     10591     11357     16549     16884      7198      8083      8061      8867
dram[5]:       2105      1952      2215      1974      5804      2355      2738      2305      9936      9118     16000     15122      8814      9149      9248      9980
dram[6]:       2043      2726      5744      2398      5376      2400      2187      2979      8358     10534     17884     16883      7927      7413      8051      7059
dram[7]:       2013      2032      2199      6148      2599      2250      2152      2682     11913     12299     16139     14937      6572      7650      6883      7609
dram[8]:       2469      2097      1737      1949      3561      2480      3537      2074     12809     12329     17955     17434      7714      6715      7338      8103
dram[9]:       2234      2074      3819      2181      6160      1992      2570      2808     12900     12464     17370     17893      7566      7550      9570     10766
dram[10]:       1964      2375      1854      2374      3165      2011      2055      2294     11745     10662     19161     15532      7805      6829      9339      9559
maximum mf latency per bank:
dram[0]:       8423       367       359     38257       442     75443       503       476     10608     79920     11335     11235     30053     11177     18834     18826
dram[1]:        849       359     78959       377       448      8473     26747       512     16300     10630     11401     11353     11160     11176     18827     33875
dram[2]:       1077       368     10596      8586     41102       453       751       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1616       358       553       378      1217      1616       440       522     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       876      1490       378       408       421      4078       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       813      8211       370     78119       442      4567       482     10607     10623     94636     11187     58711     76306     18846     18876
dram[6]:        360     13246     77250      1486     77886       446      1489     23014     10601     10618     11386     11367     21680     11168     38304     18841
dram[7]:        364       360      2782     76158       736       470      1091      8961     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1274       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     75298       443      1616       507     10643     10643     11364     11248     11171     11180     18829     92278
dram[10]:       1216      1219       359      1491     21279       430       690       483     36304     10662     77165     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574910 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.00584
n_activity=5875 dram_eff=0.5733
bk0: 92a 576330i bk1: 68a 576506i bk2: 76a 576481i bk3: 76a 576365i bk4: 68a 576484i bk5: 76a 576352i bk6: 76a 576337i bk7: 68a 576283i bk8: 120a 576366i bk9: 128a 576102i bk10: 136a 576264i bk11: 140a 576072i bk12: 132a 576342i bk13: 136a 576126i bk14: 140a 576307i bk15: 132a 576270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574907 n_act=67 n_pre=51 n_req=433 n_rd=1656 n_write=19 bw_util=0.005809
n_activity=6002 dram_eff=0.5581
bk0: 80a 576444i bk1: 76a 576428i bk2: 72a 576467i bk3: 76a 576383i bk4: 68a 576475i bk5: 84a 576307i bk6: 72a 576292i bk7: 68a 576278i bk8: 108a 576422i bk9: 132a 576099i bk10: 152a 576094i bk11: 140a 576084i bk12: 128a 576386i bk13: 132a 576201i bk14: 132a 576383i bk15: 136a 576244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0126097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574852 n_act=70 n_pre=54 n_req=446 n_rd=1704 n_write=20 bw_util=0.005979
n_activity=6380 dram_eff=0.5404
bk0: 84a 576393i bk1: 72a 576503i bk2: 92a 576321i bk3: 88a 576292i bk4: 80a 576395i bk5: 72a 576349i bk6: 84a 576205i bk7: 76a 576258i bk8: 120a 576346i bk9: 120a 576199i bk10: 140a 576192i bk11: 140a 576019i bk12: 128a 576381i bk13: 140a 576156i bk14: 132a 576371i bk15: 136a 576240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0142674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574891 n_act=63 n_pre=47 n_req=442 n_rd=1676 n_write=23 bw_util=0.005892
n_activity=6081 dram_eff=0.5588
bk0: 80a 576414i bk1: 92a 576369i bk2: 72a 576479i bk3: 68a 576455i bk4: 76a 576433i bk5: 84a 576310i bk6: 80a 576276i bk7: 68a 576305i bk8: 116a 576329i bk9: 124a 576108i bk10: 132a 576278i bk11: 140a 576021i bk12: 140a 576300i bk13: 136a 576142i bk14: 132a 576342i bk15: 136a 576263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116629
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574902 n_act=62 n_pre=46 n_req=439 n_rd=1668 n_write=22 bw_util=0.005861
n_activity=5872 dram_eff=0.5756
bk0: 88a 576348i bk1: 84a 576357i bk2: 84a 576382i bk3: 72a 576387i bk4: 64a 576547i bk5: 68a 576435i bk6: 88a 576155i bk7: 76a 576225i bk8: 112a 576378i bk9: 112a 576263i bk10: 136a 576252i bk11: 132a 576127i bk12: 136a 576312i bk13: 128a 576231i bk14: 148a 576231i bk15: 140a 576179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0132304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574870 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.005951
n_activity=6064 dram_eff=0.566
bk0: 72a 576486i bk1: 84a 576402i bk2: 84a 576377i bk3: 76a 576379i bk4: 76a 576404i bk5: 68a 576415i bk6: 68a 576333i bk7: 76a 576268i bk8: 120a 576346i bk9: 128a 576150i bk10: 148a 576159i bk11: 144a 576085i bk12: 136a 576337i bk13: 140a 576122i bk14: 140a 576316i bk15: 132a 576293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0124814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574870 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.005937
n_activity=6083 dram_eff=0.5629
bk0: 80a 576490i bk1: 72a 576465i bk2: 80a 576434i bk3: 68a 576478i bk4: 80a 576386i bk5: 72a 576380i bk6: 80a 576283i bk7: 80a 576142i bk8: 136a 576132i bk9: 116a 576178i bk10: 132a 576289i bk11: 136a 576087i bk12: 140a 576281i bk13: 136a 576158i bk14: 140a 576305i bk15: 144a 576108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0120236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574870 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.005937
n_activity=6189 dram_eff=0.5532
bk0: 76a 576476i bk1: 80a 576489i bk2: 76a 576459i bk3: 72a 576446i bk4: 68a 576534i bk5: 72a 576402i bk6: 76a 576353i bk7: 88a 576130i bk8: 112a 576354i bk9: 108a 576224i bk10: 148a 576189i bk11: 152a 575981i bk12: 148a 576214i bk13: 136a 576140i bk14: 144a 576241i bk15: 136a 576233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104439
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574957 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005746
n_activity=5513 dram_eff=0.6011
bk0: 68a 576513i bk1: 76a 576480i bk2: 92a 576378i bk3: 92a 576389i bk4: 76a 576403i bk5: 64a 576397i bk6: 68a 576352i bk7: 80a 576201i bk8: 108a 576415i bk9: 112a 576278i bk10: 132a 576353i bk11: 136a 576169i bk12: 132a 576338i bk13: 144a 576088i bk14: 136a 576322i bk15: 124a 576289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0111375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=575003 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.005587
n_activity=5239 dram_eff=0.615
bk0: 72a 576511i bk1: 72a 576458i bk2: 72a 576475i bk3: 76a 576464i bk4: 72a 576436i bk5: 72a 576334i bk6: 76a 576304i bk7: 64a 576313i bk8: 112a 576408i bk9: 116a 576238i bk10: 132a 576300i bk11: 132a 576127i bk12: 132a 576358i bk13: 132a 576197i bk14: 128a 576360i bk15: 140a 576166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110127
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576700 n_nop=574879 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.00592
n_activity=6156 dram_eff=0.5546
bk0: 88a 576430i bk1: 76a 576468i bk2: 80a 576424i bk3: 72a 576426i bk4: 72a 576445i bk5: 80a 576293i bk6: 80a 576267i bk7: 72a 576264i bk8: 128a 576290i bk9: 128a 576098i bk10: 136a 576266i bk11: 140a 576055i bk12: 132a 576335i bk13: 140a 576112i bk14: 132a 576289i bk15: 128a 576224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0120045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.04682
	minimum = 6
	maximum = 55
Network latency average = 7.99237
	minimum = 6
	maximum = 50
Slowest packet = 102082
Flit latency average = 7.74243
	minimum = 6
	maximum = 49
Slowest flit = 153461
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504306
	minimum = 0.041631 (at node 4)
	maximum = 0.0794126 (at node 44)
Accepted packet rate average = 0.0504306
	minimum = 0.041631 (at node 4)
	maximum = 0.0794126 (at node 44)
Injected flit rate average = 0.0756459
	minimum = 0.0433419 (at node 26)
	maximum = 0.132307 (at node 44)
Accepted flit rate average= 0.0756459
	minimum = 0.0573139 (at node 42)
	maximum = 0.105931 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5956 (6 samples)
	minimum = 6 (6 samples)
	maximum = 58.5 (6 samples)
Network latency average = 9.46538 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.3333 (6 samples)
Flit latency average = 9.29762 (6 samples)
	minimum = 6 (6 samples)
	maximum = 44.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0187044 (6 samples)
	minimum = 0.0156336 (6 samples)
	maximum = 0.0259411 (6 samples)
Accepted packet rate average = 0.0187044 (6 samples)
	minimum = 0.0156336 (6 samples)
	maximum = 0.0259411 (6 samples)
Injected flit rate average = 0.0280695 (6 samples)
	minimum = 0.0159188 (6 samples)
	maximum = 0.0466729 (6 samples)
Accepted flit rate average = 0.0280695 (6 samples)
	minimum = 0.0211458 (6 samples)
	maximum = 0.0372405 (6 samples)
Injected packet size average = 1.50069 (6 samples)
Accepted packet size average = 1.50069 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 48 sec (288 sec)
gpgpu_simulation_rate = 98120 (inst/sec)
gpgpu_simulation_rate = 5750 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 303234
gpu_sim_insn = 4995458
gpu_ipc =      16.4739
gpu_tot_sim_cycle = 2186620
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      15.2080
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12342
partiton_reqs_in_parallel = 6671148
partiton_reqs_in_parallel_total    = 6832458
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1756
partiton_reqs_in_parallel_util = 6671148
partiton_reqs_in_parallel_util_total    = 6832458
gpu_sim_cycle_parition_util = 303234
gpu_tot_sim_cycle_parition_util    = 310584
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       4.8481 GB/Sec
L2_BW_total  =       2.9149 GB/Sec
gpu_total_sim_rate=63461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617442
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
865, 880, 864, 865, 864, 865, 864, 865, 865, 865, 865, 1010, 1035, 865, 865, 865, 729, 729, 729, 729, 729, 729, 729, 899, 744, 729, 729, 730, 730, 715, 1134, 715, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 641, 634, 634, 805, 634, 664, 591, 576, 576, 576, 576, 576, 576, 576, 576, 576, 591, 576, 576, 576, 591, 720, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156712	W0_Idle:24927120	W0_Scoreboard:7558529	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 122987 
averagemflatency = 698 
max_icnt2mem_latency = 122721 
max_icnt2sh_latency = 2186619 
mrq_lat_table:4651 	322 	302 	1325 	593 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52574 	11251 	60 	75 	823 	150 	1813 	257 	26 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	38085 	783 	101 	0 	25030 	11 	28 	45 	51 	823 	147 	1810 	257 	26 	49 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51074 	9202 	3242 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	446 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	172 	89 	26 	10 	13 	6 	9 	7 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    125246    128118    247579    130513    123940    121552    132051     77015    133902    127032     67135    121805     75045    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    125217    132348    128602    129798    273499    151991    137289    158344    140506    142188 
dram[2]:    124476    143051    129738    126776    126683    124569    123818    132032    132964    122817    127681    129622    124292    216112    266508    277930 
dram[3]:    122878    134822     99721    138600    136122    123961    129889    124628    134312    128166    130716    137686    142465    144679    151547    123014 
dram[4]:    127085    130784    137113    135047    123924    140735    126333    140098    126153    144186     73521    205989     79727     75872    110207    150313 
dram[5]:    137677    122977    136787    206614    133141    131119    135678    132928    149608    130024    123898     81954    188679    126849    131906    126469 
dram[6]:    122878    124921    204628    140260    142465    128509    134416    134871    128060    120386     78553    120125    131795    211689    265334    134604 
dram[7]:    126339    123769     66483    129606    124454    123951    121257    201602    130679    134656    127984    122333    141273    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    137308    127515    134023    201732     79366    127646    129571    131130    127530    133075    125500     78116 
dram[9]:    130521    122918    129077    123428    128436    155011    127320     79413     77127    129525    127417     79729    142691    133040    121583    142063 
dram[10]:    128114    122918    128970    123422    121746    127582    127101    120347    128700    122371    124741    132647    132602    147590    124882    137590 
average row accesses per activate:
dram[0]:  3.071429  2.583333  2.916667  3.777778  2.928571  2.578947  2.937500  2.727273  3.923077  2.944444  4.066667  3.466667  4.000000  4.666667  4.700000  7.333333 
dram[1]:  3.076923  2.466667  2.846154  3.444444  3.181818  3.363636  3.076923  2.600000  4.636364  2.666667  3.916667  4.090909  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.285714  4.857143  2.294118  2.588235  3.166667  3.083333  2.714286  2.916667  2.894737  3.111111  3.411765  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.380952  3.000000  3.090909  3.363636  2.500000  2.800000  3.181818  3.214286  3.333333  2.736842  5.111111  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.785714  3.363636  3.000000  3.333333  3.200000  2.562500  3.538461  3.571429  4.500000  3.857143  4.166667  4.727273  8.400000  5.875000  4.888889 
dram[5]:  3.071429  2.625000  2.444444  3.636364  3.250000  3.875000  3.250000  3.222222  3.615385  2.850000  3.210526  4.083333  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.384615  3.444444  3.083333  2.900000  2.533333  2.818182  2.900000  2.533333  2.950000  3.176471  3.916667  3.250000  3.437500  6.125000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.555556  2.500000  3.100000  3.000000  2.928571  4.200000  4.400000  4.214286  3.375000  3.923077  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.666667  3.900000  4.333333  2.916667  2.800000  3.000000  2.642857  5.750000  3.727273  3.642857  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  2.777778  2.714286  2.642857  2.562500  3.500000  2.833333  4.428571  3.833333  4.000000  3.466667  4.800000  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  3.000000  2.687500  3.222222  2.928571  2.625000  2.473684  2.789474  3.000000  3.111111  4.181818  4.333333  6.250000  5.000000  4.250000 10.250000 
average row locality = 7595/2144 = 3.542444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       3500      4467      1646      2929      1380      2907      5038      1976      6457      9025     10009     11888     10112      8740     10149      7548
dram[1]:       1670      3530      3638      2486      2501      2560      2138      1773      6839      7675     13635     14494      7162      8615      6421      7125
dram[2]:       1448      1746      2096      1667      3514      1902      2733      1809      6027      8463      9997     12193      8720      6912      9023     13720
dram[3]:       5113      1958      2026      1958      2981      4484      5215      2071      7061      6473     12567     11886      6938      6759      8347      6445
dram[4]:       1818      2386      2360      2031      1885      1906      1548      1161      6742      8278     11697     11491      6317      6449      7357      7882
dram[5]:       1451      1837      4646      1363      3677      1595      3984      2232      7276      5933     15227     11946      9127      6096      7363     10640
dram[6]:       4323      2200      3775      2280      5507      1871      4865      5499      5784      8511     12863     15091      5642      5576      6535      6161
dram[7]:       1545      3165      2294      4126      1677      2905      4531      4978      8450     10885     10561     13730      5491      7149      5529      6567
dram[8]:       2633      2111      1617      1689      4710      4394      2343      2759      7968      8987     12155     11183      6284      5745      5315      6789
dram[9]:       1984      7730      2436      5373      3655      1437      1564      1606      8173      9534     12014     12911      5917      6391      6578      9107
dram[10]:       1712      4349      2515      2170      2687      2942      1244      1176      7997      8969     14900     11824      5559      6225      8999      8001
maximum mf latency per bank:
dram[0]:      68496     71124      1611     38257      1418     75443    122605      5017     10608     79920     11335     11235    122904     31139    122895     18826
dram[1]:       4777     71679     78959     20532     31540     20574     26747      5017     16300     10630     11401     30739     11160     11176     18827     33875
dram[2]:       4817      5032     10596      8586     41102      5125     40405      5702     10607    122612     11325     11222     31735     11216     18835    122903
dram[3]:     122903      7519      4816     16216     70855    122818    122742     37005     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929     16200     20612      5231      4830      4528      4436       515     10603     40410     40405     11182     51313     11182     18844     18849
dram[5]:       5031      4818    122657       370     78119       442     41125      6829     10607     10623    122696     11187     58711     76306     18846     71878
dram[6]:     122987     13246     77250      5329     77886      3729     41047    122866     10601    122561     11386    122701     21680     11168     38304     18841
dram[7]:       1242     68467      2782     76158      6091     37002    122825    122741     10616    122628     11364    122562     11166     11178     18849     18821
dram[8]:      16065      5018      1218      3038     70951     70759     10854     41040     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:       4213     70953     15391    122723     75298      1060      1616       507     10643     10643     11364     11248     11171     40422     18829     92278
dram[10]:       1216    122808     16243      7412     36997     71026      5016      7017     36304    122567     77165     11373     11161     11178    122811     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136859 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.004396
n_activity=13839 dram_eff=0.362
bk0: 136a 1139097i bk1: 112a 1139238i bk2: 116a 1139223i bk3: 116a 1139225i bk4: 132a 1139095i bk5: 144a 1138823i bk6: 156a 1138821i bk7: 108a 1139013i bk8: 172a 1139047i bk9: 172a 1138790i bk10: 200a 1138854i bk11: 188a 1138756i bk12: 168a 1139045i bk13: 156a 1139005i bk14: 168a 1139133i bk15: 152a 1139192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00766916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136982 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.004243
n_activity=13031 dram_eff=0.3711
bk0: 136a 1139148i bk1: 124a 1139103i bk2: 116a 1139160i bk3: 112a 1139220i bk4: 116a 1139184i bk5: 132a 1139112i bk6: 124a 1138946i bk7: 128a 1138865i bk8: 168a 1139095i bk9: 180a 1138827i bk10: 176a 1139046i bk11: 172a 1138932i bk12: 152a 1139255i bk13: 148a 1139136i bk14: 172a 1139121i bk15: 168a 1139042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00739366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136841 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.00442
n_activity=14226 dram_eff=0.3541
bk0: 156a 1138922i bk1: 124a 1139323i bk2: 132a 1139068i bk3: 144a 1138944i bk4: 124a 1139153i bk5: 128a 1139069i bk6: 128a 1138965i bk7: 124a 1138966i bk8: 188a 1138904i bk9: 192a 1138754i bk10: 200a 1138769i bk11: 176a 1138777i bk12: 148a 1139271i bk13: 164a 1138985i bk14: 140a 1139365i bk15: 160a 1139146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00831491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136845 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.004431
n_activity=14006 dram_eff=0.3606
bk0: 152a 1138889i bk1: 128a 1139146i bk2: 128a 1139222i bk3: 120a 1139152i bk4: 148a 1138979i bk5: 132a 1138965i bk6: 128a 1139036i bk7: 140a 1138871i bk8: 172a 1138995i bk9: 176a 1138700i bk10: 164a 1139078i bk11: 180a 1138831i bk12: 164a 1139165i bk13: 160a 1139026i bk14: 148a 1139275i bk15: 176a 1139026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00704096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136984 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.004261
n_activity=12805 dram_eff=0.3792
bk0: 128a 1139071i bk1: 136a 1139111i bk2: 132a 1139167i bk3: 104a 1139206i bk4: 104a 1139318i bk5: 120a 1139195i bk6: 132a 1138868i bk7: 140a 1138817i bk8: 168a 1139032i bk9: 164a 1139013i bk10: 184a 1138909i bk11: 180a 1138822i bk12: 172a 1139069i bk13: 148a 1139127i bk14: 160a 1139201i bk15: 156a 1139104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00777444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc08cbd00, atomic=0 1 entries : 0x7f3de9326660 :  mf: uid=1063669, sid00:w30, part=5, addr=0xc08cbd60, load , size=32, unknown  status = IN_PARTITION_DRAM (2186619), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136802 n_act=213 n_pre=197 n_req=719 n_rd=2439 n_write=109 bw_util=0.004471
n_activity=14259 dram_eff=0.3574
bk0: 140a 1139086i bk1: 136a 1139043i bk2: 140a 1138992i bk3: 128a 1139097i bk4: 123a 1139138i bk5: 104a 1139242i bk6: 96a 1139194i bk7: 108a 1139091i bk8: 164a 1139115i bk9: 188a 1138706i bk10: 212a 1138769i bk11: 180a 1138854i bk12: 156a 1139252i bk13: 216a 1138571i bk14: 172a 1139069i bk15: 176a 1139002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00754282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136892 n_act=203 n_pre=187 n_req=687 n_rd=2388 n_write=90 bw_util=0.004348
n_activity=13602 dram_eff=0.3644
bk0: 144a 1139087i bk1: 112a 1139293i bk2: 128a 1139219i bk3: 108a 1139264i bk4: 128a 1139071i bk5: 112a 1139154i bk6: 112a 1139109i bk7: 128a 1138852i bk8: 192a 1138796i bk9: 180a 1138739i bk10: 172a 1139015i bk11: 188a 1138703i bk12: 188a 1138922i bk13: 164a 1139004i bk14: 168a 1139168i bk15: 164a 1138994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00704447
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136988 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.004243
n_activity=12887 dram_eff=0.3753
bk0: 136a 1139173i bk1: 136a 1139149i bk2: 92a 1139412i bk3: 104a 1139276i bk4: 144a 1139008i bk5: 108a 1139199i bk6: 132a 1139028i bk7: 136a 1138859i bk8: 148a 1139161i bk9: 148a 1138961i bk10: 204a 1138875i bk11: 192a 1138711i bk12: 172a 1139036i bk13: 144a 1139141i bk14: 172a 1139095i bk15: 156a 1139133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00621008
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1137047 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.004185
n_activity=12445 dram_eff=0.3833
bk0: 100a 1139353i bk1: 124a 1139270i bk2: 128a 1139214i bk3: 140a 1139171i bk4: 116a 1139201i bk5: 96a 1139189i bk6: 124a 1139043i bk7: 124a 1138891i bk8: 164a 1139196i bk9: 152a 1139053i bk10: 188a 1138996i bk11: 188a 1138807i bk12: 172a 1139064i bk13: 164a 1138951i bk14: 172a 1139106i bk15: 148a 1139129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0066049
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1137066 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.004131
n_activity=12348 dram_eff=0.3813
bk0: 104a 1139347i bk1: 96a 1139336i bk2: 132a 1139132i bk3: 128a 1139103i bk4: 136a 1139029i bk5: 120a 1139132i bk6: 112a 1139049i bk7: 108a 1139106i bk8: 164a 1139108i bk9: 148a 1139067i bk10: 184a 1138919i bk11: 176a 1138896i bk12: 160a 1139188i bk13: 164a 1138977i bk14: 168a 1139096i bk15: 168a 1138984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0066514
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1139760 n_nop=1136825 n_act=207 n_pre=191 n_req=725 n_rd=2416 n_write=121 bw_util=0.004452
n_activity=14119 dram_eff=0.3594
bk0: 116a 1139327i bk1: 132a 1139106i bk2: 148a 1139073i bk3: 104a 1139263i bk4: 128a 1139100i bk5: 132a 1138916i bk6: 140a 1138778i bk7: 160a 1138670i bk8: 188a 1138895i bk9: 192a 1138691i bk10: 164a 1139057i bk11: 176a 1138812i bk12: 164a 1139145i bk13: 156a 1139015i bk14: 172a 1139018i bk15: 144a 1139197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00741033

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.99487
	minimum = 6
	maximum = 20
Network latency average = 6.9932
	minimum = 6
	maximum = 20
Slowest packet = 103561
Flit latency average = 6.53493
	minimum = 6
	maximum = 19
Slowest flit = 182183
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00102298
	minimum = 0.000601847 (at node 2)
	maximum = 0.00131417 (at node 38)
Accepted packet rate average = 0.00102298
	minimum = 0.000601847 (at node 2)
	maximum = 0.00131417 (at node 38)
Injected flit rate average = 0.00153611
	minimum = 0.000629879 (at node 2)
	maximum = 0.00252611 (at node 38)
Accepted flit rate average= 0.00153611
	minimum = 0.00117566 (at node 2)
	maximum = 0.00223426 (at node 20)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0812 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53 (7 samples)
Network latency average = 9.11221 (7 samples)
	minimum = 6 (7 samples)
	maximum = 41.7143 (7 samples)
Flit latency average = 8.90295 (7 samples)
	minimum = 6 (7 samples)
	maximum = 40.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0161785 (7 samples)
	minimum = 0.0134862 (7 samples)
	maximum = 0.022423 (7 samples)
Accepted packet rate average = 0.0161785 (7 samples)
	minimum = 0.0134862 (7 samples)
	maximum = 0.022423 (7 samples)
Injected flit rate average = 0.024279 (7 samples)
	minimum = 0.0137346 (7 samples)
	maximum = 0.0403662 (7 samples)
Accepted flit rate average = 0.024279 (7 samples)
	minimum = 0.018293 (7 samples)
	maximum = 0.0322396 (7 samples)
Injected packet size average = 1.5007 (7 samples)
Accepted packet size average = 1.5007 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 44 sec (524 sec)
gpgpu_simulation_rate = 63461 (inst/sec)
gpgpu_simulation_rate = 4172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3969
gpu_sim_insn = 4456084
gpu_ipc =    1122.7220
gpu_tot_sim_cycle = 2412739
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      15.6296
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12382
partiton_reqs_in_parallel = 87318
partiton_reqs_in_parallel_total    = 13503606
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6330
partiton_reqs_in_parallel_util = 87318
partiton_reqs_in_parallel_util_total    = 13503606
gpu_sim_cycle_parition_util = 3969
gpu_tot_sim_cycle_parition_util    = 613818
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     280.1489 GB/Sec
L2_BW_total  =       3.1026 GB/Sec
gpu_total_sim_rate=70354

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703637
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
985, 985, 969, 970, 969, 970, 969, 970, 970, 985, 970, 1145, 1140, 970, 970, 970, 849, 864, 849, 834, 834, 849, 834, 1019, 864, 834, 849, 835, 850, 820, 1239, 820, 746, 776, 746, 761, 776, 776, 761, 746, 761, 746, 761, 739, 739, 910, 739, 769, 696, 681, 681, 681, 696, 696, 681, 696, 681, 711, 711, 696, 711, 696, 711, 825, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7482
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 883
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174367	W0_Idle:24941579	W0_Scoreboard:7601550	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 122987 
averagemflatency = 619 
max_icnt2mem_latency = 122721 
max_icnt2sh_latency = 2412738 
mrq_lat_table:4651 	322 	302 	1325 	593 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64092 	11463 	61 	75 	823 	150 	1813 	257 	26 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46868 	1335 	304 	214 	26794 	199 	55 	45 	51 	823 	147 	1810 	257 	26 	49 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58440 	9960 	3289 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	4006 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	89 	26 	10 	13 	6 	9 	7 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    125246    128118    247579    130513    123940    121552    132051     77015    133902    127032     67135    121805     75045    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    125217    132348    128602    129798    273499    151991    137289    158344    140506    142188 
dram[2]:    124476    143051    129738    126776    126683    124569    123818    132032    132964    122817    127681    129622    124292    216112    266508    277930 
dram[3]:    122878    134822     99721    138600    136122    123961    129889    124628    134312    128166    130716    137686    142465    144679    151547    123014 
dram[4]:    127085    130784    137113    135047    123924    140735    126333    140098    126153    144186     73521    205989     79727     75872    110207    150313 
dram[5]:    137677    122977    136787    206614    133141    131119    135678    132928    149608    130024    123898     81954    188679    126849    131906    126469 
dram[6]:    122878    124921    204628    140260    142465    128509    134416    134871    128060    120386     78553    120125    131795    211689    265334    134604 
dram[7]:    126339    123769     66483    129606    124454    123951    121257    201602    130679    134656    127984    122333    141273    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    137308    127515    134023    201732     79366    127646    129571    131130    127530    133075    125500     78116 
dram[9]:    130521    122918    129077    123428    128436    155011    127320     79413     77127    129525    127417     79729    142691    133040    121583    142063 
dram[10]:    128114    122918    128970    123422    121746    127582    127101    120347    128700    122371    124741    132647    132602    147590    124882    137590 
average row accesses per activate:
dram[0]:  3.071429  2.583333  2.916667  3.777778  2.928571  2.578947  2.937500  2.727273  3.923077  2.944444  4.066667  3.466667  4.000000  4.666667  4.700000  7.333333 
dram[1]:  3.076923  2.466667  2.846154  3.444444  3.181818  3.363636  3.076923  2.600000  4.636364  2.666667  3.916667  4.090909  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.285714  4.857143  2.294118  2.588235  3.166667  3.083333  2.714286  2.916667  2.894737  3.111111  3.411765  3.769231  6.666667  4.700000  7.400000  5.375000 
dram[3]:  2.380952  3.000000  3.090909  3.363636  2.500000  2.800000  3.181818  3.214286  3.333333  2.736842  5.111111  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.687500  2.785714  3.363636  3.000000  3.333333  3.200000  2.562500  3.538461  3.571429  4.500000  3.857143  4.166667  4.727273  8.400000  5.875000  4.888889 
dram[5]:  3.071429  2.625000  2.444444  3.636364  3.250000  3.875000  3.250000  3.222222  3.615385  2.850000  3.210526  4.083333  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.384615  3.444444  3.083333  2.900000  2.533333  2.818182  2.900000  2.533333  2.950000  3.176471  3.916667  3.250000  3.437500  6.125000  6.125000  4.090909 
dram[7]:  3.000000  3.076923  3.714286  3.555556  2.500000  3.100000  3.000000  2.928571  4.200000  4.400000  4.214286  3.375000  3.923077  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.666667  3.900000  4.333333  2.916667  2.800000  3.000000  2.642857  5.750000  3.727273  3.642857  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  2.777778  2.714286  2.642857  2.562500  3.500000  2.833333  4.428571  3.833333  4.000000  3.466667  4.800000  5.875000  4.900000  4.636364  4.166667 
dram[10]:  4.125000  3.000000  2.687500  3.222222  2.928571  2.625000  2.473684  2.789474  3.000000  3.111111  4.181818  4.333333  6.250000  5.000000  4.250000 10.250000 
average row locality = 7595/2144 = 3.542444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       3543      4530      1711      3001      1662      3113      5329      2393      6702      9278     10224     12155     10332      9019     10371      7814
dram[1]:       1770      3577      3683      2580      2782      2910      2439      2078      7069      7941     13916     14798      7415      8881      6654      7347
dram[2]:       1494      1857      2140      1732      3787      2164      3060      2161      6241      8689     10237     12439      9011      7148      9312     13994
dram[3]:       5150      2007      2107      1993      3240      4725      5564      2338      7340      6716     12812     12142      7161      6997      8607      6646
dram[4]:       1862      2460      2421      2079      2250      2240      1805      1406      6972      8550     11907     11761      6524      6693      7599      8115
dram[5]:       1519      1884      4691      1413      3941      1919      4401      2641      7551      6144     15416     12176      9375      6262      7602     10851
dram[6]:       4398      2284      3848      2347      5827      2242      5248      5809      5987      8742     13133     15344      5831      5791      6792      6413
dram[7]:       1653      3258      2349      4174      1898      3247      4885      5305      8720     11124     10783     13962      5726      7428      5746      6831
dram[8]:       2744      2230      1659      1752      4977      4720      2709      3096      8275      9280     12379     11386      8937      5972      5526      7056
dram[9]:       2082      7788      2504      5448      3919      1740      1922      2005      8437      9816     12235     13161      6178      6637      6803      9318
dram[10]:       1790      4413      2585      2258      2958      3192      1509      1433      8250      9189     15175     12043      5781      6479      9222      8284
maximum mf latency per bank:
dram[0]:      68496     71124      1611     38257      1418     75443    122605      5017     10608     79920     11335     11235    122904     31139    122895     18826
dram[1]:       4777     71679     78959     20532     31540     20574     26747      5017     16300     10630     11401     30739     11160     11176     18827     33875
dram[2]:       4817      5032     10596      8586     41102      5125     40405      5702     10607    122612     11325     11222     31735     11216     18835    122903
dram[3]:     122903      7519      4816     16216     70855    122818    122742     37005     17246     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929     16200     20612      5231      4830      4528      4436       515     10603     40410     40405     11182     51313     11182     18844     18849
dram[5]:       5031      4818    122657       370     78119       442     41125      6829     10607     10623    122696     11187     58711     76306     18846     71878
dram[6]:     122987     13246     77250      5329     77886      3729     41047    122866     10601    122561     11386    122701     21680     11168     38304     18841
dram[7]:       1242     68467      2782     76158      6091     37002    122825    122741     10616    122628     11364    122562     11166     11178     18849     18821
dram[8]:      16065      5018      1218      3038     70951     70759     10854     41040     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:       4213     70953     15391    122723     75298      1060      1616       507     10643     10643     11364     11248     11171     40422     18829     92278
dram[10]:       1216    122808     16243      7412     36997     71026      5016      7017     36304    122567     77165     11373     11161     11178    122811     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144227 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.004367
n_activity=13839 dram_eff=0.362
bk0: 136a 1146465i bk1: 112a 1146606i bk2: 116a 1146591i bk3: 116a 1146593i bk4: 132a 1146463i bk5: 144a 1146191i bk6: 156a 1146189i bk7: 108a 1146381i bk8: 172a 1146415i bk9: 172a 1146158i bk10: 200a 1146222i bk11: 188a 1146124i bk12: 168a 1146413i bk13: 156a 1146373i bk14: 168a 1146501i bk15: 152a 1146560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0076199
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144350 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.004216
n_activity=13031 dram_eff=0.3711
bk0: 136a 1146516i bk1: 124a 1146471i bk2: 116a 1146528i bk3: 112a 1146588i bk4: 116a 1146552i bk5: 132a 1146480i bk6: 124a 1146314i bk7: 128a 1146233i bk8: 168a 1146463i bk9: 180a 1146195i bk10: 176a 1146414i bk11: 172a 1146300i bk12: 152a 1146623i bk13: 148a 1146504i bk14: 172a 1146489i bk15: 168a 1146410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00734617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144209 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.004392
n_activity=14226 dram_eff=0.3541
bk0: 156a 1146290i bk1: 124a 1146691i bk2: 132a 1146436i bk3: 144a 1146312i bk4: 124a 1146521i bk5: 128a 1146437i bk6: 128a 1146333i bk7: 124a 1146334i bk8: 188a 1146272i bk9: 192a 1146122i bk10: 200a 1146137i bk11: 176a 1146145i bk12: 148a 1146639i bk13: 164a 1146353i bk14: 140a 1146733i bk15: 160a 1146514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0082615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144213 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.004402
n_activity=14006 dram_eff=0.3606
bk0: 152a 1146257i bk1: 128a 1146514i bk2: 128a 1146590i bk3: 120a 1146520i bk4: 148a 1146347i bk5: 132a 1146333i bk6: 128a 1146404i bk7: 140a 1146239i bk8: 172a 1146363i bk9: 176a 1146068i bk10: 164a 1146446i bk11: 180a 1146199i bk12: 164a 1146533i bk13: 160a 1146394i bk14: 148a 1146643i bk15: 176a 1146394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00699573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144352 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.004233
n_activity=12805 dram_eff=0.3792
bk0: 128a 1146439i bk1: 136a 1146479i bk2: 132a 1146535i bk3: 104a 1146574i bk4: 104a 1146686i bk5: 120a 1146563i bk6: 132a 1146236i bk7: 140a 1146185i bk8: 168a 1146400i bk9: 164a 1146381i bk10: 184a 1146277i bk11: 180a 1146190i bk12: 172a 1146437i bk13: 148a 1146495i bk14: 160a 1146569i bk15: 156a 1146472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00772451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144169 n_act=213 n_pre=197 n_req=719 n_rd=2440 n_write=109 bw_util=0.004444
n_activity=14272 dram_eff=0.3572
bk0: 140a 1146454i bk1: 136a 1146411i bk2: 140a 1146360i bk3: 128a 1146465i bk4: 124a 1146504i bk5: 104a 1146610i bk6: 96a 1146562i bk7: 108a 1146459i bk8: 164a 1146483i bk9: 188a 1146074i bk10: 212a 1146137i bk11: 180a 1146222i bk12: 156a 1146620i bk13: 216a 1145939i bk14: 172a 1146437i bk15: 176a 1146370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00749437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144260 n_act=203 n_pre=187 n_req=687 n_rd=2388 n_write=90 bw_util=0.00432
n_activity=13602 dram_eff=0.3644
bk0: 144a 1146455i bk1: 112a 1146661i bk2: 128a 1146587i bk3: 108a 1146632i bk4: 128a 1146439i bk5: 112a 1146522i bk6: 112a 1146477i bk7: 128a 1146220i bk8: 192a 1146164i bk9: 180a 1146107i bk10: 172a 1146383i bk11: 188a 1146071i bk12: 188a 1146290i bk13: 164a 1146372i bk14: 168a 1146536i bk15: 164a 1146362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00699922
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144356 n_act=185 n_pre=169 n_req=675 n_rd=2324 n_write=94 bw_util=0.004216
n_activity=12887 dram_eff=0.3753
bk0: 136a 1146541i bk1: 136a 1146517i bk2: 92a 1146780i bk3: 104a 1146644i bk4: 144a 1146376i bk5: 108a 1146567i bk6: 132a 1146396i bk7: 136a 1146227i bk8: 148a 1146529i bk9: 148a 1146329i bk10: 204a 1146243i bk11: 192a 1146079i bk12: 172a 1146404i bk13: 144a 1146509i bk14: 172a 1146463i bk15: 156a 1146501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00617019
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144415 n_act=172 n_pre=156 n_req=660 n_rd=2300 n_write=85 bw_util=0.004158
n_activity=12445 dram_eff=0.3833
bk0: 100a 1146721i bk1: 124a 1146638i bk2: 128a 1146582i bk3: 140a 1146539i bk4: 116a 1146569i bk5: 96a 1146557i bk6: 124a 1146411i bk7: 124a 1146259i bk8: 164a 1146564i bk9: 152a 1146421i bk10: 188a 1146364i bk11: 188a 1146175i bk12: 172a 1146432i bk13: 164a 1146319i bk14: 172a 1146474i bk15: 148a 1146497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00656248
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144434 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.004104
n_activity=12348 dram_eff=0.3813
bk0: 104a 1146715i bk1: 96a 1146704i bk2: 132a 1146500i bk3: 128a 1146471i bk4: 136a 1146397i bk5: 120a 1146500i bk6: 112a 1146417i bk7: 108a 1146474i bk8: 164a 1146476i bk9: 148a 1146435i bk10: 184a 1146287i bk11: 176a 1146264i bk12: 160a 1146556i bk13: 164a 1146345i bk14: 168a 1146464i bk15: 168a 1146352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00660868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147128 n_nop=1144193 n_act=207 n_pre=191 n_req=725 n_rd=2416 n_write=121 bw_util=0.004423
n_activity=14119 dram_eff=0.3594
bk0: 116a 1146695i bk1: 132a 1146474i bk2: 148a 1146441i bk3: 104a 1146631i bk4: 128a 1146468i bk5: 132a 1146284i bk6: 140a 1146146i bk7: 160a 1146038i bk8: 188a 1146263i bk9: 192a 1146059i bk10: 164a 1146425i bk11: 176a 1146180i bk12: 164a 1146513i bk13: 156a 1146383i bk14: 172a 1146386i bk15: 144a 1146565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00736274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1585
	minimum = 6
	maximum = 350
Network latency average = 9.7906
	minimum = 6
	maximum = 322
Slowest packet = 137612
Flit latency average = 9.6497
	minimum = 6
	maximum = 322
Slowest flit = 206908
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.059128
	minimum = 0.0458669 (at node 27)
	maximum = 0.175151 (at node 44)
Accepted packet rate average = 0.059128
	minimum = 0.0458669 (at node 27)
	maximum = 0.175151 (at node 44)
Injected flit rate average = 0.088692
	minimum = 0.0594758 (at node 27)
	maximum = 0.2219 (at node 44)
Accepted flit rate average= 0.088692
	minimum = 0.0735887 (at node 47)
	maximum = 0.303553 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2159 (8 samples)
	minimum = 6 (8 samples)
	maximum = 90.125 (8 samples)
Network latency average = 9.19701 (8 samples)
	minimum = 6 (8 samples)
	maximum = 76.75 (8 samples)
Flit latency average = 8.99629 (8 samples)
	minimum = 6 (8 samples)
	maximum = 76 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0215472 (8 samples)
	minimum = 0.0175338 (8 samples)
	maximum = 0.041514 (8 samples)
Accepted packet rate average = 0.0215472 (8 samples)
	minimum = 0.0175338 (8 samples)
	maximum = 0.041514 (8 samples)
Injected flit rate average = 0.0323306 (8 samples)
	minimum = 0.0194523 (8 samples)
	maximum = 0.063058 (8 samples)
Accepted flit rate average = 0.0323306 (8 samples)
	minimum = 0.0252049 (8 samples)
	maximum = 0.0661538 (8 samples)
Injected packet size average = 1.50046 (8 samples)
Accepted packet size average = 1.50046 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 56 sec (536 sec)
gpgpu_simulation_rate = 70354 (inst/sec)
gpgpu_simulation_rate = 4501 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 485687
gpu_sim_insn = 5111858
gpu_ipc =      10.5250
gpu_tot_sim_cycle = 3125648
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      13.7002
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12382
partiton_reqs_in_parallel = 10685114
partiton_reqs_in_parallel_total    = 13590924
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7667
partiton_reqs_in_parallel_util = 10685114
partiton_reqs_in_parallel_util_total    = 13590924
gpu_sim_cycle_parition_util = 485687
gpu_tot_sim_cycle_parition_util    = 617787
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       9.5407 GB/Sec
L2_BW_total  =       3.8775 GB/Sec
gpu_total_sim_rate=46294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1123, 1542, 1107, 1278, 1107, 1108, 1330, 1108, 1449, 1305, 1409, 1283, 1449, 1253, 1279, 1108, 941, 956, 941, 926, 926, 941, 1071, 1281, 1074, 1019, 1138, 927, 1113, 1331, 1331, 912, 1228, 891, 1162, 876, 891, 1088, 876, 1031, 876, 1058, 876, 854, 1051, 1025, 854, 884, 1283, 1189, 967, 914, 811, 811, 796, 811, 796, 826, 971, 811, 1168, 811, 826, 940, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8273
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 883
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199356	W0_Idle:33366630	W0_Scoreboard:25686290	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 774 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 3125610 
mrq_lat_table:11583 	333 	322 	3993 	732 	342 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108169 	15424 	73 	96 	866 	233 	1958 	465 	205 	97 	58 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	88495 	1380 	304 	214 	33160 	199 	63 	54 	73 	866 	229 	1953 	465 	202 	97 	58 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95792 	10172 	3289 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	15330 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	547 	175 	117 	44 	19 	14 	15 	13 	11 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    101317    135236    129766    247579    130513    123940    121552    132051    118457    133902    129138    103136    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    131830    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    126683    152077    123818    132032    132964    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    140735    136257    140098    126153    150015    103874    205989    123638    131171    110207    150313 
dram[5]:    137677    124397    212476    206614    133141    131119    135678    132928    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    128509    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    129474    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    137308    127515    134023    201732    122855    127646    129571    131130    203794    245391    125500    103011 
dram[9]:    130521    122918    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    131991    123422    127134    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  2.148936  2.485714  1.980000  2.645161  2.302325  2.061224  2.272727  2.300000  2.409091  2.211539  2.695652  2.510638  2.750000  3.028571  2.705882  3.062500 
dram[1]:  2.200000  2.093023  2.444444  2.175000  2.142857  2.388889  2.605263  2.181818  2.534884  2.409091  2.627907  2.705882  2.939394  2.823529  3.088235  2.594594 
dram[2]:  1.924528  2.562500  2.000000  2.113636  2.116279  2.062500  2.058824  2.142857  2.476191  2.176471  2.627907  2.279070  2.722222  2.685714  2.758621  2.968750 
dram[3]:  1.907407  2.222222  2.078947  2.210526  1.942308  2.122449  2.268293  2.416667  2.511628  2.411765  2.820513  2.500000  2.631579  2.666667  2.700000  2.939394 
dram[4]:  2.181818  2.333333  2.130435  2.125000  2.194444  2.088889  2.186047  2.260870  2.425000  2.204545  2.479167  2.466667  3.259259  3.031250  2.710526  2.628572 
dram[5]:  2.090909  2.217391  2.085106  2.542857  2.266667  2.861111  2.080000  2.184211  2.230769  2.162791  2.565217  2.805556  2.794118  2.675000  2.387755  3.028571 
dram[6]:  2.421053  2.142857  2.295455  2.026316  2.214286  2.000000  2.243902  2.111111  2.090909  2.520833  2.386364  2.291667  2.690476  2.937500  3.025641  2.722222 
dram[7]:  2.138889  2.255814  2.162162  2.116279  1.983607  2.411765  2.388889  2.279070  2.472222  2.333333  2.613636  2.522727  2.536585  3.333333  2.675000  2.685714 
dram[8]:  1.959184  2.186047  2.405406  2.484848  1.851064  2.040816  2.170213  2.209302  2.857143  2.274510  2.634146  2.700000  2.909091  2.564103  3.090909  3.218750 
dram[9]:  2.256410  2.159091  2.136364  2.133333  2.060000  2.133333  2.210526  2.606061  2.386364  2.564103  2.404762  2.837838  2.967742  2.861111  2.717949  2.763158 
dram[10]:  2.588235  2.243902  2.078947  2.256410  2.106383  2.212766  2.094340  2.428571  2.120000  2.333333  2.288889  2.731707  3.310345  2.937500  2.903226  3.031250 
average row locality = 17366/7237 = 2.399613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4455
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       2775      2004      2420      2230      5160      3014      4671      3190      4816      6736      7901      6779     11633      7732      8004     13528
dram[1]:       3479      4040      2530      2046      4933      5891      7009      1900      6291      5146      6242     11267      8401      4402      3806      5869
dram[2]:       2298      1257      6215      3878      3676      7696      6866      3464      4507      7501      7551      7704      7008      7781     11461     14552
dram[3]:       4911      3414      3875      4106      4510      3475      6194      2172      4576      4479      6487      9904      5058      5470      5810     11448
dram[4]:       5975      2875      4386      2261      2106      5706      5194      1638      6214      5548      9123      7813      8675      3586      8367      7571
dram[5]:       3233      1633      3852      5089      5801       911      2501      1803      4492      5127      9123      9615      6964      8201     10479      6004
dram[6]:       3149      2293      2685      5861      2838      5547      3381      5510      4342      5979      8640     13638      4388      8160     10623      4369
dram[7]:       5196      2055      2232      4996      6318      3729      6394      2732      5697      9390     10292      7969      6339      7770      8856      5089
dram[8]:       2958      7261      4269      1890      3770      9052      4125      2748      5103      5321     10920      6454      5544      6828      8434      5292
dram[9]:       6069      5536      5410      3954      3096      1396      1167      2265      6209      7823      7785      6758      7847      5067      8232      5648
dram[10]:       1107      7343      3318      3670      6175      5040      3313      2003      5235      8570      8471      6805      5910      4226     10448      6178
maximum mf latency per bank:
dram[0]:      68496     71124    115125     41926    270014     75443    138843    138824     41142    147458    269691     63128    269613    269650    138654    269648
dram[1]:     138786    138747     78959     29273    138808    138791    269997     24708    269883     35814     11401    269668    163521     20343     18827    115089
dram[2]:      50103      5032    138767    138844     64154    269932    270032     57122     26734    147497     77595     64901    115139    163451    269541    269583
dram[3]:     122903    138737     49522     50695    138795    122818    147476     37005     43296     30857     38007    115128     64947     77614    163388    269634
dram[4]:     269996     49720    138677     31857     45173    269891    269899     64138    147477     43880    269651     63079    269637     11755    163529    138769
dram[5]:     138786     15182    122657    269968    269934       442     41125     30464     31654     32836    122696    269709     77674    163486    269595     71878
dram[6]:     122987     45069     77250    138687     77886    269894     73326    269909     44674    147407    115138    269796     64900    269694    269614     67778
dram[7]:     269454     68467     50291    115192    269944     54604    269955    122741     42124    269827    269786    122562    269610    163458    269539     51041
dram[8]:      91516    270012    138799     37194     70951    269969    138736     41040     42905     31058    269668     23203     18472    269624    269580    138759
dram[9]:     138807    115177    138861    122723     75298     28881      1616     73322    147482    147512     37902     19377    115118     77663    269631     92278
dram[10]:       1216    269449     50777     50854    270032    270013    138804     57170     36304    269886     77165     42516     83108     24984    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042489 n_act=666 n_pre=650 n_req=1619 n_rd=4736 n_write=435 bw_util=0.005047
n_activity=38402 dram_eff=0.2693
bk0: 296a 2047097i bk1: 252a 2047469i bk2: 288a 2047051i bk3: 244a 2047519i bk4: 280a 2047160i bk5: 288a 2046886i bk6: 288a 2046945i bk7: 268a 2047039i bk8: 320a 2047104i bk9: 332a 2046694i bk10: 360a 2046810i bk11: 352a 2046691i bk12: 292a 2047277i bk13: 312a 2047080i bk14: 276a 2047441i bk15: 288a 2047296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00669603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042801 n_act=621 n_pre=605 n_req=1538 n_rd=4548 n_write=401 bw_util=0.004831
n_activity=36215 dram_eff=0.2733
bk0: 256a 2047324i bk1: 272a 2047172i bk2: 256a 2047406i bk3: 256a 2047261i bk4: 272a 2047217i bk5: 260a 2047348i bk6: 288a 2047124i bk7: 280a 2046949i bk8: 324a 2047066i bk9: 324a 2046937i bk10: 340a 2047010i bk11: 288a 2047185i bk12: 280a 2047410i bk13: 288a 2047265i bk14: 292a 2047377i bk15: 272a 2047313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00643834
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042597 n_act=668 n_pre=652 n_req=1543 n_rd=4688 n_write=371 bw_util=0.004938
n_activity=37756 dram_eff=0.268
bk0: 304a 2046947i bk1: 248a 2047573i bk2: 268a 2047269i bk3: 292a 2047112i bk4: 268a 2047220i bk5: 300a 2046927i bk6: 300a 2046743i bk7: 272a 2047031i bk8: 324a 2047140i bk9: 336a 2046748i bk10: 344a 2046921i bk11: 308a 2046900i bk12: 292a 2047304i bk13: 284a 2047244i bk14: 256a 2047585i bk15: 292a 2047327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0069054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042493 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.005036
n_activity=38775 dram_eff=0.2661
bk0: 304a 2046899i bk1: 244a 2047459i bk2: 256a 2047420i bk3: 264a 2047374i bk4: 300a 2046984i bk5: 308a 2046884i bk6: 276a 2047045i bk7: 252a 2047233i bk8: 316a 2047104i bk9: 372a 2046561i bk10: 328a 2047066i bk11: 316a 2046972i bk12: 300a 2047268i bk13: 320a 2046920i bk14: 308a 2047115i bk15: 296a 2047350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00614795
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042699 n_act=645 n_pre=629 n_req=1538 n_rd=4620 n_write=383 bw_util=0.004883
n_activity=36477 dram_eff=0.2743
bk0: 288a 2047204i bk1: 256a 2047440i bk2: 300a 2047016i bk3: 272a 2047238i bk4: 236a 2047477i bk5: 292a 2047081i bk6: 272a 2047005i bk7: 288a 2046794i bk8: 292a 2047245i bk9: 300a 2046995i bk10: 368a 2046743i bk11: 340a 2046743i bk12: 260a 2047564i bk13: 280a 2047266i bk14: 304a 2047257i bk15: 272a 2047289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00660183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042402 n_act=676 n_pre=660 n_req=1626 n_rd=4816 n_write=422 bw_util=0.005113
n_activity=38508 dram_eff=0.272
bk0: 268a 2047208i bk1: 296a 2047069i bk2: 292a 2047079i bk3: 264a 2047322i bk4: 304a 2047015i bk5: 276a 2047169i bk6: 300a 2046813i bk7: 256a 2047149i bk8: 352a 2046794i bk9: 292a 2047063i bk10: 360a 2046885i bk11: 316a 2047070i bk12: 280a 2047379i bk13: 316a 2047012i bk14: 336a 2046886i bk15: 308a 2047229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00672385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042307 n_act=696 n_pre=680 n_req=1639 n_rd=4872 n_write=421 bw_util=0.005166
n_activity=38850 dram_eff=0.2725
bk0: 276a 2047339i bk1: 272a 2047285i bk2: 288a 2047145i bk3: 244a 2047423i bk4: 276a 2047220i bk5: 304a 2046760i bk6: 276a 2047064i bk7: 332a 2046502i bk8: 340a 2046703i bk9: 356a 2046671i bk10: 332a 2047006i bk11: 344a 2046687i bk12: 328a 2047038i bk13: 276a 2047243i bk14: 340a 2047019i bk15: 288a 2047195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00658573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042641 n_act=648 n_pre=632 n_req=1557 n_rd=4664 n_write=391 bw_util=0.004934
n_activity=37373 dram_eff=0.2705
bk0: 232a 2047518i bk1: 284a 2047180i bk2: 244a 2047490i bk3: 268a 2047211i bk4: 352a 2046594i bk5: 252a 2047414i bk6: 264a 2047308i bk7: 284a 2046958i bk8: 276a 2047353i bk9: 316a 2046857i bk10: 356a 2046933i bk11: 340a 2046817i bk12: 300a 2047135i bk13: 288a 2047272i bk14: 312a 2047164i bk15: 296a 2047323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00577703
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042600 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.004966
n_activity=37702 dram_eff=0.2699
bk0: 292a 2047038i bk1: 284a 2047197i bk2: 268a 2047339i bk3: 248a 2047494i bk4: 268a 2047175i bk5: 284a 2046895i bk6: 296a 2046875i bk7: 288a 2046935i bk8: 304a 2047311i bk9: 348a 2046718i bk10: 324a 2047081i bk11: 316a 2046994i bk12: 284a 2047443i bk13: 292a 2047055i bk14: 292a 2047359i bk15: 292a 2047302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00615429
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042695 n_act=644 n_pre=628 n_req=1559 n_rd=4600 n_write=409 bw_util=0.004889
n_activity=37349 dram_eff=0.2682
bk0: 264a 2047380i bk1: 284a 2047142i bk2: 280a 2047173i bk3: 288a 2047128i bk4: 292a 2046959i bk5: 276a 2047035i bk6: 244a 2047261i bk7: 252a 2047239i bk8: 328a 2047093i bk9: 304a 2047098i bk10: 312a 2047116i bk11: 312a 2047004i bk12: 272a 2047511i bk13: 296a 2047166i bk14: 300a 2047236i bk15: 296a 2047170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00620749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2048976 n_nop=2042613 n_act=652 n_pre=636 n_req=1580 n_rd=4660 n_write=415 bw_util=0.004954
n_activity=37814 dram_eff=0.2684
bk0: 248a 2047521i bk1: 276a 2047272i bk2: 252a 2047479i bk3: 268a 2047326i bk4: 280a 2047046i bk5: 288a 2046893i bk6: 328a 2046684i bk7: 288a 2046959i bk8: 328a 2046937i bk9: 356a 2046612i bk10: 312a 2046987i bk11: 336a 2046819i bk12: 280a 2047440i bk13: 272a 2047294i bk14: 268a 2047477i bk15: 280a 2047343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0063705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12060
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13757
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.84993
	minimum = 6
	maximum = 26
Network latency average = 6.84802
	minimum = 6
	maximum = 24
Slowest packet = 159008
Flit latency average = 6.34151
	minimum = 6
	maximum = 23
Slowest flit = 238813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00201315
	minimum = 0.00122095 (at node 24)
	maximum = 0.00247382 (at node 19)
Accepted packet rate average = 0.00201315
	minimum = 0.00122095 (at node 24)
	maximum = 0.00247382 (at node 19)
Injected flit rate average = 0.00303352
	minimum = 0.00147626 (at node 24)
	maximum = 0.00441746 (at node 35)
Accepted flit rate average= 0.00303352
	minimum = 0.0021866 (at node 24)
	maximum = 0.00439173 (at node 19)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.84186 (9 samples)
	minimum = 6 (9 samples)
	maximum = 83 (9 samples)
Network latency average = 8.93601 (9 samples)
	minimum = 6 (9 samples)
	maximum = 70.8889 (9 samples)
Flit latency average = 8.70132 (9 samples)
	minimum = 6 (9 samples)
	maximum = 70.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0193767 (9 samples)
	minimum = 0.0157213 (9 samples)
	maximum = 0.0371762 (9 samples)
Accepted packet rate average = 0.0193767 (9 samples)
	minimum = 0.0157213 (9 samples)
	maximum = 0.0371762 (9 samples)
Injected flit rate average = 0.0290754 (9 samples)
	minimum = 0.017455 (9 samples)
	maximum = 0.0565423 (9 samples)
Accepted flit rate average = 0.0290754 (9 samples)
	minimum = 0.0226473 (9 samples)
	maximum = 0.0592914 (9 samples)
Injected packet size average = 1.50053 (9 samples)
Accepted packet size average = 1.50053 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 25 sec (925 sec)
gpgpu_simulation_rate = 46294 (inst/sec)
gpgpu_simulation_rate = 3379 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7771
gpu_sim_insn = 4498644
gpu_ipc =     578.9016
gpu_tot_sim_cycle = 3355569
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      14.1021
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12382
partiton_reqs_in_parallel = 170962
partiton_reqs_in_parallel_total    = 24276038
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2855
partiton_reqs_in_parallel_util = 170962
partiton_reqs_in_parallel_util_total    = 24276038
gpu_sim_cycle_parition_util = 7771
gpu_tot_sim_cycle_parition_util    = 1103474
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     289.1089 GB/Sec
L2_BW_total  =       4.2813 GB/Sec
gpu_total_sim_rate=49968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1288, 1692, 1227, 1428, 1272, 1243, 1495, 1258, 1584, 1455, 1529, 1403, 1599, 1403, 1429, 1228, 1061, 1121, 1076, 1061, 1061, 1076, 1206, 1401, 1224, 1169, 1258, 1062, 1218, 1481, 1496, 1047, 1357, 990, 1291, 1005, 990, 1187, 990, 1145, 975, 1202, 1020, 983, 1165, 1169, 968, 968, 1382, 1303, 1081, 1028, 925, 895, 895, 910, 910, 955, 1115, 940, 1267, 940, 940, 1024, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1792
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:387303	W0_Idle:33403917	W0_Scoreboard:25731102	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 684 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 3355568 
mrq_lat_table:11583 	333 	322 	3993 	732 	342 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130138 	17062 	151 	114 	866 	233 	1958 	465 	205 	97 	58 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	92659 	2282 	1841 	5499 	43106 	1906 	159 	113 	80 	866 	229 	1953 	465 	202 	97 	58 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103142 	10985 	3297 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	30862 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	563 	175 	117 	44 	19 	14 	15 	13 	11 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    101317    135236    129766    247579    130513    123940    121552    132051    118457    133902    129138    103136    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    131830    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    126683    152077    123818    132032    132964    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    140735    136257    140098    126153    150015    103874    205989    123638    131171    110207    150313 
dram[5]:    137677    124397    212476    206614    133141    131119    135678    132928    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    128509    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    129474    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    137308    127515    134023    201732    122855    127646    129571    131130    203794    245391    125500    103011 
dram[9]:    130521    122918    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    131991    123422    127134    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  2.148936  2.485714  1.980000  2.645161  2.302325  2.061224  2.272727  2.300000  2.409091  2.211539  2.695652  2.510638  2.750000  3.028571  2.705882  3.062500 
dram[1]:  2.200000  2.093023  2.444444  2.175000  2.142857  2.388889  2.605263  2.181818  2.534884  2.409091  2.627907  2.705882  2.939394  2.823529  3.088235  2.594594 
dram[2]:  1.924528  2.562500  2.000000  2.113636  2.116279  2.062500  2.058824  2.142857  2.476191  2.176471  2.627907  2.279070  2.722222  2.685714  2.758621  2.968750 
dram[3]:  1.907407  2.222222  2.078947  2.210526  1.942308  2.122449  2.268293  2.416667  2.511628  2.411765  2.820513  2.500000  2.631579  2.666667  2.700000  2.939394 
dram[4]:  2.181818  2.333333  2.130435  2.125000  2.194444  2.088889  2.186047  2.260870  2.425000  2.204545  2.479167  2.466667  3.259259  3.031250  2.710526  2.628572 
dram[5]:  2.090909  2.217391  2.085106  2.542857  2.266667  2.861111  2.080000  2.184211  2.230769  2.162791  2.565217  2.805556  2.794118  2.675000  2.387755  3.028571 
dram[6]:  2.421053  2.142857  2.295455  2.026316  2.214286  2.000000  2.243902  2.111111  2.090909  2.520833  2.386364  2.291667  2.690476  2.937500  3.025641  2.722222 
dram[7]:  2.138889  2.255814  2.162162  2.116279  1.983607  2.411765  2.388889  2.279070  2.472222  2.333333  2.613636  2.522727  2.536585  3.333333  2.675000  2.685714 
dram[8]:  1.959184  2.186047  2.405406  2.484848  1.851064  2.040816  2.170213  2.209302  2.857143  2.274510  2.634146  2.700000  2.909091  2.564103  3.090909  3.218750 
dram[9]:  2.256410  2.159091  2.136364  2.133333  2.060000  2.133333  2.210526  2.606061  2.386364  2.564103  2.404762  2.837838  2.967742  2.861111  2.717949  2.763158 
dram[10]:  2.588235  2.243902  2.078947  2.256410  2.106383  2.212766  2.094340  2.428571  2.120000  2.333333  2.288889  2.731707  3.310345  2.937500  2.903226  3.031250 
average row locality = 17366/7237 = 2.399613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4455
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       2887      2141      2529      2373      5353      3225      4896      3433      5062      6957      8139      7019     11882      7960      8248     13768
dram[1]:       3605      4182      2684      2184      5133      6101      7236      2128      6543      5434      6476     11570      8646      4644      4023      6092
dram[2]:       2409      1375      6332      4006      3890      7910      7066      3705      4776      7754      7790      7953      7238      8017     11739     14799
dram[3]:       5030      3574      4010      4266      4689      3647      6440      2401      4820      4695      6727     10213      5310      5681      6007     11685
dram[4]:       6102      2995      4497      2396      2343      5914      5405      1852      6489      5821      9364      8070      8942      3806      8576      7804
dram[5]:       3371      1764      3968      5241      5994      1087      2707      2056      4711      5405      9365      9914      7224      8397     10640      6210
dram[6]:       3292      2442      2795      6027      3030      5726      3620      5716      4579      6182      8902     13883      4587      8401     10803      4595
dram[7]:       5350      2185      2401      5122      6478      3945      6651      2955      6018      9638     10541      8227      6580      7997      9108      5353
dram[8]:       3108      7384      4427      2064      3993      9247      4365      2999      5426      5601     11252      6796     14451      7115      8701      5515
dram[9]:       6177      5675      5549      4072      3284      1601      1463      2548      6478      8102      8112      7048      8114      5305      8440      5874
dram[10]:       1255      7480      3476      3827      6382      5235      3507      2225      5489      8815      8761      7058      6144      4498     10711      6406
maximum mf latency per bank:
dram[0]:      68496     71124    115125     41926    270014     75443    138843    138824     41142    147458    269691     63128    269613    269650    138654    269648
dram[1]:     138786    138747     78959     29273    138808    138791    269997     24708    269883     35814     11401    269668    163521     20343     18827    115089
dram[2]:      50103      5032    138767    138844     64154    269932    270032     57122     26734    147497     77595     64901    115139    163451    269541    269583
dram[3]:     122903    138737     49522     50695    138795    122818    147476     37005     43296     30857     38007    115128     64947     77614    163388    269634
dram[4]:     269996     49720    138677     31857     45173    269891    269899     64138    147477     43880    269651     63079    269637     11755    163529    138769
dram[5]:     138786     15182    122657    269968    269934       442     41125     30464     31654     32836    122696    269709     77674    163486    269595     71878
dram[6]:     122987     45069     77250    138687     77886    269894     73326    269909     44674    147407    115138    269796     64900    269694    269614     67778
dram[7]:     269454     68467     50291    115192    269944     54604    269955    122741     42124    269827    269786    122562    269610    163458    269539     51041
dram[8]:      91516    270012    138799     37194     70951    269969    138736     41040     42905     31058    269668     23203     18472    269624    269580    138759
dram[9]:     138807    115177    138861    122723     75298     28881      1616     73322    147482    147512     37902     19377    115118     77663    269631     92278
dram[10]:       1216    269449     50777     50854    270032    270013    138804     57170     36304    269886     77165     42516     83108     24984    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2056917 n_act=666 n_pre=650 n_req=1619 n_rd=4736 n_write=435 bw_util=0.005012
n_activity=38402 dram_eff=0.2693
bk0: 296a 2061525i bk1: 252a 2061897i bk2: 288a 2061479i bk3: 244a 2061947i bk4: 280a 2061588i bk5: 288a 2061314i bk6: 288a 2061373i bk7: 268a 2061467i bk8: 320a 2061532i bk9: 332a 2061122i bk10: 360a 2061238i bk11: 352a 2061119i bk12: 292a 2061705i bk13: 312a 2061508i bk14: 276a 2061869i bk15: 288a 2061724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00664921
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057229 n_act=621 n_pre=605 n_req=1538 n_rd=4548 n_write=401 bw_util=0.004797
n_activity=36215 dram_eff=0.2733
bk0: 256a 2061752i bk1: 272a 2061600i bk2: 256a 2061834i bk3: 256a 2061689i bk4: 272a 2061645i bk5: 260a 2061776i bk6: 288a 2061552i bk7: 280a 2061377i bk8: 324a 2061494i bk9: 324a 2061365i bk10: 340a 2061438i bk11: 288a 2061613i bk12: 280a 2061838i bk13: 288a 2061693i bk14: 292a 2061805i bk15: 272a 2061741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00639332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057025 n_act=668 n_pre=652 n_req=1543 n_rd=4688 n_write=371 bw_util=0.004904
n_activity=37756 dram_eff=0.268
bk0: 304a 2061375i bk1: 248a 2062001i bk2: 268a 2061697i bk3: 292a 2061540i bk4: 268a 2061648i bk5: 300a 2061355i bk6: 300a 2061171i bk7: 272a 2061459i bk8: 324a 2061568i bk9: 336a 2061176i bk10: 344a 2061349i bk11: 308a 2061328i bk12: 292a 2061732i bk13: 284a 2061672i bk14: 256a 2062013i bk15: 292a 2061755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00685712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2056921 n_act=670 n_pre=654 n_req=1589 n_rd=4760 n_write=399 bw_util=0.005
n_activity=38775 dram_eff=0.2661
bk0: 304a 2061327i bk1: 244a 2061887i bk2: 256a 2061848i bk3: 264a 2061802i bk4: 300a 2061412i bk5: 308a 2061312i bk6: 276a 2061473i bk7: 252a 2061661i bk8: 316a 2061532i bk9: 372a 2060989i bk10: 328a 2061494i bk11: 316a 2061400i bk12: 300a 2061696i bk13: 320a 2061348i bk14: 308a 2061543i bk15: 296a 2061778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00610496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057127 n_act=645 n_pre=629 n_req=1538 n_rd=4620 n_write=383 bw_util=0.004849
n_activity=36477 dram_eff=0.2743
bk0: 288a 2061632i bk1: 256a 2061868i bk2: 300a 2061444i bk3: 272a 2061666i bk4: 236a 2061905i bk5: 292a 2061509i bk6: 272a 2061433i bk7: 288a 2061222i bk8: 292a 2061673i bk9: 300a 2061423i bk10: 368a 2061171i bk11: 340a 2061171i bk12: 260a 2061992i bk13: 280a 2061694i bk14: 304a 2061685i bk15: 272a 2061717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00655567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2056830 n_act=676 n_pre=660 n_req=1626 n_rd=4816 n_write=422 bw_util=0.005077
n_activity=38508 dram_eff=0.272
bk0: 268a 2061636i bk1: 296a 2061497i bk2: 292a 2061507i bk3: 264a 2061750i bk4: 304a 2061443i bk5: 276a 2061597i bk6: 300a 2061241i bk7: 256a 2061577i bk8: 352a 2061222i bk9: 292a 2061491i bk10: 360a 2061313i bk11: 316a 2061498i bk12: 280a 2061807i bk13: 316a 2061440i bk14: 336a 2061314i bk15: 308a 2061657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00667683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2056735 n_act=696 n_pre=680 n_req=1639 n_rd=4872 n_write=421 bw_util=0.00513
n_activity=38850 dram_eff=0.2725
bk0: 276a 2061767i bk1: 272a 2061713i bk2: 288a 2061573i bk3: 244a 2061851i bk4: 276a 2061648i bk5: 304a 2061188i bk6: 276a 2061492i bk7: 332a 2060930i bk8: 340a 2061131i bk9: 356a 2061099i bk10: 332a 2061434i bk11: 344a 2061115i bk12: 328a 2061466i bk13: 276a 2061671i bk14: 340a 2061447i bk15: 288a 2061623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00653968
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057069 n_act=648 n_pre=632 n_req=1557 n_rd=4664 n_write=391 bw_util=0.0049
n_activity=37373 dram_eff=0.2705
bk0: 232a 2061946i bk1: 284a 2061608i bk2: 244a 2061918i bk3: 268a 2061639i bk4: 352a 2061022i bk5: 252a 2061842i bk6: 264a 2061736i bk7: 284a 2061386i bk8: 276a 2061781i bk9: 316a 2061285i bk10: 356a 2061361i bk11: 340a 2061245i bk12: 300a 2061563i bk13: 288a 2061700i bk14: 312a 2061592i bk15: 296a 2061751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00573664
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057028 n_act=652 n_pre=636 n_req=1578 n_rd=4680 n_write=408 bw_util=0.004932
n_activity=37702 dram_eff=0.2699
bk0: 292a 2061466i bk1: 284a 2061625i bk2: 268a 2061767i bk3: 248a 2061922i bk4: 268a 2061603i bk5: 284a 2061323i bk6: 296a 2061303i bk7: 288a 2061363i bk8: 304a 2061739i bk9: 348a 2061146i bk10: 324a 2061509i bk11: 316a 2061422i bk12: 284a 2061871i bk13: 292a 2061483i bk14: 292a 2061787i bk15: 292a 2061730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00611126
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057123 n_act=644 n_pre=628 n_req=1559 n_rd=4600 n_write=409 bw_util=0.004855
n_activity=37349 dram_eff=0.2682
bk0: 264a 2061808i bk1: 284a 2061570i bk2: 280a 2061601i bk3: 288a 2061556i bk4: 292a 2061387i bk5: 276a 2061463i bk6: 244a 2061689i bk7: 252a 2061667i bk8: 328a 2061521i bk9: 304a 2061526i bk10: 312a 2061544i bk11: 312a 2061432i bk12: 272a 2061939i bk13: 296a 2061594i bk14: 300a 2061664i bk15: 296a 2061598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00616409
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063404 n_nop=2057041 n_act=652 n_pre=636 n_req=1580 n_rd=4660 n_write=415 bw_util=0.004919
n_activity=37814 dram_eff=0.2684
bk0: 248a 2061949i bk1: 276a 2061700i bk2: 252a 2061907i bk3: 268a 2061754i bk4: 280a 2061474i bk5: 288a 2061321i bk6: 328a 2061112i bk7: 288a 2061387i bk8: 328a 2061365i bk9: 356a 2061040i bk10: 312a 2061415i bk11: 336a 2061247i bk12: 280a 2061868i bk13: 272a 2061722i bk14: 268a 2061905i bk15: 280a 2061771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00632595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12060
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6341
	minimum = 6
	maximum = 586
Network latency average = 36.0326
	minimum = 6
	maximum = 394
Slowest packet = 258524
Flit latency average = 40.8711
	minimum = 6
	maximum = 393
Slowest flit = 415336
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0610077
	minimum = 0.0481308 (at node 6)
	maximum = 0.308153 (at node 44)
Accepted packet rate average = 0.0610077
	minimum = 0.0481308 (at node 6)
	maximum = 0.308153 (at node 44)
Injected flit rate average = 0.0915115
	minimum = 0.0787594 (at node 6)
	maximum = 0.332025 (at node 44)
Accepted flit rate average= 0.0915115
	minimum = 0.0646033 (at node 22)
	maximum = 0.592433 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3211 (10 samples)
	minimum = 6 (10 samples)
	maximum = 133.3 (10 samples)
Network latency average = 11.6457 (10 samples)
	minimum = 6 (10 samples)
	maximum = 103.2 (10 samples)
Flit latency average = 11.9183 (10 samples)
	minimum = 6 (10 samples)
	maximum = 102.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0235398 (10 samples)
	minimum = 0.0189622 (10 samples)
	maximum = 0.0642739 (10 samples)
Accepted packet rate average = 0.0235398 (10 samples)
	minimum = 0.0189622 (10 samples)
	maximum = 0.0642739 (10 samples)
Injected flit rate average = 0.035319 (10 samples)
	minimum = 0.0235854 (10 samples)
	maximum = 0.0840906 (10 samples)
Accepted flit rate average = 0.035319 (10 samples)
	minimum = 0.0268429 (10 samples)
	maximum = 0.112606 (10 samples)
Injected packet size average = 1.5004 (10 samples)
Accepted packet size average = 1.5004 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 47 sec (947 sec)
gpgpu_simulation_rate = 49968 (inst/sec)
gpgpu_simulation_rate = 3543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 452616
gpu_sim_insn = 5750033
gpu_ipc =      12.7040
gpu_tot_sim_cycle = 4035407
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      13.1513
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 2342
gpu_stall_icnt2sh    = 40926
partiton_reqs_in_parallel = 9955600
partiton_reqs_in_parallel_total    = 24447000
partiton_level_parallism =      21.9957
partiton_level_parallism_total  =       8.5252
partiton_reqs_in_parallel_util = 9955600
partiton_reqs_in_parallel_util_total    = 24447000
gpu_sim_cycle_parition_util = 452616
gpu_tot_sim_cycle_parition_util    = 1111245
partiton_level_parallism_util =      21.9957
partiton_level_parallism_util_total  =      21.9985
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      45.7996 GB/Sec
L2_BW_total  =       8.6970 GB/Sec
gpu_total_sim_rate=38345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1926, 2303, 2453, 2167, 2256, 1477, 2055, 1607, 2040, 1570, 1934, 1739, 2253, 2356, 2146, 1891, 1581, 2007, 1771, 1747, 1881, 1661, 2183, 2002, 1339, 1704, 2109, 1658, 1857, 2096, 2004, 1383, 1865, 1889, 1854, 1305, 1331, 2125, 1371, 1613, 1527, 1690, 1506, 1744, 1847, 1614, 1428, 1060, 1451, 1686, 1791, 1490, 1351, 1280, 1253, 1661, 1124, 1258, 1551, 1515, 1626, 1375, 1153, 1409, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 169105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 161747
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2472
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427281	W0_Idle:42141142	W0_Scoreboard:41535095	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 306 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 709 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 4035369 
mrq_lat_table:23933 	587 	702 	7212 	2306 	1245 	633 	165 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337171 	26901 	225 	114 	866 	293 	2061 	603 	501 	1209 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	276111 	15746 	9578 	7536 	52850 	2382 	195 	113 	80 	866 	289 	2056 	603 	498 	1209 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233144 	29727 	12569 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	867 	175 	120 	45 	19 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  2.065217  2.469136  2.085106  2.487500  2.263736  2.164948  2.138298  2.210526  2.202128  2.000000  2.347826  2.209524  2.375000  2.426966  2.230769  2.637500 
dram[1]:  2.102041  2.247423  2.392405  2.186813  2.357143  2.459770  2.235294  2.329670  2.165049  2.247619  2.247423  2.448276  2.392405  2.337079  2.770270  2.282609 
dram[2]:  2.185567  2.356322  2.000000  2.142857  2.274725  2.114286  2.138614  2.314607  2.252632  2.135135  2.231579  2.161905  2.378049  2.482759  2.356322  2.421687 
dram[3]:  2.017857  2.134831  2.183673  2.000000  2.074766  2.131868  2.281250  2.000000  2.213592  2.273684  2.346939  2.333333  2.372093  2.425000  2.567568  2.730769 
dram[4]:  2.163043  2.220779  2.166667  2.255814  2.218391  2.068627  2.229167  2.230769  2.227273  2.292135  2.204301  2.200000  2.654321  2.463415  2.311828  2.465909 
dram[5]:  2.063830  2.378049  2.094737  2.620253  2.343750  2.518518  2.168539  2.295455  2.149533  2.230000  2.351064  2.276596  2.420455  2.569767  2.456790  2.722892 
dram[6]:  2.284210  2.082569  2.271739  2.288889  2.166667  2.000000  2.235294  2.311828  2.145455  2.230769  2.118182  2.316327  2.506173  2.769231  2.512195  2.415730 
dram[7]:  2.100000  2.085106  2.133333  2.376471  2.047619  2.448276  2.451220  2.322222  2.168317  2.205882  2.279570  2.219048  2.321839  2.488889  2.666667  2.525641 
dram[8]:  2.030303  2.341177  2.284210  2.313253  2.123810  2.134021  2.296703  2.265957  2.545455  2.173077  2.132076  2.344828  2.312500  2.304348  2.573171  2.594594 
dram[9]:  2.325301  2.105263  2.241379  2.294872  2.170000  2.018182  2.717949  2.395349  2.102041  2.279570  2.344086  2.197917  2.467391  2.326316  2.455555  2.611765 
dram[10]:  2.400000  2.211765  2.371795  2.337209  2.157895  2.147727  2.135417  2.433333  1.991150  2.206186  2.111111  2.301075  2.732394  2.534884  2.511905  2.500000 
average row locality = 36789/16114 = 2.283046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       149       145       148       151       153       148       155       153       156       157       167       156       158       146       156 
dram[1]:       154       165       142       149       149       161       139       156       160       167       159       157       138       153       155       150 
dram[2]:       161       156       140       156       153       167       160       157       152       172       157       167       144       159       155       152 
dram[3]:       172       141       165       149       168       143       162       140       165       162       170       159       150       144       140       158 
dram[4]:       150       129       148       150       142       160       157       148       142       149       152       153       160       149       159       164 
dram[5]:       148       151       149       158       164       151       143       153       169       160       162       153       156       166       150       168 
dram[6]:       169       170       158       157       140       138       171       163       168       167       170       165       152       159       150       159 
dram[7]:       142       147       142       154       161       158       152       157       163       166       159       169       151       166       159       147 
dram[8]:       152       154       165       145       168       155       155       159       168       164       162       149       160       155       156       142 
dram[9]:       148       150       147       133       163       165       159       153       147       154       161       154       164       163       163       161 
dram[10]:       146       143       140       152       149       139       156       163       164       159       153       157       145       157       156       149 
total reads: 27274
bank skew: 172/129 = 1.33
chip skew: 2556/2412 = 1.06
number of total write accesses:
dram[0]:        48        51        51        51        55        57        53        55        54        62        59        65        53        58        57        55 
dram[1]:        52        53        47        50        49        53        51        56        63        69        59        56        51        55        50        60 
dram[2]:        51        49        42        54        54        55        56        49        62        65        55        60        51        57        50        49 
dram[3]:        54        49        49        49        54        51        57        54        63        54        60        58        54        50        50        55 
dram[4]:        49        42        47        44        51        51        57        55        54        55        53        56        55        53        56        53 
dram[5]:        46        44        50        49        61        53        50        49        61        63        59        61        57        55        49        58 
dram[6]:        48        57        51        49        55        50        57        52        68        65        63        62        51        57        56        56 
dram[7]:        47        49        50        48        54        55        49        52        56        59        53        64        51        58        57        50 
dram[8]:        49        45        52        47        55        52        54        54        56        62        64        55        62        57        55        50 
dram[9]:        45        50        48        46        54        57        53        53        59        58        57        57        63        58        58        61 
dram[10]:        46        45        45        49        56        50        49        56        61        55        56        57        49        61        55        56 
total reads: 9515
bank skew: 69/42 = 1.64
chip skew: 897/831 = 1.08
average mf latency per bank:
dram[0]:       7001      8651      5597      5123      6319      4878      6727      6069      7491      8299      7694      9960      7705      8628      6182      9890
dram[1]:       7439      6911      5324      5701      3585      5576      6115      5133      9317      8099      7168      9474      7714      6211      5354      6106
dram[2]:       7516      7098      8340      6768      3618      6737      8850      5489      7599      9981      6681      6879      5522      5702      7781     10802
dram[3]:       9013      4311      6792      5506      4229      5868      7128      4643      7511      5398      7426      8544      5719      7173      8084      9652
dram[4]:       6968      5167      6791      4023      3977      6329      7212      5833      8087      7717      8704      6823      7293      5210      8897      8718
dram[5]:       6467      6651      5880      8087      7131      3757      5304      5645      9179      7462      8026     10315      7266      5986     11266      9162
dram[6]:       6975      5234      5833      7783      3209      5830      5905      7096      7485      9606      6366      9907      8029      7536     10050      7583
dram[7]:       7051      3320      5446      7178      6929      6431      6872      8254      6146     10433      9290      9162      6413      7405      8625      6767
dram[8]:       6142      7365      5977      6291      4669      6489      8311      6032      9629      6645      8007      6220     11254      7056      8802      6460
dram[9]:      11862      7844      6821      6644      6263      5462      6120      6821      7807     10164      8217      6744      5784      5389     10245      5550
dram[10]:       5048      9827      5645      6857      7355      6510     11285      5978      7603      8328      9086      6379      7059      4920      9505      7493
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889949 n_act=1473 n_pre=1457 n_req=3324 n_rd=9760 n_write=1205 bw_util=0.007552
n_activity=66427 dram_eff=0.3301
bk0: 568a 2899070i bk1: 596a 2898878i bk2: 580a 2898795i bk3: 592a 2898513i bk4: 604a 2898289i bk5: 612a 2897807i bk6: 592a 2898269i bk7: 620a 2897713i bk8: 612a 2898092i bk9: 624a 2898009i bk10: 628a 2898143i bk11: 668a 2897395i bk12: 624a 2898605i bk13: 632a 2898168i bk14: 584a 2898422i bk15: 624a 2898846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0159523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889958 n_act=1438 n_pre=1422 n_req=3328 n_rd=9816 n_write=1210 bw_util=0.007594
n_activity=65426 dram_eff=0.3371
bk0: 616a 2898764i bk1: 660a 2898218i bk2: 568a 2898942i bk3: 596a 2898296i bk4: 596a 2899203i bk5: 644a 2898003i bk6: 556a 2899318i bk7: 624a 2898448i bk8: 640a 2897806i bk9: 668a 2897855i bk10: 636a 2898379i bk11: 628a 2898255i bk12: 552a 2899326i bk13: 612a 2898407i bk14: 620a 2899196i bk15: 600a 2898319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0146633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889697 n_act=1504 n_pre=1488 n_req=3367 n_rd=10032 n_write=1123 bw_util=0.007683
n_activity=67395 dram_eff=0.331
bk0: 644a 2898435i bk1: 624a 2898674i bk2: 560a 2899021i bk3: 624a 2897958i bk4: 612a 2898565i bk5: 668a 2898196i bk6: 640a 2898208i bk7: 628a 2898458i bk8: 608a 2898316i bk9: 688a 2897095i bk10: 628a 2898083i bk11: 668a 2897683i bk12: 576a 2899528i bk13: 636a 2898908i bk14: 620a 2899292i bk15: 608a 2898763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0160746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889776 n_act=1496 n_pre=1480 n_req=3349 n_rd=9952 n_write=1140 bw_util=0.00764
n_activity=68387 dram_eff=0.3244
bk0: 688a 2897938i bk1: 564a 2899093i bk2: 660a 2898381i bk3: 596a 2898228i bk4: 672a 2898336i bk5: 572a 2898861i bk6: 648a 2898536i bk7: 560a 2898293i bk8: 660a 2898163i bk9: 648a 2898411i bk10: 680a 2898244i bk11: 636a 2897922i bk12: 600a 2899131i bk13: 576a 2899437i bk14: 560a 2899917i bk15: 632a 2899199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0134749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2890296 n_act=1430 n_pre=1414 n_req=3243 n_rd=9648 n_write=1056 bw_util=0.007372
n_activity=64306 dram_eff=0.3329
bk0: 600a 2899151i bk1: 516a 2899894i bk2: 592a 2898794i bk3: 600a 2898801i bk4: 568a 2899107i bk5: 640a 2898313i bk6: 628a 2898129i bk7: 592a 2898295i bk8: 568a 2898784i bk9: 596a 2898673i bk10: 608a 2899043i bk11: 612a 2898232i bk12: 640a 2899159i bk13: 596a 2899000i bk14: 636a 2898772i bk15: 656a 2898666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0139636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889847 n_act=1437 n_pre=1421 n_req=3366 n_rd=10004 n_write=1135 bw_util=0.007672
n_activity=66372 dram_eff=0.3357
bk0: 592a 2898859i bk1: 604a 2899076i bk2: 596a 2898443i bk3: 632a 2898287i bk4: 656a 2897768i bk5: 604a 2898762i bk6: 572a 2898817i bk7: 612a 2898403i bk8: 676a 2897852i bk9: 640a 2897806i bk10: 648a 2898919i bk11: 612a 2897542i bk12: 624a 2898072i bk13: 664a 2898070i bk14: 600a 2898930i bk15: 672a 2898057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0197015
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889393 n_act=1517 n_pre=1501 n_req=3453 n_rd=10224 n_write=1209 bw_util=0.007874
n_activity=68605 dram_eff=0.3333
bk0: 676a 2898438i bk1: 680a 2897631i bk2: 632a 2898235i bk3: 628a 2897802i bk4: 560a 2899247i bk5: 552a 2898620i bk6: 684a 2897529i bk7: 652a 2898240i bk8: 672a 2897345i bk9: 668a 2897299i bk10: 680a 2897585i bk11: 660a 2897826i bk12: 608a 2899271i bk13: 636a 2899207i bk14: 600a 2898642i bk15: 636a 2897875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0169679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889849 n_act=1460 n_pre=1444 n_req=3345 n_rd=9972 n_write=1119 bw_util=0.007639
n_activity=66242 dram_eff=0.3349
bk0: 568a 2899002i bk1: 588a 2898584i bk2: 568a 2898259i bk3: 616a 2898588i bk4: 644a 2898302i bk5: 632a 2898330i bk6: 608a 2899030i bk7: 628a 2898578i bk8: 652a 2898159i bk9: 664a 2897770i bk10: 636a 2898798i bk11: 676a 2897423i bk12: 604a 2899089i bk13: 664a 2898079i bk14: 636a 2898784i bk15: 588a 2899221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0144161
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889723 n_act=1478 n_pre=1462 n_req=3378 n_rd=10036 n_write=1145 bw_util=0.007701
n_activity=67630 dram_eff=0.3307
bk0: 608a 2898540i bk1: 616a 2899420i bk2: 660a 2898367i bk3: 580a 2898399i bk4: 672a 2898196i bk5: 620a 2898187i bk6: 620a 2898416i bk7: 636a 2897996i bk8: 672a 2898019i bk9: 656a 2897491i bk10: 648a 2897677i bk11: 596a 2898023i bk12: 640a 2898113i bk13: 620a 2898366i bk14: 624a 2899048i bk15: 568a 2899173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0148434
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2889846 n_act=1459 n_pre=1443 n_req=3362 n_rd=9940 n_write=1156 bw_util=0.007642
n_activity=66094 dram_eff=0.3358
bk0: 592a 2898836i bk1: 600a 2898327i bk2: 588a 2898540i bk3: 532a 2898765i bk4: 652a 2897816i bk5: 660a 2897507i bk6: 636a 2898395i bk7: 612a 2897910i bk8: 588a 2897312i bk9: 616a 2898004i bk10: 644a 2897933i bk11: 616a 2898205i bk12: 656a 2898148i bk13: 652a 2898119i bk14: 652a 2898485i bk15: 644a 2897657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0178825
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903844 n_nop=2890210 n_act=1423 n_pre=1407 n_req=3274 n_rd=9712 n_write=1092 bw_util=0.007441
n_activity=66025 dram_eff=0.3273
bk0: 584a 2899375i bk1: 572a 2899254i bk2: 560a 2899763i bk3: 608a 2899274i bk4: 596a 2898510i bk5: 556a 2899004i bk6: 624a 2898974i bk7: 652a 2898576i bk8: 656a 2898040i bk9: 636a 2898737i bk10: 612a 2898290i bk11: 628a 2898696i bk12: 580a 2899803i bk13: 628a 2898926i bk14: 624a 2898940i bk15: 596a 2899087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0122682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1198, Miss_rate = 0.073, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1242, Miss_rate = 0.075, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1196, Miss_rate = 0.073, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1258, Miss_rate = 0.076, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1222, Miss_rate = 0.075, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1286, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1292, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1196, Miss_rate = 0.073, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1210, Miss_rate = 0.074, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1260, Miss_rate = 0.074, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1278, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1278, Miss_rate = 0.075, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1229, Miss_rate = 0.074, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1264, Miss_rate = 0.076, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1286, Miss_rate = 0.058, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1223, Miss_rate = 0.075, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1252, Miss_rate = 0.075, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1233, Miss_rate = 0.076, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1209, Miss_rate = 0.074, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1219, Miss_rate = 0.073, Pending_hits = 566, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27274
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12564
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85765
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0303
	minimum = 6
	maximum = 285
Network latency average = 9.71407
	minimum = 6
	maximum = 278
Slowest packet = 365489
Flit latency average = 9.09256
	minimum = 6
	maximum = 277
Slowest flit = 552576
Fragmentation average = 0.0019547
	minimum = 0
	maximum = 239
Injected packet rate average = 0.00966402
	minimum = 0.00722579 (at node 16)
	maximum = 0.0115286 (at node 34)
Accepted packet rate average = 0.00966402
	minimum = 0.00722579 (at node 16)
	maximum = 0.0115286 (at node 34)
Injected flit rate average = 0.0150095
	minimum = 0.00921976 (at node 16)
	maximum = 0.0214553 (at node 34)
Accepted flit rate average= 0.0150095
	minimum = 0.0131878 (at node 16)
	maximum = 0.0175801 (at node 8)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.931 (11 samples)
	minimum = 6 (11 samples)
	maximum = 147.091 (11 samples)
Network latency average = 11.4701 (11 samples)
	minimum = 6 (11 samples)
	maximum = 119.091 (11 samples)
Flit latency average = 11.6614 (11 samples)
	minimum = 6 (11 samples)
	maximum = 118.273 (11 samples)
Fragmentation average = 0.0001777 (11 samples)
	minimum = 0 (11 samples)
	maximum = 21.7273 (11 samples)
Injected packet rate average = 0.0222784 (11 samples)
	minimum = 0.0178953 (11 samples)
	maximum = 0.0594788 (11 samples)
Accepted packet rate average = 0.0222784 (11 samples)
	minimum = 0.0178953 (11 samples)
	maximum = 0.0594788 (11 samples)
Injected flit rate average = 0.0334727 (11 samples)
	minimum = 0.0222794 (11 samples)
	maximum = 0.0783965 (11 samples)
Accepted flit rate average = 0.0334727 (11 samples)
	minimum = 0.0256016 (11 samples)
	maximum = 0.103967 (11 samples)
Injected packet size average = 1.50247 (11 samples)
Accepted packet size average = 1.50247 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 4 sec (1384 sec)
gpgpu_simulation_rate = 38345 (inst/sec)
gpgpu_simulation_rate = 2915 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14661
gpu_sim_insn = 4715414
gpu_ipc =     321.6298
gpu_tot_sim_cycle = 4272218
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      13.5260
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 2480
gpu_stall_icnt2sh    = 41111
partiton_reqs_in_parallel = 322404
partiton_reqs_in_parallel_total    = 34402600
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =       8.1281
partiton_reqs_in_parallel_util = 322404
partiton_reqs_in_parallel_util_total    = 34402600
gpu_sim_cycle_parition_util = 14661
gpu_tot_sim_cycle_parition_util    = 1563861
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.9144 GB/Sec
L2_BW_total  =       9.0966 GB/Sec
gpu_total_sim_rate=40523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2106, 2483, 2633, 2347, 2436, 1657, 2235, 1772, 2220, 1750, 2114, 1919, 2433, 2536, 2311, 2071, 1725, 2151, 1915, 1891, 2025, 1805, 2327, 2146, 1483, 1848, 2253, 1787, 1986, 2240, 2148, 1527, 2009, 2033, 1998, 1449, 1475, 2254, 1515, 1757, 1671, 1819, 1635, 1888, 1991, 1758, 1572, 1204, 1595, 1815, 1920, 1634, 1495, 1424, 1397, 1805, 1268, 1402, 1695, 1659, 1770, 1519, 1297, 1553, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 464250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 456618
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2746
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:921814	W0_Idle:42215023	W0_Scoreboard:41595750	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 306 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 661 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 4272217 
mrq_lat_table:24566 	596 	742 	7421 	2435 	1383 	782 	199 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372393 	31348 	273 	136 	866 	293 	2061 	603 	501 	1209 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	279858 	17152 	10798 	15399 	74303 	6184 	390 	152 	94 	866 	289 	2056 	603 	498 	1209 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240421 	30612 	12578 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	31568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	896 	176 	120 	45 	19 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        17        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        25        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        30        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        79        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        17        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        18        16        16        16        16        16 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  2.065217  2.506173  2.085106  2.487500  2.263736  2.164948  2.138298  2.210526  2.329787  2.127273  2.516129  2.452830  2.370786  2.566667  2.239130  2.679012 
dram[1]:  2.132653  2.247423  2.405063  2.186813  2.357143  2.459770  2.235294  2.340659  2.380952  2.466667  2.390000  2.670455  2.400000  2.391304  2.773333  2.322581 
dram[2]:  2.185567  2.325843  2.000000  2.142857  2.274725  2.114286  2.138614  2.314607  2.437500  2.360360  2.357143  2.342592  2.451220  2.632184  2.363636  2.421687 
dram[3]:  2.017857  2.134831  2.183673  2.000000  2.074766  2.131868  2.281250  1.989796  2.466667  2.375000  2.539216  2.617021  2.448276  2.518518  2.573333  2.756410 
dram[4]:  2.150538  2.220779  2.166667  2.255814  2.218391  2.058252  2.229167  2.217391  2.388889  2.433333  2.281250  2.395833  2.731707  2.542169  2.365591  2.505618 
dram[5]:  2.063830  2.378049  2.094737  2.612500  2.343750  2.500000  2.155555  2.280899  2.351852  2.336634  2.553191  2.552083  2.528090  2.643678  2.463415  2.726191 
dram[6]:  2.291667  2.082569  2.271739  2.274725  2.166667  2.000000  2.235294  2.311828  2.306306  2.386792  2.360360  2.555556  2.512195  2.898734  2.494118  2.428571 
dram[7]:  2.100000  2.073684  2.133333  2.376471  2.047619  2.448276  2.433735  2.322222  2.284314  2.339806  2.393617  2.433962  2.375000  2.633333  2.695122  2.518987 
dram[8]:  2.030303  2.352941  2.284210  2.313253  2.123810  2.134021  2.296703  2.265957  2.707865  2.323810  2.379630  2.534091  3.270000  2.365591  2.583333  2.594594 
dram[9]:  2.325301  2.105263  2.241379  2.278481  2.158416  2.018182  2.730769  2.406977  2.292929  2.446809  2.447917  2.303030  2.606383  2.387755  2.483516  2.616279 
dram[10]:  2.425000  2.211765  2.392405  2.337209  2.134021  2.147727  2.123711  2.433333  2.149123  2.367347  2.257426  2.457447  2.791667  2.662791  2.517647  2.542169 
average row locality = 38130/16244 = 2.347328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       145       148       151       153       148       155       157       161       164       177       157       163       147       158 
dram[1]:       155       165       142       149       149       161       139       156       169       175       166       165       139       157       156       152 
dram[2]:       161       156       140       156       153       167       160       157       159       181       164       176       146       164       156       152 
dram[3]:       172       141       165       149       168       143       162       140       175       166       181       168       153       148       141       159 
dram[4]:       150       129       148       150       142       160       157       148       148       154       157       161       163       152       161       166 
dram[5]:       148       151       149       158       164       151       143       153       177       165       169       164       160       170       151       169 
dram[6]:       170       170       158       157       140       138       171       163       175       174       180       175       153       164       152       161 
dram[7]:       142       147       142       154       161       158       152       157       168       172       164       179       154       171       161       148 
dram[8]:       152       154       165       145       168       155       155       159       174       170       173       156       166       159       158       142 
dram[9]:       148       150       147       133       163       165       159       153       154       160       167       160       170       167       165       162 
dram[10]:       146       143       141       152       149       139       156       163       171       165       160       164       148       161       157       151 
total reads: 27709
bank skew: 181/129 = 1.40
chip skew: 2601/2446 = 1.06
number of total write accesses:
dram[0]:        48        53        51        51        55        57        53        55        62        73        70        83        54        68        59        59 
dram[1]:        54        53        48        50        49        53        51        57        81        84        73        70        53        63        52        64 
dram[2]:        51        51        42        54        54        55        56        49        75        81        67        77        55        65        52        49 
dram[3]:        54        49        49        49        54        51        57        55        84        62        78        78        60        56        52        56 
dram[4]:        50        42        47        44        51        52        57        56        67        65        62        69        61        59        59        57 
dram[5]:        46        44        50        51        61        54        51        50        77        71        71        81        65        60        51        60 
dram[6]:        50        57        51        50        55        50        57        52        81        79        82        78        53        65        60        60 
dram[7]:        47        50        50        48        54        55        50        52        65        69        61        79        55        66        60        51 
dram[8]:        49        46        52        47        55        52        54        54        67        74        84        67       161        61        59        50 
dram[9]:        45        50        48        47        55        57        54        54        73        70        68        68        75        67        61        63 
dram[10]:        48        45        48        49        58        50        50        56        74        67        68        67        53        68        57        60 
total reads: 10421
bank skew: 161/42 = 3.83
chip skew: 1032/898 = 1.15
average mf latency per bank:
dram[0]:       7136      8650      5722      5239      6471      5031      6902      6241      7284      7917      7313      9073      7810      8238      6270      9787
dram[1]:       7463      7028      5423      5825      3749      5725      6299      5280      8489      7560      6733      8790      7791      6044      5449      6108
dram[2]:       7637      7152      8474      6881      3769      6882      9014      5669      7139      9199      6326      6363      5547      5548      7842     10977
dram[3]:       9120      4445      6903      5623      4374      6035      7284      4803      6792      5305      6780      7732      5656      7007      8148      9734
dram[4]:       7060      5326      6907      4145      4143      6451      7379      5973      7582      7390      8371      6417      7165      5162      8862      8647
dram[5]:       6597      6778      5994      8125      7271      3891      5463      5793      8490      7247      7596      9211      7046      5918     11278      9201
dram[6]:       6992      5350      5951      7881      3374      6002      6059      7265      7078      8999      5847      9085      8117      7288      9942      7548
dram[7]:       7191      3437      5581      7308      7082      6580      7029      8429      5983      9935      8978      8470      6405      7182      8611      6901
dram[8]:       6304      7473      6116      6429      4834      6656      8521      6233      9175      6368      7277      5942     13351      6994      8761      6680
dram[9]:      12000      7978      6948      6754      6385      5614      6271      6974      7302      9579      7836      6455      5523      5255     10187      5638
dram[10]:       5128      9964      5667      6985      7451      6687     11410      6141      7182      7886      8545      6121      6997      4845      9536      7449
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916943 n_act=1480 n_pre=1464 n_req=3427 n_rd=9904 n_write=1275 bw_util=0.007628
n_activity=67779 dram_eff=0.3299
bk0: 568a 2926289i bk1: 600a 2926078i bk2: 580a 2926015i bk3: 592a 2925734i bk4: 604a 2925510i bk5: 612a 2925029i bk6: 592a 2925492i bk7: 620a 2924937i bk8: 628a 2925152i bk9: 644a 2924986i bk10: 656a 2925147i bk11: 708a 2924324i bk12: 628a 2925790i bk13: 652a 2925240i bk14: 588a 2925605i bk15: 632a 2926009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0164159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916893 n_act=1450 n_pre=1434 n_req=3450 n_rd=9980 n_write=1309 bw_util=0.007703
n_activity=67015 dram_eff=0.3369
bk0: 620a 2925951i bk1: 660a 2925434i bk2: 568a 2926154i bk3: 596a 2925519i bk4: 596a 2926427i bk5: 644a 2925227i bk6: 556a 2926543i bk7: 624a 2925668i bk8: 676a 2924616i bk9: 700a 2924770i bk10: 664a 2925314i bk11: 660a 2925257i bk12: 556a 2926507i bk13: 628a 2925457i bk14: 624a 2926374i bk15: 608a 2925458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0168573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916653 n_act=1514 n_pre=1498 n_req=3481 n_rd=10192 n_write=1209 bw_util=0.007779
n_activity=68828 dram_eff=0.3313
bk0: 644a 2925654i bk1: 624a 2925816i bk2: 560a 2926239i bk3: 624a 2925178i bk4: 612a 2925787i bk5: 668a 2925419i bk6: 640a 2925432i bk7: 628a 2925686i bk8: 636a 2925234i bk9: 724a 2923976i bk10: 656a 2925016i bk11: 704a 2924581i bk12: 584a 2926686i bk13: 656a 2925991i bk14: 624a 2926461i bk15: 608a 2925982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0177284
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916707 n_act=1508 n_pre=1492 n_req=3475 n_rd=10124 n_write=1235 bw_util=0.007751
n_activity=70103 dram_eff=0.3241
bk0: 688a 2925157i bk1: 564a 2926312i bk2: 660a 2925603i bk3: 596a 2925452i bk4: 672a 2925560i bk5: 572a 2926086i bk6: 648a 2925761i bk7: 560a 2925485i bk8: 700a 2924966i bk9: 664a 2925437i bk10: 724a 2925095i bk11: 672a 2924875i bk12: 612a 2926265i bk13: 592a 2926543i bk14: 564a 2927097i bk15: 636a 2926399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0154814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2917274 n_act=1443 n_pre=1427 n_req=3344 n_rd=9784 n_write=1138 bw_util=0.007453
n_activity=65704 dram_eff=0.3325
bk0: 600a 2926343i bk1: 516a 2927113i bk2: 592a 2926014i bk3: 600a 2926022i bk4: 568a 2926329i bk5: 640a 2925504i bk6: 628a 2925355i bk7: 592a 2925493i bk8: 592a 2925696i bk9: 616a 2925655i bk10: 628a 2926030i bk11: 644a 2925201i bk12: 652a 2926282i bk13: 608a 2926122i bk14: 644a 2925947i bk15: 664a 2925797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0149481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916785 n_act=1449 n_pre=1433 n_req=3485 n_rd=10168 n_write=1231 bw_util=0.007778
n_activity=67789 dram_eff=0.3363
bk0: 592a 2926080i bk1: 604a 2926299i bk2: 596a 2925668i bk3: 632a 2925460i bk4: 656a 2924991i bk5: 604a 2925957i bk6: 572a 2926011i bk7: 612a 2925596i bk8: 708a 2924749i bk9: 660a 2924790i bk10: 676a 2925906i bk11: 656a 2924404i bk12: 640a 2925164i bk13: 680a 2925187i bk14: 604a 2926099i bk15: 676a 2925217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.02102
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916309 n_act=1531 n_pre=1515 n_req=3581 n_rd=10404 n_write=1307 bw_util=0.007991
n_activity=70339 dram_eff=0.333
bk0: 680a 2925607i bk1: 680a 2924850i bk2: 632a 2925455i bk3: 628a 2924978i bk4: 560a 2926468i bk5: 552a 2925844i bk6: 684a 2924754i bk7: 652a 2925465i bk8: 700a 2924268i bk9: 696a 2924155i bk10: 720a 2924507i bk11: 700a 2924788i bk12: 612a 2926454i bk13: 656a 2926276i bk14: 608a 2925747i bk15: 644a 2924998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0188907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916839 n_act=1469 n_pre=1453 n_req=3442 n_rd=10120 n_write=1185 bw_util=0.007714
n_activity=67507 dram_eff=0.3349
bk0: 568a 2926222i bk1: 588a 2925758i bk2: 568a 2925478i bk3: 616a 2925809i bk4: 644a 2925523i bk5: 632a 2925553i bk6: 608a 2926224i bk7: 628a 2925799i bk8: 672a 2925138i bk9: 688a 2924754i bk10: 656a 2925884i bk11: 716a 2924393i bk12: 616a 2926228i bk13: 684a 2925185i bk14: 644a 2925938i bk15: 592a 2926404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0152924
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916578 n_act=1490 n_pre=1474 n_req=3583 n_rd=10204 n_write=1320 bw_util=0.007863
n_activity=69409 dram_eff=0.3321
bk0: 608a 2925757i bk1: 616a 2926632i bk2: 660a 2925587i bk3: 580a 2925619i bk4: 672a 2925418i bk5: 620a 2925411i bk6: 620a 2925642i bk7: 636a 2925222i bk8: 696a 2924807i bk9: 680a 2924319i bk10: 692a 2924618i bk11: 624a 2925055i bk12: 664a 2924855i bk13: 636a 2925490i bk14: 632a 2926180i bk15: 568a 2926386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0172436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2916780 n_act=1476 n_pre=1460 n_req=3478 n_rd=10092 n_write=1258 bw_util=0.007745
n_activity=67701 dram_eff=0.3353
bk0: 592a 2926053i bk1: 600a 2925546i bk2: 588a 2925762i bk3: 532a 2925953i bk4: 652a 2925005i bk5: 660a 2924729i bk6: 636a 2925612i bk7: 612a 2925127i bk8: 616a 2924226i bk9: 640a 2924957i bk10: 668a 2924916i bk11: 640a 2925211i bk12: 680a 2925151i bk13: 668a 2925159i bk14: 660a 2925626i bk15: 648a 2924824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0196833
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2931066 n_nop=2917163 n_act=1435 n_pre=1419 n_req=3384 n_rd=9864 n_write=1185 bw_util=0.007539
n_activity=67392 dram_eff=0.3279
bk0: 584a 2926560i bk1: 572a 2926476i bk2: 564a 2926938i bk3: 608a 2926495i bk4: 596a 2925668i bk5: 556a 2926223i bk6: 624a 2926166i bk7: 652a 2925797i bk8: 684a 2924943i bk9: 660a 2925647i bk10: 640a 2925255i bk11: 656a 2925709i bk12: 592a 2926928i bk13: 644a 2926041i bk14: 628a 2926109i bk15: 604a 2926242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0137905

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1211, Miss_rate = 0.068, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1265, Miss_rate = 0.070, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1215, Miss_rate = 0.068, Pending_hits = 575, Reservation_fails = 2
L2_cache_bank[3]: Access = 17995, Miss = 1280, Miss_rate = 0.071, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 584, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1309, Miss_rate = 0.072, Pending_hits = 596, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1317, Miss_rate = 0.071, Pending_hits = 598, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1214, Miss_rate = 0.068, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1226, Miss_rate = 0.069, Pending_hits = 608, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1261, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1281, Miss_rate = 0.070, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1299, Miss_rate = 0.071, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1302, Miss_rate = 0.071, Pending_hits = 581, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1244, Miss_rate = 0.069, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1286, Miss_rate = 0.071, Pending_hits = 566, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 681, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1240, Miss_rate = 0.070, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1273, Miss_rate = 0.070, Pending_hits = 591, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 577, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1228, Miss_rate = 0.069, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1238, Miss_rate = 0.068, Pending_hits = 580, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27709
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 12983
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.7834
	minimum = 6
	maximum = 836
Network latency average = 43.5902
	minimum = 6
	maximum = 585
Slowest packet = 743446
Flit latency average = 52.1869
	minimum = 6
	maximum = 584
Slowest flit = 1141677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0542142
	minimum = 0.0424284 (at node 5)
	maximum = 0.318179 (at node 44)
Accepted packet rate average = 0.0542142
	minimum = 0.0424284 (at node 5)
	maximum = 0.318179 (at node 44)
Injected flit rate average = 0.0813213
	minimum = 0.0614939 (at node 46)
	maximum = 0.330832 (at node 44)
Accepted flit rate average= 0.0813213
	minimum = 0.0511596 (at node 5)
	maximum = 0.623704 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4187 (12 samples)
	minimum = 6 (12 samples)
	maximum = 204.5 (12 samples)
Network latency average = 14.1467 (12 samples)
	minimum = 6 (12 samples)
	maximum = 157.917 (12 samples)
Flit latency average = 15.0385 (12 samples)
	minimum = 6 (12 samples)
	maximum = 157.083 (12 samples)
Fragmentation average = 0.000162891 (12 samples)
	minimum = 0 (12 samples)
	maximum = 19.9167 (12 samples)
Injected packet rate average = 0.0249397 (12 samples)
	minimum = 0.0199397 (12 samples)
	maximum = 0.0810372 (12 samples)
Accepted packet rate average = 0.0249397 (12 samples)
	minimum = 0.0199397 (12 samples)
	maximum = 0.0810372 (12 samples)
Injected flit rate average = 0.0374601 (12 samples)
	minimum = 0.0255473 (12 samples)
	maximum = 0.0994328 (12 samples)
Accepted flit rate average = 0.0374601 (12 samples)
	minimum = 0.0277314 (12 samples)
	maximum = 0.147278 (12 samples)
Injected packet size average = 1.50203 (12 samples)
Accepted packet size average = 1.50203 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 46 sec (1426 sec)
gpgpu_simulation_rate = 40523 (inst/sec)
gpgpu_simulation_rate = 2995 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 128029
gpu_sim_insn = 8878634
gpu_ipc =      69.3486
gpu_tot_sim_cycle = 4627469
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      14.4063
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 565439
gpu_stall_icnt2sh    = 1994838
partiton_reqs_in_parallel = 2253679
partiton_reqs_in_parallel_total    = 34725004
partiton_level_parallism =      17.6029
partiton_level_parallism_total  =       7.9911
partiton_reqs_in_parallel_util = 2253679
partiton_reqs_in_parallel_util_total    = 34725004
gpu_sim_cycle_parition_util = 128017
gpu_tot_sim_cycle_parition_util    = 1578522
partiton_level_parallism_util =      17.6045
partiton_level_parallism_util_total  =      21.6688
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     638.9356 GB/Sec
L2_BW_total  =      26.0758 GB/Sec
gpu_total_sim_rate=34957

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3068, 3800, 3763, 3812, 3573, 2935, 3239, 3182, 3398, 3045, 3391, 3165, 3606, 3484, 3514, 3188, 2749, 2884, 2899, 2960, 3268, 2845, 3249, 3110, 2461, 2642, 3126, 2686, 2931, 3326, 3223, 2466, 2732, 2994, 3067, 2346, 2489, 3012, 2749, 2757, 2636, 2819, 2606, 2816, 2951, 2863, 2516, 2084, 2742, 2794, 2758, 2615, 2476, 2121, 2356, 2616, 2323, 2491, 2678, 2781, 2597, 2571, 2355, 2507, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3169016
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3152631
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11499
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4686091	W0_Idle:42283646	W0_Scoreboard:43163188	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 382 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 4627431 
mrq_lat_table:68618 	1904 	1862 	14035 	7928 	2893 	1969 	2175 	2624 	1136 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1041498 	208388 	9496 	5122 	2347 	766 	2594 	801 	501 	1209 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	307923 	38825 	407313 	226996 	151539 	119478 	7479 	3167 	2438 	1949 	689 	2611 	776 	498 	1209 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	329978 	186511 	338057 	18646 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	305274 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1114 	206 	129 	45 	19 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        18        28        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        24        16        22        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        17        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        25        29        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        30        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        29        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        25        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        18        26        19        79        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        17        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        18        17        16        16        16        16 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.796238  1.818452  1.783172  1.978182  1.978102  1.987879  2.024735  1.967105  1.965986  1.964052  1.962329  1.993356  1.936170  1.933518  1.842697  2.015198 
dram[1]:  1.785100  1.816514  1.872852  1.842809  1.952381  1.898601  1.988889  2.037415  1.977918  2.086207  2.007273  2.080702  1.867284  1.868098  1.868902  1.943620 
dram[2]:  1.815249  1.884488  1.937729  1.963455  1.848101  1.845921  1.992780  2.003322  2.034247  2.098859  1.968085  2.015873  1.837278  1.987578  1.945687  1.927928 
dram[3]:  1.857585  1.754045  1.933333  1.862676  1.944272  1.979310  1.921875  1.883495  2.024221  2.042145  2.064847  2.111913  1.922156  1.876791  1.835260  1.956395 
dram[4]:  1.782369  1.796875  1.786408  1.880795  1.993333  1.962457  1.932384  2.023102  2.155894  2.123077  1.949324  2.010345  2.009288  1.905775  1.908257  1.932099 
dram[5]:  1.803625  1.862416  1.766234  2.003572  2.113014  2.166667  1.965035  2.061017  2.031250  1.993056  2.014134  2.039088  1.981818  1.990566  1.866667  1.980822 
dram[6]:  1.844985  1.790503  1.864780  1.927835  1.929329  1.982456  1.940063  2.101351  2.133106  2.000000  1.941176  2.135036  1.893939  1.968208  1.924419  1.979105 
dram[7]:  1.810811  1.849057  1.842271  1.996416  2.065517  1.971698  2.086021  2.050909  1.969491  1.964516  2.031802  2.003300  1.895833  2.018405  1.965217  2.020270 
dram[8]:  1.857143  1.836478  1.922330  1.829431  1.893891  1.855263  2.078358  1.962145  2.144404  2.102564  2.029412  2.106061  2.169096  1.876081  1.909091  1.879765 
dram[9]:  1.901961  1.791176  1.923913  1.908730  1.865385  1.986799  2.136531  2.097122  2.077821  2.166667  2.059233  1.935593  1.925150  1.926471  1.907463  2.003175 
dram[10]:  1.855799  1.804217  1.920863  1.937063  1.974820  1.853821  1.925926  2.128617  1.976109  1.949527  1.939597  1.985348  1.996599  2.009434  1.897361  1.942857 
average row locality = 105203/53976 = 1.949070
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       427       409       416       402       466       425       430       408       431       409       414       451       477       442       460 
dram[1]:       446       439       409       415       421       406       397       430       433       415       396       419       417       431       440       450 
dram[2]:       445       418       399       439       428       445       418       441       411       409       405       446       431       460       432       451 
dram[3]:       443       402       438       402       456       421       433       422       417       387       431       417       450       450       440       462 
dram[4]:       458       416       410       428       426       431       399       428       401       397       417       419       446       434       446       445 
dram[5]:       435       416       414       422       445       403       416       438       446       403       403       423       451       449       433       491 
dram[6]:       453       468       436       418       402       410       450       458       432       425       440       426       445       466       451       459 
dram[7]:       395       424       434       412       438       457       423       422       418       432       409       430       453       449       471       423 
dram[8]:       427       435       439       420       426       410       405       447       426       408       431       395       455       454       448       441 
dram[9]:       429       438       399       371       429       441       430       428       378       411       424       407       448       450       454       436 
dram[10]:       431       435       401       428       415       408       426       464       403       439       415       384       417       445       443       466 
total reads: 75474
bank skew: 491/371 = 1.32
chip skew: 7039/6764 = 1.04
number of total write accesses:
dram[0]:       157       184       142       128       140       190       148       168       170       170       164       186       186       221       214       203 
dram[1]:       177       155       136       136       153       137       140       169       194       190       156       174       188       178       173       205 
dram[2]:       174       153       130       152       156       166       134       162       183       143       150       189       190       180       177       191 
dram[3]:       157       140       142       127       172       153       182       160       168       146       174       168       192       205       195       211 
dram[4]:       189       159       142       140       172       144       144       185       166       155       160       164       203       193       178       181 
dram[5]:       162       139       130       139       172       143       146       170       204       171       167       203       203       184       183       232 
dram[6]:       154       173       157       143       144       155       165       164       193       177       187       159       180       215       211       204 
dram[7]:       141       164       150       145       161       170       159       142       163       177       166       177       184       209       207       175 
dram[8]:       158       149       155       127       163       154       152       175       168       166       190       161       289       197       182       200 
dram[9]:       153       171       132       110       153       161       149       155       156       174       167       164       195       205       185       195 
dram[10]:       161       164       133       126       134       150       146       198       176       179       163       158       170       194       204       214 
total reads: 29729
bank skew: 289/110 = 2.63
chip skew: 2786/2625 = 1.06
average mf latency per bank:
dram[0]:       4481      4809      4122      4148      4928      3671      4813      4556      5036      5405      5367      5995      4508      4425      3606      4814
dram[1]:       4449      4539      3970      4080      3594      4530      4715      3973      5477      5292      5328      5695      4335      3942      3601      3634
dram[2]:       4443      4636      5002      4427      3493      4662      5825      4189      5086      6826      4899      4665      3521      3774      4354      5153
dram[3]:       5428      3629      4617      4235      3670      4351      4800      3918      5213      4553      5204      5504      3689      3961      4262      4695
dram[4]:       3973      3618      4590      3560      3700      4681      5391      4192      5296      5303      5521      4844      4285      3627      4944      4917
dram[5]:       4217      4340      4264      5101      4929      3880      4312      4121      5355      5226      5569      5729      4110      3854      5551      4451
dram[6]:       4497      3844      4110      5035      3508      4429      4400      4830      4991      5999      4482      6353      4455      4240      4848      4156
dram[7]:       4553      3158      3995      4762      4795      4362      4727      5518      4654      6014      5831      5733      3973      4327      4475      4052
dram[8]:       4097      4555      4204      4411      3968      4694      5451      4222      5910      4979      5086      4574      7375      4186      4758      3583
dram[9]:       6016      4647      4737      4829      4705      4174      4518      4762      5523      6030      5330      4775      3882      3564      5312      3680
dram[10]:       3732      5194      4218      4697      5259      4601      6335      3998      5194      5111      5536      4805      4203      3405      4750      3915
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125073 n_act=4999 n_pre=4983 n_req=9654 n_rd=27532 n_write=6209 bw_util=0.0213
n_activity=182740 dram_eff=0.3693
bk0: 1664a 3149669i bk1: 1708a 3147836i bk2: 1636a 3149602i bk3: 1664a 3149393i bk4: 1608a 3149024i bk5: 1864a 3146474i bk6: 1700a 3148997i bk7: 1720a 3149387i bk8: 1632a 3149385i bk9: 1724a 3149893i bk10: 1636a 3149229i bk11: 1656a 3149151i bk12: 1804a 3147194i bk13: 1908a 3145477i bk14: 1768a 3146155i bk15: 1840a 3146871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15088
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3126011 n_act=4892 n_pre=4876 n_req=9425 n_rd=27056 n_write=5961 bw_util=0.02084
n_activity=180197 dram_eff=0.3665
bk0: 1784a 3148586i bk1: 1756a 3148465i bk2: 1636a 3150786i bk3: 1660a 3149178i bk4: 1684a 3150807i bk5: 1624a 3149863i bk6: 1588a 3150534i bk7: 1720a 3148477i bk8: 1732a 3148136i bk9: 1660a 3149111i bk10: 1584a 3153047i bk11: 1676a 3150303i bk12: 1668a 3148211i bk13: 1724a 3148134i bk14: 1760a 3148260i bk15: 1800a 3146835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125724 n_act=4901 n_pre=4885 n_req=9508 n_rd=27512 n_write=5774 bw_util=0.02101
n_activity=182090 dram_eff=0.3656
bk0: 1780a 3149078i bk1: 1672a 3149955i bk2: 1596a 3149864i bk3: 1756a 3149090i bk4: 1712a 3149141i bk5: 1780a 3147279i bk6: 1672a 3149888i bk7: 1764a 3147643i bk8: 1644a 3149072i bk9: 1636a 3148832i bk10: 1620a 3150560i bk11: 1784a 3148658i bk12: 1724a 3148512i bk13: 1840a 3148109i bk14: 1728a 3148415i bk15: 1804a 3147422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125470 n_act=4951 n_pre=4935 n_req=9563 n_rd=27484 n_write=5956 bw_util=0.02111
n_activity=182887 dram_eff=0.3657
bk0: 1772a 3148091i bk1: 1608a 3150744i bk2: 1752a 3148828i bk3: 1608a 3150196i bk4: 1824a 3148102i bk5: 1684a 3148813i bk6: 1732a 3148034i bk7: 1688a 3147955i bk8: 1668a 3149557i bk9: 1548a 3152486i bk10: 1724a 3151334i bk11: 1668a 3151122i bk12: 1800a 3148106i bk13: 1800a 3146933i bk14: 1760a 3147692i bk15: 1848a 3146293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.144957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125897 n_act=4883 n_pre=4867 n_req=9476 n_rd=27204 n_write=5945 bw_util=0.02092
n_activity=180885 dram_eff=0.3665
bk0: 1832a 3146898i bk1: 1664a 3148489i bk2: 1640a 3149744i bk3: 1712a 3149957i bk4: 1704a 3147694i bk5: 1724a 3148847i bk6: 1596a 3150022i bk7: 1712a 3147295i bk8: 1604a 3149184i bk9: 1588a 3152163i bk10: 1668a 3150899i bk11: 1676a 3150349i bk12: 1784a 3147666i bk13: 1736a 3147889i bk14: 1784a 3148097i bk15: 1780a 3147430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125401 n_act=4883 n_pre=4867 n_req=9636 n_rd=27552 n_write=6093 bw_util=0.02124
n_activity=183295 dram_eff=0.3671
bk0: 1740a 3148473i bk1: 1664a 3149583i bk2: 1656a 3150183i bk3: 1688a 3149693i bk4: 1780a 3147572i bk5: 1612a 3149711i bk6: 1664a 3149011i bk7: 1752a 3147882i bk8: 1784a 3147218i bk9: 1612a 3149870i bk10: 1612a 3150653i bk11: 1692a 3148122i bk12: 1804a 3148531i bk13: 1796a 3147156i bk14: 1732a 3147428i bk15: 1964a 3144395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3124394 n_act=5023 n_pre=5007 n_req=9820 n_rd=28156 n_write=6216 bw_util=0.02169
n_activity=187242 dram_eff=0.3671
bk0: 1812a 3149972i bk1: 1872a 3147213i bk2: 1744a 3148398i bk3: 1672a 3149207i bk4: 1608a 3150488i bk5: 1640a 3148550i bk6: 1800a 3146685i bk7: 1832a 3148095i bk8: 1728a 3148082i bk9: 1700a 3148168i bk10: 1760a 3147854i bk11: 1704a 3150314i bk12: 1780a 3148581i bk13: 1864a 3146569i bk14: 1804a 3146689i bk15: 1836a 3145626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125500 n_act=4866 n_pre=4850 n_req=9580 n_rd=27560 n_write=6020 bw_util=0.02119
n_activity=181886 dram_eff=0.3692
bk0: 1580a 3152394i bk1: 1696a 3148834i bk2: 1736a 3148641i bk3: 1648a 3149832i bk4: 1752a 3148073i bk5: 1828a 3148288i bk6: 1692a 3149480i bk7: 1688a 3149482i bk8: 1672a 3148550i bk9: 1728a 3148732i bk10: 1636a 3150547i bk11: 1720a 3147988i bk12: 1812a 3147358i bk13: 1796a 3146709i bk14: 1884a 3145742i bk15: 1692a 3148245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125453 n_act=4922 n_pre=4906 n_req=9653 n_rd=27468 n_write=6047 bw_util=0.02115
n_activity=183455 dram_eff=0.3654
bk0: 1708a 3149035i bk1: 1740a 3150816i bk2: 1756a 3148449i bk3: 1680a 3149708i bk4: 1704a 3148603i bk5: 1640a 3149049i bk6: 1620a 3150377i bk7: 1788a 3147558i bk8: 1704a 3148793i bk9: 1632a 3149976i bk10: 1724a 3149388i bk11: 1580a 3149586i bk12: 1820a 3147649i bk13: 1816a 3147323i bk14: 1792a 3148231i bk15: 1764a 3146732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137046
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3126394 n_act=4771 n_pre=4755 n_req=9398 n_rd=27092 n_write=5784 bw_util=0.02075
n_activity=177742 dram_eff=0.3699
bk0: 1716a 3149616i bk1: 1752a 3147374i bk2: 1596a 3151698i bk3: 1484a 3152704i bk4: 1716a 3147829i bk5: 1764a 3148210i bk6: 1720a 3150153i bk7: 1712a 3149879i bk8: 1512a 3150130i bk9: 1644a 3150278i bk10: 1696a 3148398i bk11: 1628a 3150674i bk12: 1792a 3147055i bk13: 1800a 3146412i bk14: 1816a 3148112i bk15: 1744a 3146442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3168796 n_nop=3125835 n_act=4886 n_pre=4870 n_req=9490 n_rd=27280 n_write=5925 bw_util=0.02096
n_activity=183081 dram_eff=0.3627
bk0: 1724a 3148814i bk1: 1740a 3149254i bk2: 1604a 3151562i bk3: 1712a 3150795i bk4: 1660a 3149761i bk5: 1632a 3148974i bk6: 1704a 3148842i bk7: 1856a 3146929i bk8: 1612a 3149267i bk9: 1756a 3149046i bk10: 1660a 3150434i bk11: 1536a 3152111i bk12: 1668a 3149295i bk13: 1780a 3147860i bk14: 1772a 3146885i bk15: 1864a 3146569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3362, Miss_rate = 0.059, Pending_hits = 683, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3521, Miss_rate = 0.061, Pending_hits = 666, Reservation_fails = 2
L2_cache_bank[2]: Access = 56961, Miss = 3359, Miss_rate = 0.059, Pending_hits = 655, Reservation_fails = 3
L2_cache_bank[3]: Access = 57114, Miss = 3405, Miss_rate = 0.060, Pending_hits = 659, Reservation_fails = 1
L2_cache_bank[4]: Access = 56785, Miss = 3369, Miss_rate = 0.059, Pending_hits = 658, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3509, Miss_rate = 0.061, Pending_hits = 679, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3508, Miss_rate = 0.061, Pending_hits = 676, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3363, Miss_rate = 0.059, Pending_hits = 656, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3403, Miss_rate = 0.059, Pending_hits = 690, Reservation_fails = 2
L2_cache_bank[9]: Access = 57604, Miss = 3398, Miss_rate = 0.059, Pending_hits = 674, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3443, Miss_rate = 0.060, Pending_hits = 667, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3445, Miss_rate = 0.060, Pending_hits = 690, Reservation_fails = 4
L2_cache_bank[12]: Access = 57590, Miss = 3509, Miss_rate = 0.061, Pending_hits = 683, Reservation_fails = 0
L2_cache_bank[13]: Access = 58054, Miss = 3530, Miss_rate = 0.061, Pending_hits = 667, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3441, Miss_rate = 0.060, Pending_hits = 653, Reservation_fails = 4
L2_cache_bank[15]: Access = 57214, Miss = 3449, Miss_rate = 0.060, Pending_hits = 649, Reservation_fails = 3
L2_cache_bank[16]: Access = 70240, Miss = 3457, Miss_rate = 0.049, Pending_hits = 773, Reservation_fails = 3
L2_cache_bank[17]: Access = 56879, Miss = 3410, Miss_rate = 0.060, Pending_hits = 657, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3391, Miss_rate = 0.060, Pending_hits = 653, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3382, Miss_rate = 0.060, Pending_hits = 656, Reservation_fails = 5
L2_cache_bank[20]: Access = 56661, Miss = 3351, Miss_rate = 0.059, Pending_hits = 648, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3469, Miss_rate = 0.061, Pending_hits = 645, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75474
L2_total_cache_miss_rate = 0.0593
L2_total_cache_pending_hits = 14737
L2_total_cache_reservation_fails = 40
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9441
	minimum = 6
	maximum = 1302
Network latency average = 35.659
	minimum = 6
	maximum = 952
Slowest packet = 834539
Flit latency average = 30.2047
	minimum = 6
	maximum = 952
Slowest flit = 1296907
Fragmentation average = 0.0624879
	minimum = 0
	maximum = 415
Injected packet rate average = 0.13482
	minimum = 0.113612 (at node 3)
	maximum = 0.154908 (at node 41)
Accepted packet rate average = 0.13482
	minimum = 0.113612 (at node 3)
	maximum = 0.154908 (at node 41)
Injected flit rate average = 0.227236
	minimum = 0.149819 (at node 3)
	maximum = 0.321465 (at node 37)
Accepted flit rate average= 0.227236
	minimum = 0.199519 (at node 46)
	maximum = 0.262708 (at node 9)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.8437 (13 samples)
	minimum = 6 (13 samples)
	maximum = 288.923 (13 samples)
Network latency average = 15.8015 (13 samples)
	minimum = 6 (13 samples)
	maximum = 219 (13 samples)
Flit latency average = 16.2052 (13 samples)
	minimum = 6 (13 samples)
	maximum = 218.231 (13 samples)
Fragmentation average = 0.00495712 (13 samples)
	minimum = 0 (13 samples)
	maximum = 50.3077 (13 samples)
Injected packet rate average = 0.0333921 (13 samples)
	minimum = 0.0271453 (13 samples)
	maximum = 0.0867195 (13 samples)
Accepted packet rate average = 0.0333921 (13 samples)
	minimum = 0.0271453 (13 samples)
	maximum = 0.0867195 (13 samples)
Injected flit rate average = 0.0520583 (13 samples)
	minimum = 0.0351066 (13 samples)
	maximum = 0.116512 (13 samples)
Accepted flit rate average = 0.0520583 (13 samples)
	minimum = 0.0409458 (13 samples)
	maximum = 0.156158 (13 samples)
Injected packet size average = 1.559 (13 samples)
Accepted packet size average = 1.559 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 47 sec (1907 sec)
gpgpu_simulation_rate = 34957 (inst/sec)
gpgpu_simulation_rate = 2426 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15264
gpu_sim_insn = 5472444
gpu_ipc =     358.5197
gpu_tot_sim_cycle = 4864883
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      14.8281
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 565582
gpu_stall_icnt2sh    = 1995038
partiton_reqs_in_parallel = 335665
partiton_reqs_in_parallel_total    = 36978683
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =       7.6701
partiton_reqs_in_parallel_util = 335665
partiton_reqs_in_parallel_util_total    = 36978683
gpu_sim_cycle_parition_util = 15264
gpu_tot_sim_cycle_parition_util    = 1706539
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.6717
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     253.6950 GB/Sec
L2_BW_total  =      25.5992 GB/Sec
gpu_total_sim_rate=36729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545921
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3248, 3980, 3943, 3992, 3753, 3115, 3419, 3362, 3578, 3225, 3571, 3345, 3786, 3664, 3694, 3368, 2929, 3064, 3079, 3140, 3448, 3025, 3429, 3290, 2641, 2822, 3306, 2866, 3111, 3506, 3403, 2646, 2912, 3174, 3247, 2526, 2669, 3192, 2929, 2937, 2816, 2999, 2786, 2996, 3131, 3043, 2696, 2264, 2886, 2938, 2902, 2759, 2620, 2265, 2500, 2760, 2467, 2635, 2822, 2925, 2741, 2715, 2499, 2651, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3475322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3458828
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11608
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5203377	W0_Idle:42360204	W0_Scoreboard:43219318	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 377 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 4864882 
mrq_lat_table:71817 	1971 	2064 	14809 	8216 	2997 	2165 	2402 	2635 	1136 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075815 	214878 	9533 	5133 	2347 	766 	2594 	801 	501 	1209 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	311774 	40368 	408670 	234903 	173527 	123423 	7726 	3174 	2447 	1949 	689 	2611 	776 	498 	1209 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	337254 	187392 	338071 	18646 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	337958 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1143 	207 	129 	45 	19 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        17        16        16        16        16        30        30        35        28        16        16        16        26 
dram[1]:        32        21        16        16        16        16        17        16        29        30        27        22        16        16        16        31 
dram[2]:        16        16        16        16        16        16        16        16        29        26        16        17        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        24        39        29        16        16        20        16 
dram[4]:        16        16        16        16        16        16        16        16        18        21        46        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        44        42        42        16        28        16 
dram[6]:        32        16        16        16        16        16        17        16        30        30        41        26        16        16        16        16 
dram[7]:        16        16        18        16        16        15        16        16        30        16        31        25        18        16        16        16 
dram[8]:        16        25        16        16        15        15        17        16        30        30        28        19        87        19        16        16 
dram[9]:        16        16        16        16        15        15        16        16        34        27        43        46        25        16        16        31 
dram[10]:        16        16        16        16        17        16        16        16        33        33        18        17        16        21        16        16 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.934375  1.929204  1.810289  2.036101  1.971014  1.984894  2.017544  1.967105  2.057432  2.048544  2.091525  2.135761  2.054545  2.055249  1.960784  2.129129 
dram[1]:  1.900568  1.918182  1.924658  1.907895  1.952381  1.902439  1.985240  2.037415  2.056250  2.178082  2.140288  2.230769  1.993846  1.996942  2.000000  2.064706 
dram[2]:  1.932749  2.016447  1.945652  2.013289  1.848101  1.848943  1.992780  2.006644  2.125850  2.200758  2.120141  2.142405  1.961877  2.123839  2.082803  2.053892 
dram[3]:  1.990741  1.868167  1.983333  1.912281  1.938462  1.975945  1.919003  1.883871  2.116838  2.136364  2.188552  2.255396  2.056716  2.000000  1.959885  2.074928 
dram[4]:  1.885559  1.906542  1.841936  1.917492  1.993333  1.962457  1.932384  2.023102  2.261364  2.216730  2.093960  2.128814  2.145062  2.030120  2.039634  2.064615 
dram[5]:  1.927711  1.996655  1.831169  2.042705  2.113014  2.166667  1.965035  2.057432  2.118380  2.089965  2.157895  2.165049  2.102102  2.125392  1.979105  2.095628 
dram[6]:  1.948949  1.894737  1.897196  2.000000  1.926056  1.979021  1.943218  2.097643  2.223729  2.089109  2.058461  2.256318  2.021148  2.089337  2.052174  2.110119 
dram[7]:  1.936667  1.993750  1.885093  2.014085  2.061856  1.968652  2.082143  2.050725  2.057047  2.054662  2.152778  2.138158  2.000000  2.149847  2.083815  2.161616 
dram[8]:  1.993671  1.937695  1.958333  1.878289  1.893891  1.858553  2.078358  1.959119  2.239286  2.200000  2.138710  2.260377  2.527536  1.980114  2.039275  2.000000 
dram[9]:  2.016077  1.897661  1.974910  1.952569  1.862620  1.986799  2.132353  2.097122  2.205426  2.267399  2.197232  2.080808  2.020649  2.046921  2.035714  2.121875 
dram[10]:  1.981250  1.927928  1.928315  1.962069  1.971326  1.850993  1.925926  2.125000  2.077966  2.047022  2.083612  2.131387  2.138983  2.123839  2.017544  2.039437 
average row locality = 110271/54279 = 2.031559
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       443       413       422       402       466       425       430       418       441       425       430       467       493       458       476 
dram[1]:       461       453       414       423       421       407       397       430       443       425       412       435       433       447       456       466 
dram[2]:       459       431       401       443       428       445       418       441       421       419       421       462       447       476       448       467 
dram[3]:       459       416       443       408       456       421       433       422       427       397       447       433       466       466       456       478 
dram[4]:       473       429       416       432       426       431       399       428       411       407       433       435       462       450       462       461 
dram[5]:       450       431       420       426       445       403       416       438       456       413       419       439       467       465       449       507 
dram[6]:       469       484       441       425       402       410       450       458       442       435       456       442       461       482       467       475 
dram[7]:       411       440       441       416       438       457       423       422       428       442       425       446       469       465       487       439 
dram[8]:       443       448       445       426       426       410       405       447       436       418       447       411       472       470       464       457 
dram[9]:       445       453       404       375       429       441       430       428       389       422       440       423       464       466       470       452 
dram[10]:       446       450       402       432       415       408       426       464       414       450       431       400       433       461       459       482 
total reads: 77195
bank skew: 507/375 = 1.35
chip skew: 7199/6923 = 1.04
number of total write accesses:
dram[0]:       187       211       150       142       142       191       150       168       191       192       192       215       211       251       242       233 
dram[1]:       208       180       148       157       153       139       141       169       215       211       183       203       215       206       202       236 
dram[2]:       202       182       136       163       156       167       134       163       204       162       179       215       222       210       206       219 
dram[3]:       186       165       152       137       174       154       183       162       189       167       203       194       223       234       228       242 
dram[4]:       219       183       155       149       172       144       144       185       186       176       191       193       233       224       207       210 
dram[5]:       190       166       144       148       172       143       146       171       224       191       196       230       233       213       214       260 
dram[6]:       180       200       168       159       145       156       166       165       214       198       213       183       208       243       241       234 
dram[7]:       170       198       166       156       162       171       160       144       185       197       195       204       213       238       234       203 
dram[8]:       187       174       166       145       163       155       152       176       191       187       216       188       400       227       211       227 
dram[9]:       182       196       147       119       154       161       150       155       180       197       195       195       221       232       214       227 
dram[10]:       188       192       136       137       135       151       146       199       199       203       192       184       198       225       231       242 
total reads: 33076
bank skew: 400/119 = 3.36
chip skew: 3165/2920 = 1.08
average mf latency per bank:
dram[0]:       4195      4536      4079      4047      4970      3713      4859      4617      4860      5207      5063      5654      4296      4206      3437      4558
dram[1]:       4187      4305      3896      3921      3652      4566      4773      4033      5292      5111      5027      5372      4110      3738      3415      3447
dram[2]:       4202      4364      4975      4360      3550      4708      5891      4244      4914      6571      4615      4449      3329      3580      4114      4879
dram[3]:       5094      3435      4543      4158      3711      4401      4852      3970      5029      4390      4920      5216      3495      3764      4015      4444
dram[4]:       3755      3443      4482      3526      3755      4738      5458      4252      5111      5104      5186      4577      4061      3434      4672      4647
dram[5]:       3980      4082      4156      5029      4983      3941      4376      4175      5192      5045      5241      5435      3897      3656      5220      4250
dram[6]:       4251      3645      4045      4885      3561      4480      4453      4882      4829      5785      4278      6031      4224      4043      4595      3950
dram[7]:       4251      2959      3889      4684      4844      4407      4787      5567      4494      5811      5495      5434      3775      4110      4269      3842
dram[8]:       3862      4329      4142      4279      4034      4751      5534      4287      5696      4818      4857      4342      8515      3977      4514      3423
dram[9]:       5633      4408      4615      4758      4756      4234      4580      4832      5278      5785      5044      4496      3707      3405      5021      3477
dram[10]:       3532      4893      4237      4618      5317      4655      6403      4049      4991      4914      5218      4544      3974      3232      4507      3729
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3152371 n_act=5028 n_pre=5012 n_req=10109 n_rd=28164 n_write=6563 bw_util=0.02172
n_activity=188271 dram_eff=0.3689
bk0: 1728a 3177507i bk1: 1772a 3175670i bk2: 1652a 3177743i bk3: 1688a 3177488i bk4: 1608a 3177283i bk5: 1864a 3174785i bk6: 1700a 3177241i bk7: 1720a 3177725i bk8: 1672a 3177251i bk9: 1764a 3177690i bk10: 1700a 3176988i bk11: 1720a 3176929i bk12: 1868a 3175086i bk13: 1972a 3173416i bk14: 1832a 3174045i bk15: 1904a 3174561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3153306 n_act=4921 n_pre=4905 n_req=9889 n_rd=27692 n_write=6314 bw_util=0.02127
n_activity=186039 dram_eff=0.3656
bk0: 1844a 3176429i bk1: 1812a 3176313i bk2: 1656a 3178955i bk3: 1692a 3177106i bk4: 1684a 3179140i bk5: 1628a 3178154i bk6: 1588a 3178840i bk7: 1720a 3176819i bk8: 1772a 3175966i bk9: 1700a 3177011i bk10: 1648a 3180844i bk11: 1740a 3178144i bk12: 1732a 3176165i bk13: 1788a 3176030i bk14: 1824a 3176149i bk15: 1864a 3174631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3153103 n_act=4917 n_pre=4901 n_req=9947 n_rd=28108 n_write=6109 bw_util=0.0214
n_activity=187190 dram_eff=0.3656
bk0: 1836a 3176991i bk1: 1724a 3177844i bk2: 1604a 3178079i bk3: 1772a 3177295i bk4: 1712a 3177480i bk5: 1780a 3175612i bk6: 1672a 3178232i bk7: 1764a 3175980i bk8: 1684a 3176918i bk9: 1676a 3176690i bk10: 1684a 3178317i bk11: 1848a 3176485i bk12: 1788a 3176273i bk13: 1904a 3175927i bk14: 1792a 3176303i bk15: 1868a 3175303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3152778 n_act=4978 n_pre=4962 n_req=10021 n_rd=28112 n_write=6308 bw_util=0.02153
n_activity=188377 dram_eff=0.3654
bk0: 1836a 3175967i bk1: 1664a 3178643i bk2: 1772a 3177021i bk3: 1632a 3178368i bk4: 1824a 3176369i bk5: 1684a 3177109i bk6: 1732a 3176341i bk7: 1688a 3176261i bk8: 1708a 3177386i bk9: 1588a 3180283i bk10: 1788a 3179080i bk11: 1732a 3178959i bk12: 1864a 3175947i bk13: 1864a 3174812i bk14: 1824a 3175425i bk15: 1912a 3174044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3153240 n_act=4907 n_pre=4891 n_req=9926 n_rd=27820 n_write=6280 bw_util=0.02133
n_activity=186236 dram_eff=0.3662
bk0: 1892a 3174697i bk1: 1716a 3176441i bk2: 1664a 3177902i bk3: 1728a 3178150i bk4: 1704a 3176032i bk5: 1724a 3177188i bk6: 1596a 3178365i bk7: 1712a 3175640i bk8: 1644a 3177075i bk9: 1628a 3179945i bk10: 1732a 3178588i bk11: 1740a 3178025i bk12: 1848a 3175488i bk13: 1800a 3175667i bk14: 1848a 3175910i bk15: 1844a 3175293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3152747 n_act=4903 n_pre=4887 n_req=10085 n_rd=28176 n_write=6425 bw_util=0.02164
n_activity=188635 dram_eff=0.3669
bk0: 1800a 3176336i bk1: 1724a 3177441i bk2: 1680a 3178338i bk3: 1704a 3177889i bk4: 1780a 3175912i bk5: 1612a 3178052i bk6: 1664a 3177354i bk7: 1752a 3176190i bk8: 1824a 3175129i bk9: 1652a 3177755i bk10: 1676a 3178378i bk11: 1756a 3175942i bk12: 1868a 3176267i bk13: 1860a 3175025i bk14: 1796a 3175171i bk15: 2028a 3172279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3151702 n_act=5050 n_pre=5034 n_req=10272 n_rd=28796 n_write=6556 bw_util=0.02211
n_activity=192746 dram_eff=0.3668
bk0: 1876a 3177779i bk1: 1936a 3175030i bk2: 1764a 3176501i bk3: 1700a 3177304i bk4: 1608a 3178790i bk5: 1640a 3176858i bk6: 1800a 3175016i bk7: 1832a 3176401i bk8: 1768a 3175948i bk9: 1740a 3175972i bk10: 1824a 3175582i bk11: 1768a 3178032i bk12: 1844a 3176451i bk13: 1928a 3174405i bk14: 1868a 3174495i bk15: 1900a 3173503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163492
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3152749 n_act=4904 n_pre=4888 n_req=10045 n_rd=28196 n_write=6401 bw_util=0.02164
n_activity=187661 dram_eff=0.3687
bk0: 1644a 3180153i bk1: 1760a 3176588i bk2: 1764a 3176642i bk3: 1664a 3177855i bk4: 1752a 3176374i bk5: 1828a 3176595i bk6: 1692a 3177783i bk7: 1688a 3177780i bk8: 1712a 3176370i bk9: 1768a 3176576i bk10: 1700a 3178176i bk11: 1784a 3175751i bk12: 1876a 3175197i bk13: 1860a 3174618i bk14: 1948a 3173685i bk15: 1756a 3176127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164056
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3152657 n_act=4954 n_pre=4938 n_req=10190 n_rd=28100 n_write=6489 bw_util=0.02164
n_activity=189708 dram_eff=0.3647
bk0: 1772a 3176992i bk1: 1792a 3178762i bk2: 1780a 3176596i bk3: 1704a 3177710i bk4: 1704a 3176932i bk5: 1640a 3177376i bk6: 1620a 3178713i bk7: 1788a 3175865i bk8: 1744a 3176430i bk9: 1672a 3177669i bk10: 1788a 3177250i bk11: 1644a 3177450i bk12: 1888a 3175460i bk13: 1880a 3175136i bk14: 1856a 3176215i bk15: 1828a 3174693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3153675 n_act=4804 n_pre=4788 n_req=9856 n_rd=27724 n_write=6147 bw_util=0.02119
n_activity=183491 dram_eff=0.3692
bk0: 1780a 3177461i bk1: 1812a 3175312i bk2: 1616a 3179786i bk3: 1500a 3180902i bk4: 1716a 3176131i bk5: 1764a 3176547i bk6: 1720a 3178465i bk7: 1712a 3178220i bk8: 1556a 3177968i bk9: 1688a 3178018i bk10: 1760a 3176153i bk11: 1692a 3178452i bk12: 1856a 3174879i bk13: 1864a 3174334i bk14: 1880a 3175998i bk15: 1808a 3174184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3197138 n_nop=3153167 n_act=4914 n_pre=4898 n_req=9931 n_rd=27892 n_write=6267 bw_util=0.02137
n_activity=188444 dram_eff=0.3625
bk0: 1784a 3176674i bk1: 1800a 3177122i bk2: 1608a 3179834i bk3: 1728a 3178900i bk4: 1660a 3178066i bk5: 1632a 3177267i bk6: 1704a 3177183i bk7: 1856a 3175230i bk8: 1656a 3177098i bk9: 1800a 3176853i bk10: 1724a 3178225i bk11: 1600a 3179946i bk12: 1732a 3177196i bk13: 1844a 3175590i bk14: 1836a 3174780i bk15: 1928a 3174398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3440, Miss_rate = 0.059, Pending_hits = 741, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3601, Miss_rate = 0.061, Pending_hits = 728, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3437, Miss_rate = 0.059, Pending_hits = 719, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3486, Miss_rate = 0.059, Pending_hits = 725, Reservation_fails = 2
L2_cache_bank[4]: Access = 58273, Miss = 3443, Miss_rate = 0.059, Pending_hits = 723, Reservation_fails = 4
L2_cache_bank[5]: Access = 59175, Miss = 3584, Miss_rate = 0.061, Pending_hits = 740, Reservation_fails = 6
L2_cache_bank[6]: Access = 59423, Miss = 3587, Miss_rate = 0.060, Pending_hits = 744, Reservation_fails = 7
L2_cache_bank[7]: Access = 58618, Miss = 3441, Miss_rate = 0.059, Pending_hits = 715, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3482, Miss_rate = 0.059, Pending_hits = 757, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3473, Miss_rate = 0.059, Pending_hits = 736, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3522, Miss_rate = 0.060, Pending_hits = 732, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3522, Miss_rate = 0.059, Pending_hits = 749, Reservation_fails = 4
L2_cache_bank[12]: Access = 59078, Miss = 3588, Miss_rate = 0.061, Pending_hits = 740, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3611, Miss_rate = 0.061, Pending_hits = 726, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3522, Miss_rate = 0.060, Pending_hits = 711, Reservation_fails = 8
L2_cache_bank[15]: Access = 58698, Miss = 3527, Miss_rate = 0.060, Pending_hits = 713, Reservation_fails = 6
L2_cache_bank[16]: Access = 79893, Miss = 3538, Miss_rate = 0.044, Pending_hits = 913, Reservation_fails = 5
L2_cache_bank[17]: Access = 58355, Miss = 3487, Miss_rate = 0.060, Pending_hits = 717, Reservation_fails = 4
L2_cache_bank[18]: Access = 58348, Miss = 3471, Miss_rate = 0.059, Pending_hits = 712, Reservation_fails = 4
L2_cache_bank[19]: Access = 58074, Miss = 3460, Miss_rate = 0.060, Pending_hits = 718, Reservation_fails = 12
L2_cache_bank[20]: Access = 58145, Miss = 3426, Miss_rate = 0.059, Pending_hits = 707, Reservation_fails = 4
L2_cache_bank[21]: Access = 58642, Miss = 3547, Miss_rate = 0.060, Pending_hits = 703, Reservation_fails = 4
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77195
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 16169
L2_total_cache_reservation_fails = 105
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 809094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58491
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.0298
	minimum = 6
	maximum = 929
Network latency average = 43.721
	minimum = 6
	maximum = 596
Slowest packet = 2549844
Flit latency average = 52.426
	minimum = 6
	maximum = 595
Slowest flit = 4169551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535347
	minimum = 0.0445522 (at node 4)
	maximum = 0.316222 (at node 44)
Accepted packet rate average = 0.0535347
	minimum = 0.0445522 (at node 4)
	maximum = 0.316222 (at node 44)
Injected flit rate average = 0.080302
	minimum = 0.0604075 (at node 45)
	maximum = 0.328376 (at node 44)
Accepted flit rate average= 0.080302
	minimum = 0.0534626 (at node 4)
	maximum = 0.620291 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9285 (14 samples)
	minimum = 6 (14 samples)
	maximum = 334.643 (14 samples)
Network latency average = 17.7958 (14 samples)
	minimum = 6 (14 samples)
	maximum = 245.929 (14 samples)
Flit latency average = 18.7924 (14 samples)
	minimum = 6 (14 samples)
	maximum = 245.143 (14 samples)
Fragmentation average = 0.00460304 (14 samples)
	minimum = 0 (14 samples)
	maximum = 46.7143 (14 samples)
Injected packet rate average = 0.0348308 (14 samples)
	minimum = 0.0283886 (14 samples)
	maximum = 0.103113 (14 samples)
Accepted packet rate average = 0.0348308 (14 samples)
	minimum = 0.0283886 (14 samples)
	maximum = 0.103113 (14 samples)
Injected flit rate average = 0.0540757 (14 samples)
	minimum = 0.0369139 (14 samples)
	maximum = 0.131645 (14 samples)
Accepted flit rate average = 0.0540757 (14 samples)
	minimum = 0.0418399 (14 samples)
	maximum = 0.18931 (14 samples)
Injected packet size average = 1.55252 (14 samples)
Accepted packet size average = 1.55252 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 44 sec (1964 sec)
gpgpu_simulation_rate = 36729 (inst/sec)
gpgpu_simulation_rate = 2477 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 305572
gpu_sim_insn = 17757560
gpu_ipc =      58.1125
gpu_tot_sim_cycle = 5397677
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      16.6543
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2333968
gpu_stall_icnt2sh    = 7519713
partiton_reqs_in_parallel = 4954198
partiton_reqs_in_parallel_total    = 37314348
partiton_level_parallism =      16.2129
partiton_level_parallism_total  =       7.8309
partiton_reqs_in_parallel_util = 4954198
partiton_reqs_in_parallel_util_total    = 37314348
gpu_sim_cycle_parition_util = 305119
gpu_tot_sim_cycle_parition_util    = 1721803
partiton_level_parallism_util =      16.2369
partiton_level_parallism_util_total  =      20.8536
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     611.2019 GB/Sec
L2_BW_total  =      57.6736 GB/Sec
gpu_total_sim_rate=25676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619478
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4791, 5245, 5239, 5330, 5272, 4524, 4786, 4705, 4976, 4665, 4901, 4796, 5160, 4934, 5039, 4716, 4271, 4425, 4494, 4561, 4773, 4475, 4803, 4690, 3967, 4221, 4674, 4252, 4388, 4873, 4963, 4023, 4126, 4340, 4385, 3691, 3674, 4252, 4059, 4053, 3910, 4058, 3810, 4076, 4151, 4220, 3825, 3422, 3851, 4112, 3973, 3929, 3755, 3467, 3602, 3994, 3549, 3790, 3930, 4122, 3959, 3701, 3768, 3780, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11084719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11044524
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35309
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16668013	W0_Idle:42524503	W0_Scoreboard:46535825	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 408 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 5397639 
mrq_lat_table:152059 	3500 	3394 	26051 	17306 	4879 	3528 	4870 	5334 	2232 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2468108 	756684 	16387 	10667 	6460 	5693 	9877 	4775 	4132 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	329874 	87632 	1243032 	755090 	362299 	433461 	30436 	5930 	5924 	5350 	5485 	9714 	4605 	4118 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	498184 	584172 	1086419 	76169 	1585 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	943375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1234 	636 	181 	80 	24 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        33        16        17        16        16        16        16        30        30        35        45        41        46        44        26 
dram[1]:        32        21        17        23        16        16        17        16        29        30        27        45        43        44        45        31 
dram[2]:        42        41        16        16        16        16        16        16        29        29        45        42        37        46        45        44 
dram[3]:        45        38        16        16        17        16        16        16        30        24        39        42        47        45        28        37 
dram[4]:        42        37        19        16        16        16        16        16        30        21        46        30        46        33        45        45 
dram[5]:        43        42        21        16        16        16        16        16        30        30        44        42        42        45        28        44 
dram[6]:        32        39        16        23        16        16        17        16        30        30        41        26        44        44        46        46 
dram[7]:        39        49        18        16        16        16        16        16        30        30        31        43        20        45        43        44 
dram[8]:        45        25        16        16        15        15        17        16        30        30        28        43        87        19        45        43 
dram[9]:        33        39        16        16        15        16        16        16        34        27        43        46        25        43        45        31 
dram[10]:        42        43        16        16        17        16        16        16        33        33        45        42        44        21        43        20 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.723951  1.707285  1.671091  1.755418  1.781297  1.738095  1.803951  1.787535  1.709677  1.785714  1.820155  1.832579  1.788387  1.795062  1.746287  1.838875 
dram[1]:  1.693005  1.681579  1.687211  1.669107  1.732044  1.697842  1.767204  1.762102  1.795858  1.806034  1.818035  1.860394  1.730721  1.762581  1.779597  1.804756 
dram[2]:  1.692683  1.732977  1.676876  1.709352  1.687328  1.704167  1.778626  1.870149  1.776968  1.781955  1.811527  1.838124  1.756161  1.795000  1.754119  1.748175 
dram[3]:  1.688158  1.665779  1.726753  1.725758  1.742574  1.766382  1.765988  1.729614  1.754190  1.769461  1.917417  1.854766  1.791938  1.754279  1.780856  1.829049 
dram[4]:  1.706422  1.668865  1.693452  1.695087  1.720386  1.717949  1.790592  1.821478  1.853881  1.811765  1.775660  1.804949  1.782390  1.764631  1.739777  1.741148 
dram[5]:  1.739917  1.740638  1.680945  1.773212  1.816541  1.792835  1.789244  1.788269  1.828530  1.793846  1.795588  1.812052  1.837945  1.847411  1.748157  1.792161 
dram[6]:  1.729551  1.675573  1.665742  1.691977  1.727273  1.758671  1.751366  1.816298  1.868580  1.800000  1.762363  1.830303  1.758883  1.780702  1.766833  1.813924 
dram[7]:  1.653793  1.729730  1.688889  1.728739  1.735294  1.751043  1.830585  1.801439  1.806835  1.790015  1.841538  1.786567  1.719603  1.790281  1.794404  1.781866 
dram[8]:  1.732962  1.704301  1.719373  1.647887  1.719274  1.699725  1.776034  1.775281  1.855814  1.856913  1.812592  1.811263  1.966625  1.735183  1.779725  1.747826 
dram[9]:  1.746499  1.705729  1.710059  1.695364  1.695035  1.779390  1.847731  1.816839  1.819018  1.919380  1.812500  1.788580  1.784713  1.723204  1.778894  1.808861 
dram[10]:  1.717421  1.696570  1.637931  1.725460  1.772321  1.682540  1.748954  1.862801  1.845801  1.849112  1.839314  1.826772  1.775064  1.769912  1.768448  1.794554 
average row locality = 223242/126446 = 1.765513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       906       913       847       860       862       933       879       897       858       859       837       851       970       994       956       989 
dram[1]:       923       925       835       853       901       870       873       904       868       870       822       871       936       951       971       977 
dram[2]:       958       914       835       880       893       902       870       911       852       855       842       871       932       989       951       980 
dram[3]:       925       898       897       854       899       892       880       881       878       841       895       870       958       976       960       971 
dram[4]:       931       901       855       880       894       885       862       914       847       858       865       871       967       953       969       980 
dram[5]:       904       902       857       869       883       854       890       900       882       826       855       877       960       956       972      1021 
dram[6]:       940       948       887       874       855       877       927       941       868       856       898       870       963       976       962       980 
dram[7]:       869       910       895       867       903       919       887       901       859       865       852       857       964       963      1005       941 
dram[8]:       901       918       883       878       890       884       884       908       861       837       875       835       971       960       976       966 
dram[9]:       905       930       850       792       873       895       908       888       826       859       872       834       966       987       972       970 
dram[10]:       902       920       856       862       875       861       908       932       844       881       846       824       947       961       949       987 
total reads: 158699
bank skew: 1021/792 = 1.29
chip skew: 14622/14327 = 1.02
number of total write accesses:
dram[0]:       368       376       286       274       319       381       308       365       361       341       337       364       416       460       455       449 
dram[1]:       384       353       260       287       353       310       334       370       346       387       307       355       433       415       442       465 
dram[2]:       430       384       260       308       332       325       295       342       367       330       321       344       422       447       433       457 
dram[3]:       358       353       310       285       333       348       335       328       378       341       382       356       420       459       454       452 
dram[4]:       371       364       283       293       355       321       318       392       371       374       346       369       450       434       435       446 
dram[5]:       347       353       281       296       325       297       341       350       387       340       366       386       435       400       451       488 
dram[6]:       371       369       314       307       304       340       355       374       369       350       385       338       423       445       455       453 
dram[7]:       330       370       321       312       336       340       334       351       357       354       345       340       422       437       470       415 
dram[8]:       345       350       324       292       341       350       361       356       336       318       363       355       620       416       446       441 
dram[9]:       342       380       306       232       322       331       354       342       360       379       346       325       435       476       444       459 
dram[10]:       350       366       284       263       316       305       346       385       365       369       333       336       434       439       441       463 
total reads: 64543
bank skew: 620/232 = 2.67
chip skew: 6014/5795 = 1.04
average mf latency per bank:
dram[0]:       5892      6122      6263      6189      6451      5779      6617      6434      6288      6726      6918      7263      5218      5080      4591      5143
dram[1]:       5860      5955      6335      6239      5626      6398      6517      6022      6954      6459      7301      6967      4978      4746      4462      4565
dram[2]:       5589      5962      6693      6104      5921      6312      7238      6382      6464      7253      6735      6628      4610      4666      5038      5097
dram[3]:       6409      5596      6151      6047      5850      6070      6860      6485      6279      6331      6735      7003      4676      4784      4849      4953
dram[4]:       5818      5535      6372      5793      5953      6455      7017      6165      6614      6462      7008      6606      5073      4744      5155      4999
dram[5]:       5897      5853      6305      6593      6755      6317      6362      6425      6710      6918      6933      7133      4948      5002      5295      4838
dram[6]:       5723      5688      6126      6641      6136      6335      6289      6451      6541      7089      6322      7498      5060      5044      5155      4951
dram[7]:       6092      5382      5972      6239      6465      6196      6612      6731      6361      6909      7258      7252      4755      5112      5074      5145
dram[8]:       6015      6102      5836      6103      5927      6429      6607      6289      6976      6678      6765      6581      7405      5182      5319      4779
dram[9]:       6788      5858      6025      6698      6445      6185      6163      6483      6448      6705      6773      6581      4734      4543      5382      4487
dram[10]:       5593      6339      5899      6475      6713      6676      7051      5935      6416      6518      6985      6650      4932      4721      5099      4618
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670038 n_act=11470 n_pre=11454 n_req=20271 n_rd=57644 n_write=13933 bw_util=0.03803
n_activity=407599 dram_eff=0.3512
bk0: 3624a 3723484i bk1: 3652a 3721684i bk2: 3388a 3724461i bk3: 3440a 3725141i bk4: 3448a 3721698i bk5: 3732a 3718985i bk6: 3516a 3722339i bk7: 3588a 3721591i bk8: 3432a 3721418i bk9: 3436a 3724233i bk10: 3348a 3724627i bk11: 3404a 3725104i bk12: 3880a 3718687i bk13: 3976a 3716835i bk14: 3824a 3717099i bk15: 3956a 3716794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670338 n_act=11500 n_pre=11484 n_req=20151 n_rd=57400 n_write=13817 bw_util=0.03784
n_activity=407916 dram_eff=0.3492
bk0: 3692a 3722730i bk1: 3700a 3721279i bk2: 3340a 3726378i bk3: 3412a 3723502i bk4: 3604a 3722547i bk5: 3480a 3722594i bk6: 3492a 3723278i bk7: 3616a 3720257i bk8: 3472a 3722668i bk9: 3480a 3722444i bk10: 3288a 3728415i bk11: 3484a 3725072i bk12: 3744a 3719224i bk13: 3804a 3718666i bk14: 3884a 3717827i bk15: 3908a 3717002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670008 n_act=11524 n_pre=11508 n_req=20232 n_rd=57740 n_write=13759 bw_util=0.03799
n_activity=409073 dram_eff=0.3496
bk0: 3832a 3719439i bk1: 3656a 3720644i bk2: 3340a 3725531i bk3: 3520a 3722739i bk4: 3572a 3721336i bk5: 3608a 3720236i bk6: 3480a 3723273i bk7: 3644a 3721112i bk8: 3408a 3721694i bk9: 3420a 3721069i bk10: 3368a 3724888i bk11: 3484a 3724435i bk12: 3728a 3719450i bk13: 3956a 3718271i bk14: 3804a 3719180i bk15: 3920a 3716053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3669654 n_act=11536 n_pre=11520 n_req=20367 n_rd=57900 n_write=13929 bw_util=0.03816
n_activity=410679 dram_eff=0.3498
bk0: 3700a 3721850i bk1: 3592a 3723788i bk2: 3588a 3722862i bk3: 3416a 3724050i bk4: 3596a 3721488i bk5: 3568a 3722489i bk6: 3520a 3722609i bk7: 3524a 3721109i bk8: 3512a 3722386i bk9: 3364a 3725586i bk10: 3580a 3725370i bk11: 3480a 3724682i bk12: 3832a 3719070i bk13: 3904a 3716943i bk14: 3840a 3718941i bk15: 3884a 3717060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3669541 n_act=11602 n_pre=11586 n_req=20354 n_rd=57728 n_write=14082 bw_util=0.03815
n_activity=408741 dram_eff=0.3514
bk0: 3724a 3721857i bk1: 3604a 3720795i bk2: 3420a 3723970i bk3: 3520a 3723413i bk4: 3576a 3719418i bk5: 3540a 3721248i bk6: 3448a 3722667i bk7: 3656a 3718495i bk8: 3388a 3721674i bk9: 3432a 3724461i bk10: 3460a 3724703i bk11: 3484a 3723941i bk12: 3868a 3718188i bk13: 3812a 3717743i bk14: 3876a 3717968i bk15: 3920a 3715918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670355 n_act=11338 n_pre=11322 n_req=20251 n_rd=57632 n_write=13892 bw_util=0.038
n_activity=408041 dram_eff=0.3506
bk0: 3616a 3721698i bk1: 3608a 3723439i bk2: 3428a 3725385i bk3: 3476a 3724564i bk4: 3532a 3721594i bk5: 3416a 3723609i bk6: 3560a 3721277i bk7: 3600a 3720129i bk8: 3528a 3721383i bk9: 3304a 3725052i bk10: 3420a 3723812i bk11: 3508a 3721556i bk12: 3840a 3719644i bk13: 3824a 3720376i bk14: 3888a 3717594i bk15: 4084a 3713462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258541
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3668544 n_act=11680 n_pre=11664 n_req=20574 n_rd=58488 n_write=14163 bw_util=0.0386
n_activity=415732 dram_eff=0.3495
bk0: 3760a 3722367i bk1: 3792a 3719552i bk2: 3548a 3723240i bk3: 3496a 3723929i bk4: 3420a 3723629i bk5: 3508a 3720409i bk6: 3708a 3719452i bk7: 3764a 3720121i bk8: 3472a 3721722i bk9: 3424a 3724202i bk10: 3592a 3721881i bk11: 3480a 3723525i bk12: 3852a 3719554i bk13: 3904a 3717781i bk14: 3848a 3717421i bk15: 3920a 3715137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253969
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3669821 n_act=11507 n_pre=11491 n_req=20291 n_rd=57828 n_write=13892 bw_util=0.0381
n_activity=410033 dram_eff=0.3498
bk0: 3476a 3727359i bk1: 3640a 3722038i bk2: 3580a 3722605i bk3: 3468a 3725321i bk4: 3612a 3720874i bk5: 3676a 3722522i bk6: 3548a 3723568i bk7: 3604a 3721770i bk8: 3436a 3723182i bk9: 3460a 3724577i bk10: 3408a 3725614i bk11: 3428a 3723088i bk12: 3856a 3717897i bk13: 3852a 3717314i bk14: 4020a 3715607i bk15: 3764a 3719010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24774
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3669731 n_act=11543 n_pre=11527 n_req=20441 n_rd=57708 n_write=14030 bw_util=0.03811
n_activity=409715 dram_eff=0.3502
bk0: 3604a 3722564i bk1: 3672a 3723488i bk2: 3532a 3722378i bk3: 3512a 3723981i bk4: 3560a 3720495i bk5: 3536a 3721495i bk6: 3536a 3721440i bk7: 3632a 3720625i bk8: 3444a 3722870i bk9: 3348a 3725431i bk10: 3500a 3723248i bk11: 3340a 3721883i bk12: 3884a 3717685i bk13: 3840a 3719516i bk14: 3904a 3718344i bk15: 3864a 3717223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670686 n_act=11353 n_pre=11337 n_req=20160 n_rd=57308 n_write=13855 bw_util=0.03781
n_activity=403357 dram_eff=0.3529
bk0: 3620a 3721929i bk1: 3720a 3718594i bk2: 3400a 3725187i bk3: 3168a 3729828i bk4: 3492a 3721193i bk5: 3580a 3721283i bk6: 3632a 3721482i bk7: 3552a 3722494i bk8: 3304a 3723246i bk9: 3436a 3723406i bk10: 3488a 3721761i bk11: 3336a 3726968i bk12: 3864a 3718386i bk13: 3948a 3715736i bk14: 3888a 3717647i bk15: 3880a 3715049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257169
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3764539 n_nop=3670589 n_act=11394 n_pre=11378 n_req=20150 n_rd=57420 n_write=13758 bw_util=0.03781
n_activity=409107 dram_eff=0.348
bk0: 3608a 3721345i bk1: 3680a 3720624i bk2: 3424a 3725610i bk3: 3448a 3726239i bk4: 3500a 3722241i bk5: 3444a 3722674i bk6: 3632a 3720271i bk7: 3728a 3718788i bk8: 3376a 3723108i bk9: 3524a 3722660i bk10: 3384a 3725422i bk11: 3296a 3726025i bk12: 3788a 3717907i bk13: 3844a 3717581i bk14: 3796a 3718547i bk15: 3948a 3717319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7115, Miss_rate = 0.048, Pending_hits = 861, Reservation_fails = 9
L2_cache_bank[1]: Access = 148856, Miss = 7296, Miss_rate = 0.049, Pending_hits = 849, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 7129, Miss_rate = 0.048, Pending_hits = 857, Reservation_fails = 8
L2_cache_bank[3]: Access = 148284, Miss = 7221, Miss_rate = 0.049, Pending_hits = 864, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7133, Miss_rate = 0.048, Pending_hits = 842, Reservation_fails = 5
L2_cache_bank[5]: Access = 148430, Miss = 7302, Miss_rate = 0.049, Pending_hits = 859, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7292, Miss_rate = 0.049, Pending_hits = 873, Reservation_fails = 9
L2_cache_bank[7]: Access = 148038, Miss = 7183, Miss_rate = 0.049, Pending_hits = 838, Reservation_fails = 10
L2_cache_bank[8]: Access = 148602, Miss = 7190, Miss_rate = 0.048, Pending_hits = 883, Reservation_fails = 4
L2_cache_bank[9]: Access = 148850, Miss = 7242, Miss_rate = 0.049, Pending_hits = 850, Reservation_fails = 6
L2_cache_bank[10]: Access = 148576, Miss = 7203, Miss_rate = 0.048, Pending_hits = 847, Reservation_fails = 4
L2_cache_bank[11]: Access = 148852, Miss = 7205, Miss_rate = 0.048, Pending_hits = 866, Reservation_fails = 8
L2_cache_bank[12]: Access = 148563, Miss = 7300, Miss_rate = 0.049, Pending_hits = 867, Reservation_fails = 5
L2_cache_bank[13]: Access = 149723, Miss = 7322, Miss_rate = 0.049, Pending_hits = 843, Reservation_fails = 7
L2_cache_bank[14]: Access = 148753, Miss = 7234, Miss_rate = 0.049, Pending_hits = 829, Reservation_fails = 10
L2_cache_bank[15]: Access = 148540, Miss = 7223, Miss_rate = 0.049, Pending_hits = 840, Reservation_fails = 7
L2_cache_bank[16]: Access = 169949, Miss = 7241, Miss_rate = 0.043, Pending_hits = 1037, Reservation_fails = 9
L2_cache_bank[17]: Access = 148545, Miss = 7186, Miss_rate = 0.048, Pending_hits = 828, Reservation_fails = 6
L2_cache_bank[18]: Access = 147151, Miss = 7172, Miss_rate = 0.049, Pending_hits = 823, Reservation_fails = 12
L2_cache_bank[19]: Access = 147135, Miss = 7155, Miss_rate = 0.049, Pending_hits = 844, Reservation_fails = 13
L2_cache_bank[20]: Access = 147085, Miss = 7127, Miss_rate = 0.048, Pending_hits = 819, Reservation_fails = 9
L2_cache_bank[21]: Access = 148069, Miss = 7228, Miss_rate = 0.049, Pending_hits = 816, Reservation_fails = 4
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158699
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 18835
L2_total_cache_reservation_fails = 160
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2104156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6594
	minimum = 6
	maximum = 1302
Network latency average = 39.6033
	minimum = 6
	maximum = 1085
Slowest packet = 2637726
Flit latency average = 31.905
	minimum = 6
	maximum = 1085
Slowest flit = 4300992
Fragmentation average = 0.0818591
	minimum = 0
	maximum = 921
Injected packet rate average = 0.128968
	minimum = 0.111789 (at node 9)
	maximum = 0.147576 (at node 45)
Accepted packet rate average = 0.128968
	minimum = 0.111789 (at node 9)
	maximum = 0.147576 (at node 45)
Injected flit rate average = 0.230092
	minimum = 0.145919 (at node 9)
	maximum = 0.334943 (at node 45)
Accepted flit rate average= 0.230092
	minimum = 0.189589 (at node 46)
	maximum = 0.272984 (at node 25)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9105 (15 samples)
	minimum = 6 (15 samples)
	maximum = 399.133 (15 samples)
Network latency average = 19.2496 (15 samples)
	minimum = 6 (15 samples)
	maximum = 301.867 (15 samples)
Flit latency average = 19.6665 (15 samples)
	minimum = 6 (15 samples)
	maximum = 301.133 (15 samples)
Fragmentation average = 0.00975345 (15 samples)
	minimum = 0 (15 samples)
	maximum = 105 (15 samples)
Injected packet rate average = 0.0411066 (15 samples)
	minimum = 0.0339486 (15 samples)
	maximum = 0.106077 (15 samples)
Accepted packet rate average = 0.0411066 (15 samples)
	minimum = 0.0339486 (15 samples)
	maximum = 0.106077 (15 samples)
Injected flit rate average = 0.0658101 (15 samples)
	minimum = 0.0441808 (15 samples)
	maximum = 0.145199 (15 samples)
Accepted flit rate average = 0.0658101 (15 samples)
	minimum = 0.0516898 (15 samples)
	maximum = 0.194888 (15 samples)
Injected packet size average = 1.60096 (15 samples)
Accepted packet size average = 1.60096 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 21 sec (3501 sec)
gpgpu_simulation_rate = 25676 (inst/sec)
gpgpu_simulation_rate = 1541 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15196
gpu_sim_insn = 5617924
gpu_ipc =     369.6975
gpu_tot_sim_cycle = 5635023
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      16.9498
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2334112
gpu_stall_icnt2sh    = 7519901
partiton_reqs_in_parallel = 334168
partiton_reqs_in_parallel_total    = 42268546
partiton_level_parallism =      21.9905
partiton_level_parallism_total  =       7.5603
partiton_reqs_in_parallel_util = 334168
partiton_reqs_in_parallel_util_total    = 42268546
gpu_sim_cycle_parition_util = 15196
gpu_tot_sim_cycle_parition_util    = 2026922
partiton_level_parallism_util =      21.9905
partiton_level_parallism_util_total  =      20.8620
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     254.8302 GB/Sec
L2_BW_total  =      55.9316 GB/Sec
gpu_total_sim_rate=26791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4971, 5425, 5419, 5510, 5452, 4704, 4966, 4885, 5156, 4845, 5081, 4976, 5340, 5114, 5219, 4896, 4451, 4605, 4674, 4741, 4953, 4655, 4983, 4870, 4147, 4401, 4854, 4432, 4568, 5053, 5143, 4203, 4306, 4520, 4565, 3871, 3854, 4432, 4239, 4233, 4090, 4238, 3990, 4256, 4331, 4400, 4005, 3602, 3995, 4256, 4117, 4073, 3899, 3611, 3746, 4138, 3693, 3934, 4074, 4266, 4103, 3845, 3912, 3924, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11390874
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11350545
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17183438	W0_Idle:42601012	W0_Scoreboard:46594501	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 405 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 5635022 
mrq_lat_table:155446 	3553 	3624 	26850 	17616 	5034 	3734 	5060 	5344 	2232 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2502293 	763296 	16424 	10688 	6460 	5693 	9877 	4775 	4132 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	333522 	89050 	1244513 	763092 	384457 	437337 	30671 	5958 	5933 	5350 	5485 	9714 	4605 	4118 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	505432 	585074 	1086440 	76169 	1585 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	976059 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1264 	637 	181 	80 	24 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        33        16        26        16        16        16        16        30        30        35        45        41        46        44        26 
dram[1]:        45        25        39        23        16        16        17        16        29        30        27        45        43        44        45        31 
dram[2]:        42        41        16        16        16        16        16        16        31        29        45        42        37        46        45        44 
dram[3]:        45        38        16        30        17        16        16        16        30        29        47        42        47        45        38        45 
dram[4]:        42        37        19        16        16        16        16        16        31        31        46        30        46        33        45        45 
dram[5]:        43        42        21        16        16        16        16        16        30        32        44        42        42        45        29        44 
dram[6]:        32        39        16        23        16        16        17        16        30        30        41        26        44        44        46        46 
dram[7]:        39        49        18        18        16        16        16        16        30        30        47        43        20        45        43        44 
dram[8]:        45        25        16        16        15        15        17        16        30        30        28        43        94        19        45        43 
dram[9]:        33        39        20        17        15        16        16        16        35        33        43        46        25        43        45        31 
dram[10]:        42        43        23        16        17        16        16        16        33        33        45        43        44        21        43        20 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.785135  1.760582  1.702065  1.792890  1.781297  1.737120  1.805471  1.786422  1.748252  1.827637  1.886997  1.897590  1.842783  1.842558  1.797281  1.892720 
dram[1]:  1.748062  1.730719  1.751152  1.710526  1.732044  1.697842  1.767204  1.762102  1.837518  1.846485  1.885852  1.921212  1.790404  1.818299  1.828105  1.859102 
dram[2]:  1.747868  1.781915  1.721713  1.748201  1.687328  1.703190  1.777439  1.870149  1.818314  1.824324  1.871318  1.903323  1.812176  1.851436  1.806329  1.800729 
dram[3]:  1.743758  1.719415  1.779202  1.769231  1.742574  1.766382  1.763768  1.730000  1.791377  1.807750  1.983533  1.918429  1.848052  1.805116  1.827284  1.883333 
dram[4]:  1.759791  1.722003  1.727407  1.716763  1.720386  1.716927  1.789394  1.820334  1.896813  1.854626  1.831625  1.864826  1.835840  1.817027  1.790842  1.792683 
dram[5]:  1.795833  1.798343  1.724189  1.797872  1.816541  1.791602  1.789244  1.787143  1.867816  1.837423  1.853157  1.868571  1.893421  1.902307  1.801714  1.839858 
dram[6]:  1.786561  1.725540  1.697931  1.714900  1.727273  1.759019  1.751366  1.814050  1.911145  1.837278  1.820302  1.889561  1.812421  1.834793  1.819427  1.860936 
dram[7]:  1.707819  1.789474  1.725381  1.754745  1.735294  1.751043  1.830585  1.804317  1.848665  1.830161  1.908116  1.846498  1.767038  1.839080  1.837576  1.836387 
dram[8]:  1.782548  1.761074  1.755682  1.687764  1.719665  1.699725  1.773826  1.773109  1.896605  1.900641  1.868421  1.871017  2.124231  1.788413  1.832500  1.801489 
dram[9]:  1.801399  1.763329  1.741557  1.736842  1.696454  1.779390  1.847731  1.816839  1.868300  1.965997  1.872214  1.850539  1.839695  1.772941  1.834379  1.862200 
dram[10]:  1.772914  1.750329  1.668571  1.762634  1.772321  1.682540  1.747911  1.862801  1.893455  1.895126  1.903577  1.890110  1.821883  1.821970  1.823828  1.847960 
average row locality = 228582/126703 = 1.804077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       922       929       854       868       862       933       879       897       868       869       853       867       986      1010       972      1005 
dram[1]:       939       941       848       863       901       870       873       904       878       880       838       887       952       967       987       993 
dram[2]:       974       930       845       889       893       902       870       911       862       865       858       887       948      1005       967       996 
dram[3]:       941       914       909       864       899       892       880       881       888       851       911       886       974       992       976       987 
dram[4]:       947       917       864       885       894       885       862       914       857       868       881       887       983       969       985       996 
dram[5]:       920       918       867       875       883       854       890       900       892       836       871       893       976       972       988      1037 
dram[6]:       956       964       896       880       855       877       927       941       878       866       914       886       979       992       978       996 
dram[7]:       885       926       905       874       903       919       887       901       869       875       868       873       980       979      1021       957 
dram[8]:       917       934       893       888       890       884       884       908       871       847       891       851       988       976       992       982 
dram[9]:       921       946       860       801       873       895       908       888       837       870       888       850       982      1003       988       986 
dram[10]:       918       936       865       870       875       861       908       932       855       892       862       840       963       977       965      1003 
total reads: 160529
bank skew: 1037/801 = 1.29
chip skew: 14785/14496 = 1.02
number of total write accesses:
dram[0]:       399       402       300       292       319       382       309       366       382       361       366       393       444       488       482       477 
dram[1]:       414       383       292       307       353       310       334       370       366       407       335       381       466       444       470       498 
dram[2]:       461       410       281       326       332       326       296       342       389       350       349       373       451       478       460       486 
dram[3]:       386       379       340       309       333       348       337       330       400       362       414       384       449       490       484       482 
dram[4]:       401       390       302       303       355       322       319       393       393       395       370       396       482       461       462       474 
dram[5]:       373       384       302       308       325       298       341       351       408       362       391       415       463       430       484       514 
dram[6]:       400       394       335       317       304       342       355       376       391       376       413       363       451       474       483       476 
dram[7]:       360       400       339       328       336       340       334       353       377       375       378       366       446       461       495       446 
dram[8]:       370       378       343       312       343       350       363       358       358       339       387       382       739       444       474       470 
dram[9]:       367       410       326       255       323       331       354       342       383       402       372       351       464       504       474       487 
dram[10]:       378       396       303       281       316       305       347       385       389       391       362       364       469       466       474       492 
total reads: 68053
bank skew: 739/255 = 2.90
chip skew: 6410/6110 = 1.05
average mf latency per bank:
dram[0]:       5706      5951      6171      6072      6479      5800      6642      6458      6171      6602      6705      7046      5086      4957      4483      5018
dram[1]:       5682      5770      6108      6101      5653      6426      6547      6051      6825      6345      7072      6775      4835      4623      4355      4442
dram[2]:       5425      5796      6532      5990      5948      6334      7263      6411      6338      7114      6532      6432      4490      4546      4913      4969
dram[3]:       6218      5437      5967      5894      5877      6097      6878      6504      6162      6209      6529      6800      4556      4659      4723      4824
dram[4]:       5641      5378      6240      5742      5980      6478      7042      6189      6483      6343      6824      6424      4935      4629      5029      4877
dram[5]:       5728      5664      6160      6515      6782      6339      6392      6449      6588      6774      6747      6926      4824      4867      5146      4732
dram[6]:       5555      5538      5999      6575      6163      6352      6317      6470      6415      6923      6150      7293      4935      4921      5027      4847
dram[7]:       5890      5218      5861      6144      6493      6222      6644      6751      6250      6778      7017      7050      4655      5001      4966      5003
dram[8]:       5851      5923      5726      5975      5949      6459      6633      6313      6843      6552      6602      6399      7945      5055      5191      4661
dram[9]:       6596      5682      5896      6522      6469      6214      6195      6516      6312      6567      6589      6395      4617      4438      5241      4379
dram[10]:       5428      6144      5782      6352      6744      6705      7077      5964      6278      6390      6770      6449      4785      4610      4952      4504
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697237 n_act=11486 n_pre=11470 n_req=20736 n_rd=58296 n_write=14265 bw_util=0.03826
n_activity=413013 dram_eff=0.3514
bk0: 3688a 3751156i bk1: 3716a 3749428i bk2: 3416a 3752447i bk3: 3472a 3753016i bk4: 3448a 3749913i bk5: 3732a 3747168i bk6: 3516a 3750550i bk7: 3588a 3749775i bk8: 3472a 3749174i bk9: 3476a 3751978i bk10: 3412a 3752316i bk11: 3468a 3752765i bk12: 3944a 3746380i bk13: 4040a 3744540i bk14: 3888a 3744886i bk15: 4020a 3744520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697454 n_act=11522 n_pre=11506 n_req=20651 n_rd=58084 n_write=14188 bw_util=0.03811
n_activity=413777 dram_eff=0.3493
bk0: 3756a 3750426i bk1: 3764a 3748895i bk2: 3392a 3754082i bk3: 3452a 3751326i bk4: 3604a 3750755i bk5: 3480a 3750805i bk6: 3492a 3751490i bk7: 3616a 3748474i bk8: 3512a 3750457i bk9: 3520a 3750199i bk10: 3352a 3756038i bk11: 3548a 3752762i bk12: 3808a 3746963i bk13: 3868a 3746347i bk14: 3948a 3745498i bk15: 3972a 3744631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697176 n_act=11542 n_pre=11526 n_req=20712 n_rd=58408 n_write=14102 bw_util=0.03824
n_activity=414696 dram_eff=0.3497
bk0: 3896a 3747175i bk1: 3720a 3748317i bk2: 3380a 3753390i bk3: 3556a 3750661i bk4: 3572a 3749550i bk5: 3608a 3748419i bk6: 3480a 3751436i bk7: 3644a 3749324i bk8: 3448a 3749429i bk9: 3460a 3748819i bk10: 3432a 3752517i bk11: 3548a 3752117i bk12: 3792a 3747197i bk13: 4020a 3746012i bk14: 3868a 3746989i bk15: 3984a 3743770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3696711 n_act=11567 n_pre=11551 n_req=20872 n_rd=58580 n_write=14345 bw_util=0.03845
n_activity=416801 dram_eff=0.3499
bk0: 3764a 3749482i bk1: 3656a 3751476i bk2: 3636a 3750623i bk3: 3456a 3751862i bk4: 3596a 3749696i bk5: 3568a 3750702i bk6: 3520a 3750741i bk7: 3524a 3749276i bk8: 3552a 3750120i bk9: 3404a 3753258i bk10: 3644a 3752900i bk11: 3544a 3752245i bk12: 3896a 3746846i bk13: 3968a 3744637i bk14: 3904a 3746623i bk15: 3948a 3744763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245953
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3696728 n_act=11623 n_pre=11607 n_req=20812 n_rd=58376 n_write=14420 bw_util=0.03839
n_activity=414321 dram_eff=0.3514
bk0: 3788a 3749567i bk1: 3668a 3748524i bk2: 3456a 3751814i bk3: 3540a 3751493i bk4: 3576a 3747630i bk5: 3540a 3749428i bk6: 3448a 3750837i bk7: 3656a 3746675i bk8: 3428a 3749414i bk9: 3472a 3752192i bk10: 3524a 3752452i bk11: 3548a 3751648i bk12: 3932a 3745853i bk13: 3876a 3745491i bk14: 3940a 3745723i bk15: 3984a 3743683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697515 n_act=11362 n_pre=11346 n_req=20721 n_rd=58288 n_write=14243 bw_util=0.03825
n_activity=413702 dram_eff=0.3506
bk0: 3680a 3749483i bk1: 3672a 3751066i bk2: 3468a 3753266i bk3: 3500a 3752541i bk4: 3532a 3749808i bk5: 3416a 3751794i bk6: 3560a 3749493i bk7: 3600a 3748307i bk8: 3568a 3749149i bk9: 3344a 3752780i bk10: 3484a 3751514i bk11: 3572a 3749205i bk12: 3904a 3747391i bk13: 3888a 3748040i bk14: 3952a 3745250i bk15: 4148a 3741199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3695712 n_act=11703 n_pre=11687 n_req=21035 n_rd=59140 n_write=14512 bw_util=0.03884
n_activity=421264 dram_eff=0.3497
bk0: 3824a 3750100i bk1: 3856a 3747250i bk2: 3584a 3751096i bk3: 3520a 3751991i bk4: 3420a 3751842i bk5: 3508a 3748570i bk6: 3708a 3747668i bk7: 3764a 3748260i bk8: 3512a 3749470i bk9: 3464a 3751776i bk10: 3656a 3749508i bk11: 3544a 3751263i bk12: 3916a 3747287i bk13: 3968a 3745552i bk14: 3912a 3745152i bk15: 3984a 3742876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3696986 n_act=11531 n_pre=11515 n_req=20756 n_rd=58488 n_write=14234 bw_util=0.03835
n_activity=415791 dram_eff=0.3498
bk0: 3540a 3755092i bk1: 3704a 3749785i bk2: 3620a 3750532i bk3: 3496a 3753279i bk4: 3612a 3749082i bk5: 3676a 3750734i bk6: 3548a 3751783i bk7: 3604a 3749975i bk8: 3476a 3750961i bk9: 3500a 3752293i bk10: 3472a 3753162i bk11: 3492a 3750806i bk12: 3920a 3745734i bk13: 3916a 3745153i bk14: 4084a 3743425i bk15: 3828a 3746690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249073
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3696769 n_act=11570 n_pre=11554 n_req=21006 n_rd=58384 n_write=14477 bw_util=0.03842
n_activity=415902 dram_eff=0.3504
bk0: 3668a 3750407i bk1: 3736a 3751269i bk2: 3572a 3750327i bk3: 3552a 3751894i bk4: 3560a 3748666i bk5: 3536a 3749708i bk6: 3536a 3749580i bk7: 3632a 3748770i bk8: 3484a 3750368i bk9: 3388a 3753003i bk10: 3564a 3751101i bk11: 3404a 3749610i bk12: 3952a 3745239i bk13: 3904a 3747298i bk14: 3968a 3746214i bk15: 3928a 3744965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697837 n_act=11373 n_pre=11357 n_req=20641 n_rd=57984 n_write=14203 bw_util=0.03807
n_activity=409219 dram_eff=0.3528
bk0: 3684a 3749688i bk1: 3784a 3746367i bk2: 3440a 3753013i bk3: 3204a 3757665i bk4: 3492a 3749392i bk5: 3580a 3749492i bk6: 3632a 3749694i bk7: 3552a 3750710i bk8: 3348a 3750975i bk9: 3480a 3751092i bk10: 3552a 3749478i bk11: 3400a 3754693i bk12: 3928a 3746136i bk13: 4012a 3743508i bk14: 3952a 3745410i bk15: 3944a 3742809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3792754 n_nop=3697691 n_act=11425 n_pre=11409 n_req=20640 n_rd=58088 n_write=14141 bw_util=0.03809
n_activity=415201 dram_eff=0.3479
bk0: 3672a 3749097i bk1: 3744a 3748357i bk2: 3460a 3753475i bk3: 3480a 3754176i bk4: 3500a 3750450i bk5: 3444a 3750886i bk6: 3632a 3748452i bk7: 3728a 3747004i bk8: 3420a 3750806i bk9: 3568a 3750359i bk10: 3448a 3753026i bk11: 3360a 3753631i bk12: 3852a 3745435i bk13: 3908a 3745313i bk14: 3860a 3746235i bk15: 4012a 3745044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7196, Miss_rate = 0.048, Pending_hits = 929, Reservation_fails = 10
L2_cache_bank[1]: Access = 150344, Miss = 7378, Miss_rate = 0.049, Pending_hits = 910, Reservation_fails = 5
L2_cache_bank[2]: Access = 149311, Miss = 7216, Miss_rate = 0.048, Pending_hits = 931, Reservation_fails = 9
L2_cache_bank[3]: Access = 149772, Miss = 7305, Miss_rate = 0.049, Pending_hits = 934, Reservation_fails = 6
L2_cache_bank[4]: Access = 149160, Miss = 7217, Miss_rate = 0.048, Pending_hits = 911, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 7385, Miss_rate = 0.049, Pending_hits = 926, Reservation_fails = 7
L2_cache_bank[6]: Access = 150839, Miss = 7378, Miss_rate = 0.049, Pending_hits = 946, Reservation_fails = 11
L2_cache_bank[7]: Access = 149526, Miss = 7267, Miss_rate = 0.049, Pending_hits = 903, Reservation_fails = 11
L2_cache_bank[8]: Access = 150090, Miss = 7273, Miss_rate = 0.048, Pending_hits = 945, Reservation_fails = 7
L2_cache_bank[9]: Access = 150338, Miss = 7321, Miss_rate = 0.049, Pending_hits = 908, Reservation_fails = 7
L2_cache_bank[10]: Access = 150064, Miss = 7287, Miss_rate = 0.049, Pending_hits = 910, Reservation_fails = 4
L2_cache_bank[11]: Access = 150340, Miss = 7285, Miss_rate = 0.048, Pending_hits = 930, Reservation_fails = 10
L2_cache_bank[12]: Access = 150051, Miss = 7383, Miss_rate = 0.049, Pending_hits = 933, Reservation_fails = 7
L2_cache_bank[13]: Access = 151211, Miss = 7402, Miss_rate = 0.049, Pending_hits = 895, Reservation_fails = 7
L2_cache_bank[14]: Access = 150240, Miss = 7318, Miss_rate = 0.049, Pending_hits = 889, Reservation_fails = 12
L2_cache_bank[15]: Access = 150024, Miss = 7304, Miss_rate = 0.049, Pending_hits = 901, Reservation_fails = 12
L2_cache_bank[16]: Access = 179602, Miss = 7326, Miss_rate = 0.041, Pending_hits = 1184, Reservation_fails = 10
L2_cache_bank[17]: Access = 150021, Miss = 7270, Miss_rate = 0.048, Pending_hits = 891, Reservation_fails = 8
L2_cache_bank[18]: Access = 148630, Miss = 7257, Miss_rate = 0.049, Pending_hits = 887, Reservation_fails = 13
L2_cache_bank[19]: Access = 148611, Miss = 7239, Miss_rate = 0.049, Pending_hits = 911, Reservation_fails = 15
L2_cache_bank[20]: Access = 148569, Miss = 7211, Miss_rate = 0.049, Pending_hits = 890, Reservation_fails = 12
L2_cache_bank[21]: Access = 149553, Miss = 7311, Miss_rate = 0.049, Pending_hits = 881, Reservation_fails = 6
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160529
L2_total_cache_miss_rate = 0.0483
L2_total_cache_pending_hits = 20345
L2_total_cache_reservation_fails = 197
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2112327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3863
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 192
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2988
	minimum = 6
	maximum = 847
Network latency average = 43.8788
	minimum = 6
	maximum = 596
Slowest packet = 6572584
Flit latency average = 52.5116
	minimum = 6
	maximum = 595
Slowest flit = 11323651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537743
	minimum = 0.0447516 (at node 5)
	maximum = 0.317637 (at node 44)
Accepted packet rate average = 0.0537743
	minimum = 0.0447516 (at node 5)
	maximum = 0.317637 (at node 44)
Injected flit rate average = 0.0806614
	minimum = 0.0606779 (at node 45)
	maximum = 0.329845 (at node 44)
Accepted flit rate average= 0.0806614
	minimum = 0.0537019 (at node 5)
	maximum = 0.623067 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0598 (16 samples)
	minimum = 6 (16 samples)
	maximum = 427.125 (16 samples)
Network latency average = 20.7889 (16 samples)
	minimum = 6 (16 samples)
	maximum = 320.25 (16 samples)
Flit latency average = 21.7194 (16 samples)
	minimum = 6 (16 samples)
	maximum = 319.5 (16 samples)
Fragmentation average = 0.00914386 (16 samples)
	minimum = 0 (16 samples)
	maximum = 98.4375 (16 samples)
Injected packet rate average = 0.0418983 (16 samples)
	minimum = 0.0346238 (16 samples)
	maximum = 0.119299 (16 samples)
Accepted packet rate average = 0.0418983 (16 samples)
	minimum = 0.0346238 (16 samples)
	maximum = 0.119299 (16 samples)
Injected flit rate average = 0.0667383 (16 samples)
	minimum = 0.0452119 (16 samples)
	maximum = 0.156739 (16 samples)
Accepted flit rate average = 0.0667383 (16 samples)
	minimum = 0.0518156 (16 samples)
	maximum = 0.221649 (16 samples)
Injected packet size average = 1.59286 (16 samples)
Accepted packet size average = 1.59286 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 25 sec (3565 sec)
gpgpu_simulation_rate = 26791 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 188562
gpu_sim_insn = 15785486
gpu_ipc =      83.7151
gpu_tot_sim_cycle = 6050807
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      18.3939
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3869112
gpu_stall_icnt2sh    = 11534949
partiton_reqs_in_parallel = 2613364
partiton_reqs_in_parallel_total    = 42602714
partiton_level_parallism =      13.8594
partiton_level_parallism_total  =       7.4727
partiton_reqs_in_parallel_util = 2613364
partiton_reqs_in_parallel_util_total    = 42602714
gpu_sim_cycle_parition_util = 182928
gpu_tot_sim_cycle_parition_util    = 2042118
partiton_level_parallism_util =      14.2863
partiton_level_parallism_util_total  =      20.3214
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     602.5582 GB/Sec
L2_BW_total  =      70.8658 GB/Sec
gpu_total_sim_rate=24007

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588039
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6003, 6485, 6576, 6508, 6520, 5827, 6030, 5972, 6216, 5952, 6112, 6139, 6491, 6193, 6312, 6034, 5570, 5574, 5768, 5815, 6018, 5809, 6088, 5945, 5221, 5420, 5928, 5545, 5634, 6224, 6126, 5329, 5406, 5539, 5687, 5037, 4950, 5522, 5330, 5408, 5147, 5297, 5059, 5344, 5254, 5407, 5047, 4619, 4670, 5128, 4976, 4973, 4711, 4381, 4569, 5030, 4604, 4760, 4987, 5180, 4915, 4686, 4727, 4788, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16079713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16013933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60894
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23866396	W0_Idle:42665563	W0_Scoreboard:48912971	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 420 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6050438 
mrq_lat_table:231976 	5249 	5412 	37185 	28330 	8039 	5364 	7428 	8127 	3303 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3103165 	1319170 	29852 	17497 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	348744 	95185 	1629286 	1132608 	513584 	633441 	100454 	9037 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	609298 	914194 	1730814 	122513 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1049542 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1282 	933 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        29        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        41        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        94        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.677951  1.655584  1.627247  1.666995  1.689013  1.662033  1.709160  1.697380  1.686878  1.683124  1.736692  1.714025  1.707705  1.707909  1.701976  1.772318 
dram[1]:  1.665829  1.665240  1.641346  1.625709  1.668488  1.620287  1.685373  1.662326  1.698706  1.704787  1.718227  1.755898  1.679426  1.686998  1.698188  1.709953 
dram[2]:  1.644372  1.664957  1.604962  1.642458  1.625219  1.626442  1.684112  1.750919  1.718807  1.704717  1.724651  1.769084  1.706126  1.718507  1.683099  1.695552 
dram[3]:  1.633959  1.626598  1.677239  1.666984  1.678151  1.658318  1.685714  1.683349  1.688065  1.697588  1.797088  1.742144  1.725872  1.696163  1.717460  1.716891 
dram[4]:  1.674196  1.606902  1.654250  1.628360  1.640734  1.625000  1.698965  1.718174  1.761236  1.742481  1.698642  1.720072  1.714961  1.680851  1.691339  1.696483 
dram[5]:  1.676106  1.684441  1.647170  1.701463  1.686275  1.711962  1.710432  1.664917  1.750000  1.724788  1.714940  1.720785  1.736000  1.724194  1.691481  1.738893 
dram[6]:  1.713793  1.638474  1.632855  1.641736  1.672053  1.665458  1.645161  1.700433  1.764220  1.723881  1.713172  1.744208  1.702789  1.698976  1.694081  1.759677 
dram[7]:  1.657318  1.700433  1.620599  1.659535  1.678378  1.676550  1.717209  1.690242  1.749293  1.703277  1.747032  1.714674  1.669076  1.702614  1.740770  1.709033 
dram[8]:  1.685004  1.667549  1.666359  1.629091  1.643045  1.654663  1.675000  1.686292  1.744860  1.764649  1.709220  1.736499  1.908805  1.653876  1.742742  1.688423 
dram[9]:  1.673433  1.681347  1.651341  1.650206  1.620811  1.699172  1.745206  1.721601  1.742964  1.817225  1.722936  1.704692  1.714286  1.658035  1.732806  1.733600 
dram[10]:  1.664069  1.661193  1.598714  1.650916  1.710476  1.630252  1.676573  1.772268  1.753283  1.740605  1.722274  1.721915  1.671912  1.666154  1.722892  1.728209 
average row locality = 340519/200994 = 1.694175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1390      1395      1302      1298      1326      1384      1339      1358      1311      1332      1294      1315      1500      1507      1469      1500 
dram[1]:      1417      1411      1291      1299      1346      1333      1340      1369      1314      1331      1266      1355      1447      1469      1486      1504 
dram[2]:      1431      1393      1280      1321      1358      1359      1335      1381      1323      1309      1316      1326      1436      1523      1476      1515 
dram[3]:      1398      1381      1345      1313      1357      1350      1342      1349      1315      1303      1372      1332      1479      1484      1483      1484 
dram[4]:      1404      1380      1300      1328      1355      1339      1327      1386      1312      1310      1332      1338      1490      1469      1489      1512 
dram[5]:      1381      1391      1311      1315      1334      1319      1371      1380      1341      1288      1314      1337      1484      1486      1502      1535 
dram[6]:      1432      1430      1350      1328      1303      1335      1394      1407      1341      1316      1371      1343      1484      1493      1494      1498 
dram[7]:      1369      1403      1359      1324      1366      1372      1346      1372      1312      1343      1331      1338      1464      1457      1525      1473 
dram[8]:      1386      1385      1338      1341      1360      1320      1343      1376      1327      1309      1352      1303      1491      1476      1495      1493 
dram[9]:      1387      1402      1292      1236      1340      1355      1385      1350      1293      1322      1329      1311      1475      1495      1503      1482 
dram[10]:      1392      1390      1312      1310      1328      1308      1387      1394      1310      1337      1317      1303      1461      1490      1469      1502 
total reads: 242862
bank skew: 1535/1236 = 1.24
chip skew: 22319/21957 = 1.02
number of total write accesses:
dram[0]:       543       547       418       394       488       529       471       521       553       543       533       567       650       674       684       664 
dram[1]:       572       534       416       421       486       472       492       546       524       592       478       580       659       633       669       695 
dram[2]:       585       555       402       443       498       474       467       524       578       498       538       528       625       687       675       696 
dram[3]:       517       527       453       439       494       504       487       501       552       527       603       553       649       682       681       681 
dram[4]:       523       529       432       429       522       468       479       571       569       544       545       573       688       664       659       707 
dram[5]:       513       536       435       429       472       470       531       523       584       542       557       592       686       652       702       696 
dram[6]:       556       546       469       450       456       502       544       557       582       532       606       539       653       663       710       684 
dram[7]:       522       561       482       460       497       494       500       516       544       580       582       555       614       627       691       665 
dram[8]:       513       506       465       451       518       472       533       543       540       528       576       562       937       636       666       680 
dram[9]:       509       545       432       368       498       492       526       499       565       577       549       542       661       682       689       685 
dram[10]:       530       532       429       402       468       438       531       536       559       562       531       567       664       676       676       679 
total reads: 97657
bank skew: 937/368 = 2.55
chip skew: 9126/8769 = 1.04
average mf latency per bank:
dram[0]:       5627      5861      6146      6071      6047      5780      6362      6319      5919      6122      6294      6442      4343      4406      3998      4454
dram[1]:       5620      5723      6098      6106      5723      6123      6348      5979      6492      6009      6573      6153      4263      4144      3984      3992
dram[2]:       5584      5854      6318      6034      5825      6186      6743      6120      5960      6701      6003      6196      4109      4035      4253      4384
dram[3]:       6158      5577      5940      5894      5779      5997      6544      6237      6048      5993      6067      6333      4082      4179      4201      4283
dram[4]:       5752      5557      6133      5861      5843      6170      6549      5968      6143      6178      6345      6018      4359      4106      4466      4230
dram[5]:       5796      5675      6198      6450      6459      6018      6113      6099      6253      6271      6357      6394      4186      4194      4459      4304
dram[6]:       5525      5510      5944      6361      5975      6054      6038      6125      5990      6461      5775      6559      4316      4340      4369      4272
dram[7]:       5762      5368      5833      6158      6154      6093      6276      6366      6007      6264      6249      6367      4290      4537      4427      4351
dram[8]:       5821      5932      5776      5851      5783      6383      6286      6021      6345      6029      6070      6021      6614      4490      4568      4165
dram[9]:       6340      5759      5970      6387      6114      6008      5981      6211      5933      6139      6148      5871      4143      4156      4584      4035
dram[10]:       5481      5965      5816      6204      6322      6396      6471      5904      5910      6025      6221      5884      4279      4078      4411      4070
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996932 n_act=18180 n_pre=18164 n_req=30799 n_rd=88080 n_write=21529 bw_util=0.05291
n_activity=604683 dram_eff=0.3625
bk0: 5560a 4077586i bk1: 5580a 4075890i bk2: 5208a 4081474i bk3: 5192a 4082721i bk4: 5304a 4075686i bk5: 5536a 4074845i bk6: 5356a 4076930i bk7: 5432a 4076590i bk8: 5244a 4075690i bk9: 5328a 4076393i bk10: 5176a 4080240i bk11: 5260a 4078880i bk12: 6000a 4069236i bk13: 6028a 4068438i bk14: 5876a 4068519i bk15: 6000a 4068542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996809 n_act=18293 n_pre=18277 n_req=30747 n_rd=87912 n_write=21594 bw_util=0.05286
n_activity=606226 dram_eff=0.3613
bk0: 5668a 4076033i bk1: 5644a 4075297i bk2: 5164a 4082343i bk3: 5196a 4080026i bk4: 5384a 4078343i bk5: 5332a 4076358i bk6: 5360a 4076973i bk7: 5476a 4073955i bk8: 5256a 4077332i bk9: 5324a 4075561i bk10: 5064a 4083819i bk11: 5420a 4078082i bk12: 5788a 4072042i bk13: 5876a 4069223i bk14: 5944a 4068011i bk15: 6016a 4067019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996448 n_act=18310 n_pre=18294 n_req=30855 n_rd=88328 n_write=21505 bw_util=0.05302
n_activity=608333 dram_eff=0.3611
bk0: 5724a 4075367i bk1: 5572a 4074900i bk2: 5120a 4081797i bk3: 5284a 4079968i bk4: 5432a 4075437i bk5: 5436a 4075605i bk6: 5340a 4076530i bk7: 5524a 4075269i bk8: 5292a 4075931i bk9: 5236a 4076705i bk10: 5264a 4078152i bk11: 5304a 4080802i bk12: 5744a 4073743i bk13: 6092a 4068941i bk14: 5904a 4069972i bk15: 6060a 4066714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340949
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996379 n_act=18269 n_pre=18253 n_req=30937 n_rd=88348 n_write=21636 bw_util=0.0531
n_activity=606982 dram_eff=0.3624
bk0: 5592a 4075759i bk1: 5524a 4079875i bk2: 5380a 4079120i bk3: 5252a 4079297i bk4: 5428a 4076319i bk5: 5400a 4077156i bk6: 5368a 4078393i bk7: 5396a 4075573i bk8: 5260a 4077234i bk9: 5212a 4081064i bk10: 5488a 4080404i bk11: 5328a 4079116i bk12: 5916a 4071396i bk13: 5936a 4068630i bk14: 5932a 4070734i bk15: 5936a 4066665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333984
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3995964 n_act=18388 n_pre=18372 n_req=30973 n_rd=88284 n_write=21877 bw_util=0.05318
n_activity=606599 dram_eff=0.3632
bk0: 5616a 4077393i bk1: 5520a 4076320i bk2: 5200a 4080392i bk3: 5312a 4079966i bk4: 5420a 4073267i bk5: 5356a 4075929i bk6: 5308a 4077280i bk7: 5544a 4071982i bk8: 5248a 4075846i bk9: 5240a 4080380i bk10: 5328a 4079022i bk11: 5352a 4078514i bk12: 5960a 4070823i bk13: 5876a 4069021i bk14: 5956a 4069325i bk15: 6048a 4067192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996259 n_act=18179 n_pre=18163 n_req=31009 n_rd=88356 n_write=21928 bw_util=0.05324
n_activity=605494 dram_eff=0.3643
bk0: 5524a 4075343i bk1: 5564a 4076525i bk2: 5244a 4081402i bk3: 5260a 4081269i bk4: 5336a 4075967i bk5: 5276a 4077631i bk6: 5484a 4074348i bk7: 5520a 4072073i bk8: 5364a 4074892i bk9: 5152a 4077963i bk10: 5256a 4078814i bk11: 5348a 4077034i bk12: 5936a 4070542i bk13: 5944a 4070453i bk14: 6008a 4068069i bk15: 6140a 4066163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354117
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3994384 n_act=18511 n_pre=18495 n_req=31368 n_rd=89276 n_write=22219 bw_util=0.05382
n_activity=613882 dram_eff=0.3632
bk0: 5728a 4075787i bk1: 5720a 4072631i bk2: 5400a 4078623i bk3: 5312a 4079998i bk4: 5212a 4078626i bk5: 5340a 4074063i bk6: 5576a 4071632i bk7: 5628a 4073168i bk8: 5364a 4074579i bk9: 5264a 4079070i bk10: 5484a 4074471i bk11: 5372a 4077544i bk12: 5936a 4070276i bk13: 5972a 4069086i bk14: 5976a 4067827i bk15: 5992a 4066500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350082
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3995875 n_act=18304 n_pre=18288 n_req=31044 n_rd=88616 n_write=21802 bw_util=0.0533
n_activity=608729 dram_eff=0.3628
bk0: 5476a 4081091i bk1: 5612a 4076095i bk2: 5436a 4077006i bk3: 5296a 4080507i bk4: 5464a 4076154i bk5: 5488a 4077430i bk6: 5384a 4076830i bk7: 5488a 4075165i bk8: 5248a 4077917i bk9: 5372a 4076752i bk10: 5324a 4078504i bk11: 5352a 4077244i bk12: 5856a 4069999i bk13: 5828a 4070380i bk14: 6100a 4067948i bk15: 5892a 4069280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3995896 n_act=18316 n_pre=18300 n_req=31221 n_rd=88380 n_write=21993 bw_util=0.05328
n_activity=607403 dram_eff=0.3634
bk0: 5544a 4077539i bk1: 5540a 4078793i bk2: 5352a 4079665i bk3: 5364a 4079450i bk4: 5440a 4074825i bk5: 5280a 4078047i bk6: 5372a 4074832i bk7: 5504a 4073715i bk8: 5308a 4076227i bk9: 5236a 4079828i bk10: 5408a 4075930i bk11: 5212a 4075536i bk12: 5964a 4068556i bk13: 5904a 4070353i bk14: 5980a 4069983i bk15: 5972a 4067471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3997362 n_act=18059 n_pre=18043 n_req=30776 n_rd=87828 n_write=21593 bw_util=0.05282
n_activity=599612 dram_eff=0.365
bk0: 5548a 4076975i bk1: 5608a 4073148i bk2: 5168a 4082958i bk3: 4944a 4086570i bk4: 5360a 4074794i bk5: 5420a 4075422i bk6: 5540a 4075822i bk7: 5400a 4077020i bk8: 5172a 4077112i bk9: 5288a 4076910i bk10: 5316a 4076267i bk11: 5244a 4079149i bk12: 5900a 4069755i bk13: 5980a 4068962i bk14: 6012a 4069404i bk15: 5928a 4067369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4142885 n_nop=3996928 n_act=18186 n_pre=18170 n_req=30790 n_rd=88040 n_write=21561 bw_util=0.05291
n_activity=607641 dram_eff=0.3607
bk0: 5568a 4076155i bk1: 5560a 4074930i bk2: 5248a 4083260i bk3: 5240a 4082877i bk4: 5312a 4077532i bk5: 5232a 4078953i bk6: 5548a 4073710i bk7: 5576a 4074917i bk8: 5240a 4077203i bk9: 5348a 4076420i bk10: 5268a 4080698i bk11: 5212a 4078685i bk12: 5844a 4069424i bk13: 5960a 4067785i bk14: 5876a 4071271i bk15: 6008a 4070423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10931, Miss_rate = 0.054, Pending_hits = 995, Reservation_fails = 10
L2_cache_bank[1]: Access = 204825, Miss = 11089, Miss_rate = 0.054, Pending_hits = 984, Reservation_fails = 6
L2_cache_bank[2]: Access = 203921, Miss = 10907, Miss_rate = 0.053, Pending_hits = 1004, Reservation_fails = 9
L2_cache_bank[3]: Access = 204543, Miss = 11071, Miss_rate = 0.054, Pending_hits = 1026, Reservation_fails = 6
L2_cache_bank[4]: Access = 203926, Miss = 10955, Miss_rate = 0.054, Pending_hits = 979, Reservation_fails = 10
L2_cache_bank[5]: Access = 205028, Miss = 11127, Miss_rate = 0.054, Pending_hits = 998, Reservation_fails = 9
L2_cache_bank[6]: Access = 205141, Miss = 11091, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 12
L2_cache_bank[7]: Access = 204015, Miss = 10996, Miss_rate = 0.054, Pending_hits = 964, Reservation_fails = 14
L2_cache_bank[8]: Access = 204756, Miss = 11009, Miss_rate = 0.054, Pending_hits = 1015, Reservation_fails = 10
L2_cache_bank[9]: Access = 204618, Miss = 11062, Miss_rate = 0.054, Pending_hits = 965, Reservation_fails = 9
L2_cache_bank[10]: Access = 204736, Miss = 11038, Miss_rate = 0.054, Pending_hits = 988, Reservation_fails = 5
L2_cache_bank[11]: Access = 204819, Miss = 11051, Miss_rate = 0.054, Pending_hits = 1000, Reservation_fails = 12
L2_cache_bank[12]: Access = 204923, Miss = 11169, Miss_rate = 0.055, Pending_hits = 996, Reservation_fails = 10
L2_cache_bank[13]: Access = 205297, Miss = 11150, Miss_rate = 0.054, Pending_hits = 959, Reservation_fails = 7
L2_cache_bank[14]: Access = 204654, Miss = 11072, Miss_rate = 0.054, Pending_hits = 962, Reservation_fails = 13
L2_cache_bank[15]: Access = 205078, Miss = 11082, Miss_rate = 0.054, Pending_hits = 965, Reservation_fails = 12
L2_cache_bank[16]: Access = 233916, Miss = 11092, Miss_rate = 0.047, Pending_hits = 1263, Reservation_fails = 10
L2_cache_bank[17]: Access = 204248, Miss = 11003, Miss_rate = 0.054, Pending_hits = 956, Reservation_fails = 8
L2_cache_bank[18]: Access = 203028, Miss = 11004, Miss_rate = 0.054, Pending_hits = 960, Reservation_fails = 13
L2_cache_bank[19]: Access = 202820, Miss = 10953, Miss_rate = 0.054, Pending_hits = 972, Reservation_fails = 16
L2_cache_bank[20]: Access = 202456, Miss = 10976, Miss_rate = 0.054, Pending_hits = 960, Reservation_fails = 14
L2_cache_bank[21]: Access = 203679, Miss = 11034, Miss_rate = 0.054, Pending_hits = 956, Reservation_fails = 6
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242862
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 21873
L2_total_cache_reservation_fails = 221
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.2989
	minimum = 6
	maximum = 1418
Network latency average = 45.5414
	minimum = 6
	maximum = 997
Slowest packet = 6659312
Flit latency average = 33.8311
	minimum = 6
	maximum = 997
Slowest flit = 11452664
Fragmentation average = 0.0257762
	minimum = 0
	maximum = 520
Injected packet rate average = 0.127144
	minimum = 0.110116 (at node 13)
	maximum = 0.146133 (at node 33)
Accepted packet rate average = 0.127144
	minimum = 0.110116 (at node 13)
	maximum = 0.146133 (at node 33)
Injected flit rate average = 0.221997
	minimum = 0.11666 (at node 13)
	maximum = 0.355553 (at node 33)
Accepted flit rate average= 0.221997
	minimum = 0.151171 (at node 48)
	maximum = 0.290325 (at node 7)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.1327 (17 samples)
	minimum = 6 (17 samples)
	maximum = 485.412 (17 samples)
Network latency average = 22.245 (17 samples)
	minimum = 6 (17 samples)
	maximum = 360.059 (17 samples)
Flit latency average = 22.4318 (17 samples)
	minimum = 6 (17 samples)
	maximum = 359.353 (17 samples)
Fragmentation average = 0.0101222 (17 samples)
	minimum = 0 (17 samples)
	maximum = 123.235 (17 samples)
Injected packet rate average = 0.0469128 (17 samples)
	minimum = 0.0390645 (17 samples)
	maximum = 0.120878 (17 samples)
Accepted packet rate average = 0.0469128 (17 samples)
	minimum = 0.0390645 (17 samples)
	maximum = 0.120878 (17 samples)
Injected flit rate average = 0.0758712 (17 samples)
	minimum = 0.0494147 (17 samples)
	maximum = 0.168434 (17 samples)
Accepted flit rate average = 0.0758712 (17 samples)
	minimum = 0.05766 (17 samples)
	maximum = 0.225689 (17 samples)
Injected packet size average = 1.61728 (17 samples)
Accepted packet size average = 1.61728 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 16 sec (4636 sec)
gpgpu_simulation_rate = 24007 (inst/sec)
gpgpu_simulation_rate = 1305 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10270
gpu_sim_insn = 4532584
gpu_ipc =     441.3422
gpu_tot_sim_cycle = 6283227
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      18.4349
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3869271
gpu_stall_icnt2sh    = 11535221
partiton_reqs_in_parallel = 225781
partiton_reqs_in_parallel_total    = 45216078
partiton_level_parallism =      21.9845
partiton_level_parallism_total  =       7.2322
partiton_reqs_in_parallel_util = 225781
partiton_reqs_in_parallel_util_total    = 45216078
gpu_sim_cycle_parition_util = 10270
gpu_tot_sim_cycle_parition_util    = 2225046
partiton_level_parallism_util =      21.9845
partiton_level_parallism_util_total  =      20.3291
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     272.1048 GB/Sec
L2_BW_total  =      68.6892 GB/Sec
gpu_total_sim_rate=24750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696424
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6138, 6650, 6726, 6643, 6685, 5962, 6195, 6107, 6366, 6102, 6277, 6289, 6656, 6373, 6447, 6169, 5705, 5754, 5933, 5965, 6183, 5974, 6253, 6125, 5386, 5585, 6063, 5725, 5769, 6374, 6276, 5494, 5550, 5653, 5816, 5181, 5079, 5651, 5459, 5507, 5276, 5411, 5203, 5473, 5383, 5521, 5161, 4763, 4799, 5257, 5090, 5102, 4840, 4510, 4698, 5144, 4718, 4904, 5116, 5294, 5044, 4785, 4856, 4902, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16264084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16198234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60964
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24175009	W0_Idle:42709842	W0_Scoreboard:48961902	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 418 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6283226 
mrq_lat_table:235022 	5331 	5609 	37771 	28654 	8218 	5540 	7496 	8127 	3303 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3127685 	1324110 	29875 	17497 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	352677 	96256 	1630671 	1139027 	527588 	635942 	100621 	9040 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	616506 	915121 	1730850 	122513 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1070854 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1302 	934 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        29        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        43        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        96        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.705017  1.684838  1.638679  1.678150  1.688372  1.660885  1.708491  1.696751  1.704874  1.702775  1.769231  1.742053  1.740095  1.733021  1.724763  1.796901 
dram[1]:  1.695325  1.696246  1.651965  1.629595  1.669399  1.620968  1.684404  1.662912  1.721145  1.725664  1.756145  1.787851  1.706773  1.711661  1.726200  1.739130 
dram[2]:  1.675346  1.696505  1.618684  1.650882  1.626201  1.626773  1.687208  1.750919  1.739640  1.725564  1.750462  1.800759  1.734711  1.740310  1.710156  1.725881 
dram[3]:  1.664109  1.657581  1.688372  1.672968  1.677828  1.657730  1.686004  1.682684  1.707471  1.719444  1.832879  1.773063  1.755053  1.721658  1.744664  1.745843 
dram[4]:  1.706597  1.638352  1.665076  1.639815  1.641048  1.622202  1.699248  1.717791  1.783178  1.760300  1.732432  1.750225  1.744113  1.709677  1.720126  1.724981 
dram[5]:  1.711759  1.713043  1.657870  1.709834  1.688142  1.711281  1.708520  1.664049  1.764653  1.749060  1.750000  1.748891  1.761943  1.747994  1.717791  1.769231 
dram[6]:  1.739056  1.670257  1.637668  1.643646  1.671415  1.664855  1.645763  1.701815  1.789377  1.744879  1.745250  1.782609  1.727128  1.729347  1.719662  1.787319 
dram[7]:  1.685315  1.730104  1.625110  1.667286  1.678058  1.675943  1.715877  1.689902  1.771617  1.720951  1.781222  1.744796  1.700080  1.733061  1.768446  1.734288 
dram[8]:  1.717199  1.698063  1.674354  1.639419  1.642483  1.654981  1.674688  1.686292  1.765144  1.787152  1.741821  1.768587  2.007048  1.684664  1.771520  1.716835 
dram[9]:  1.702465  1.710594  1.664115  1.659836  1.622026  1.699083  1.745438  1.721860  1.764706  1.840801  1.757104  1.737855  1.740800  1.690205  1.758485  1.765550 
dram[10]:  1.693772  1.690456  1.605672  1.664100  1.709800  1.630252  1.677138  1.770852  1.780168  1.765082  1.753946  1.754821  1.700472  1.695084  1.752205  1.752765 
average row locality = 345177/201440 = 1.713547
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1405      1411      1308      1302      1326      1385      1340      1359      1321      1345      1309      1331      1518      1524      1483      1516 
dram[1]:      1433      1427      1296      1302      1347      1336      1341      1372      1324      1344      1286      1371      1463      1489      1504      1522 
dram[2]:      1446      1409      1286      1325      1361      1361      1339      1381      1335      1321      1334      1345      1453      1538      1494      1534 
dram[3]:      1414      1397      1350      1317      1358      1350      1344      1352      1326      1316      1389      1349      1499      1501      1502      1502 
dram[4]:      1420      1396      1305      1333      1356      1341      1328      1388      1323      1321      1351      1354      1507      1488      1506      1528 
dram[5]:      1397      1407      1316      1319      1336      1320      1372      1382      1354      1299      1329      1357      1504      1503      1518      1554 
dram[6]:      1447      1446      1353      1330      1304      1335      1397      1411      1354      1327      1390      1361      1500      1512      1510      1516 
dram[7]:      1385      1419      1362      1327      1368      1373      1347      1372      1324      1355      1349      1354      1483      1473      1541      1490 
dram[8]:      1402      1400      1343      1345      1360      1322      1345      1376      1338      1322      1368      1320      1509      1492      1511      1510 
dram[9]:      1402      1418      1298      1241      1343      1358      1386      1351      1306      1335      1345      1331      1494      1514      1520      1499 
dram[10]:      1408      1406      1316      1315      1329      1308      1390      1395      1323      1350      1334      1320      1477      1509      1486      1519 
total reads: 244784
bank skew: 1554/1241 = 1.25
chip skew: 22493/22141 = 1.02
number of total write accesses:
dram[0]:       566       567       429       403       489       530       471       521       568       557       554       587       678       696       704       687 
dram[1]:       598       561       427       427       486       473       495       547       540       606       500       601       679       654       690       718 
dram[2]:       613       581       412       453       501       474       468       524       596       515       560       553       646       707       695       720 
dram[3]:       538       549       465       453       496       505       487       504       571       541       629       573       672       701       705       703 
dram[4]:       546       552       440       438       523       471       480       572       585       559       572       594       715       685       682       730 
dram[5]:       539       563       443       437       472       470       533       525       603       562       582       614       709       675       722       723 
dram[6]:       579       570       473       455       456       503       545       558       600       547       631       566       671       686       729       711 
dram[7]:       543       581       489       467       498       494       501       519       561       600       605       574       637       650       712       690 
dram[8]:       535       529       472       460       519       472       534       543       556       542       602       583      1054       661       691       703 
dram[9]:       532       568       441       379       498       494       527       500       584       596       572       565       682       712       708       715 
dram[10]:       550       560       439       414       468       438       532       537       580       581       555       591       686       698       699       700 
total reads: 100393
bank skew: 1054/379 = 2.78
chip skew: 9456/9002 = 1.05
average mf latency per bank:
dram[0]:       5527      5763      6095      6036      6057      5787      6373      6330      5860      6053      6193      6340      4267      4343      3949      4388
dram[1]:       5514      5609      6052      6084      5733      6122      6349      5982      6421      5944      6438      6056      4205      4079      3928      3932
dram[2]:       5477      5739      6268      5996      5819      6193      6739      6134      5885      6614      5896      6072      4051      3985      4192      4314
dram[3]:       6051      5478      5894      5845      5782      6006      6551      6232      5972      5924      5956      6229      4016      4125      4132      4218
dram[4]:       5647      5454      6097      5824      5850      6166      6558      5972      6073      6110      6213      5922      4288      4045      4400      4171
dram[5]:       5680      5561      6163      6415      6466      6027      6117      6099      6169      6187      6245      6276      4119      4130      4402      4231
dram[6]:       5430      5410      5930      6344      5986      6064      6039      6123      5913      6390      5668      6425      4262      4273      4315      4200
dram[7]:       5662      5282      5810      6133      6158      6103      6284      6370      5936      6181      6139      6272      4220      4468      4368      4282
dram[8]:       5719      5827      5748      5818      5795      6391      6294      6037      6278      5964      5964      5924      6752      4421      4499      4106
dram[9]:       6226      5656      5929      6335      6117      6005      5991      6221      5853      6058      6043      5759      4081      4079      4524      3963
dram[10]:       5390      5842      5780      6153      6333      6411      6471      5913      5824      5945      6106      5778      4219      4016      4343      4013
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014989 n_act=18219 n_pre=18203 n_req=31190 n_rd=88732 n_write=21811 bw_util=0.05312
n_activity=610000 dram_eff=0.3624
bk0: 5620a 4096158i bk1: 5644a 4094575i bk2: 5232a 4100292i bk3: 5208a 4101626i bk4: 5304a 4094701i bk5: 5540a 4093844i bk6: 5360a 4095965i bk7: 5436a 4095630i bk8: 5284a 4094344i bk9: 5380a 4095011i bk10: 5236a 4098764i bk11: 5324a 4097376i bk12: 6072a 4087782i bk13: 6096a 4086964i bk14: 5932a 4087189i bk15: 6064a 4087090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014802 n_act=18331 n_pre=18315 n_req=31159 n_rd=88628 n_write=21878 bw_util=0.0531
n_activity=611432 dram_eff=0.3615
bk0: 5732a 4094562i bk1: 5708a 4093830i bk2: 5184a 4101203i bk3: 5208a 4098918i bk4: 5388a 4097395i bk5: 5344a 4095341i bk6: 5364a 4095922i bk7: 5488a 4092934i bk8: 5296a 4095995i bk9: 5376a 4094177i bk10: 5144a 4102278i bk11: 5484a 4096523i bk12: 5852a 4090657i bk13: 5956a 4087671i bk14: 6016a 4086558i bk15: 6088a 4085516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344451
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014376 n_act=18356 n_pre=18340 n_req=31280 n_rd=89048 n_write=21834 bw_util=0.05328
n_activity=614030 dram_eff=0.3612
bk0: 5784a 4093812i bk1: 5636a 4093393i bk2: 5144a 4100679i bk3: 5300a 4098818i bk4: 5444a 4094374i bk5: 5444a 4094631i bk6: 5356a 4095540i bk7: 5524a 4094349i bk8: 5340a 4094427i bk9: 5284a 4095245i bk10: 5336a 4096572i bk11: 5380a 4099170i bk12: 5812a 4092336i bk13: 6152a 4087544i bk14: 5976a 4088634i bk15: 6136a 4085221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014330 n_act=18313 n_pre=18297 n_req=31358 n_rd=89064 n_write=21950 bw_util=0.05335
n_activity=612624 dram_eff=0.3624
bk0: 5656a 4094417i bk1: 5588a 4098551i bk2: 5400a 4097908i bk3: 5268a 4097983i bk4: 5432a 4095310i bk5: 5400a 4096177i bk6: 5376a 4097417i bk7: 5408a 4094469i bk8: 5304a 4095755i bk9: 5264a 4099669i bk10: 5556a 4098844i bk11: 5396a 4097534i bk12: 5996a 4089944i bk13: 6004a 4087207i bk14: 6008a 4089248i bk15: 6008a 4085192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4013986 n_act=18423 n_pre=18407 n_req=31389 n_rd=88980 n_write=22158 bw_util=0.05341
n_activity=611966 dram_eff=0.3632
bk0: 5680a 4095978i bk1: 5584a 4094945i bk2: 5220a 4099300i bk3: 5332a 4098873i bk4: 5424a 4092292i bk5: 5364a 4094829i bk6: 5312a 4096304i bk7: 5552a 4090976i bk8: 5292a 4094523i bk9: 5284a 4099014i bk10: 5404a 4097504i bk11: 5416a 4097091i bk12: 6028a 4089294i bk13: 5952a 4087614i bk14: 6024a 4087927i bk15: 6112a 4085819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014177 n_act=18232 n_pre=18216 n_req=31439 n_rd=89068 n_write=22261 bw_util=0.0535
n_activity=611183 dram_eff=0.3643
bk0: 5588a 4093938i bk1: 5628a 4094945i bk2: 5264a 4100323i bk3: 5276a 4100182i bk4: 5344a 4095019i bk5: 5280a 4096673i bk6: 5488a 4093309i bk7: 5528a 4091046i bk8: 5416a 4093228i bk9: 5196a 4096505i bk10: 5316a 4097358i bk11: 5428a 4095444i bk12: 6016a 4088985i bk13: 6012a 4088908i bk14: 6072a 4086623i bk15: 6216a 4084566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35485
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4012410 n_act=18548 n_pre=18532 n_req=31773 n_rd=89972 n_write=22492 bw_util=0.05404
n_activity=619280 dram_eff=0.3632
bk0: 5788a 4094349i bk1: 5784a 4091262i bk2: 5412a 4097599i bk3: 5320a 4098892i bk4: 5216a 4097655i bk5: 5340a 4093084i bk6: 5588a 4090614i bk7: 5644a 4092136i bk8: 5416a 4093210i bk9: 5308a 4097713i bk10: 5560a 4092897i bk11: 5444a 4096057i bk12: 6000a 4088904i bk13: 6048a 4087639i bk14: 6040a 4086497i bk15: 6064a 4084953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350085
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4013914 n_act=18342 n_pre=18326 n_req=31443 n_rd=89288 n_write=22084 bw_util=0.05352
n_activity=613974 dram_eff=0.3628
bk0: 5540a 4099732i bk1: 5676a 4094741i bk2: 5448a 4095858i bk3: 5308a 4099452i bk4: 5472a 4095135i bk5: 5492a 4096468i bk6: 5388a 4095816i bk7: 5488a 4094142i bk8: 5296a 4096487i bk9: 5420a 4095205i bk10: 5396a 4097112i bk11: 5416a 4095858i bk12: 5932a 4088563i bk13: 5892a 4088990i bk14: 6164a 4086598i bk15: 5960a 4087769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348862
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4013856 n_act=18347 n_pre=18331 n_req=31719 n_rd=89052 n_write=22368 bw_util=0.05354
n_activity=613152 dram_eff=0.3634
bk0: 5608a 4096248i bk1: 5600a 4097414i bk2: 5372a 4098553i bk3: 5380a 4098368i bk4: 5440a 4093854i bk5: 5288a 4097075i bk6: 5380a 4093826i bk7: 5504a 4092784i bk8: 5352a 4094708i bk9: 5288a 4098305i bk10: 5472a 4094567i bk11: 5280a 4094203i bk12: 6036a 4086912i bk13: 5968a 4089005i bk14: 6044a 4088626i bk15: 6040a 4086028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344987
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4015291 n_act=18104 n_pre=18088 n_req=31214 n_rd=88564 n_write=21907 bw_util=0.05309
n_activity=605406 dram_eff=0.3649
bk0: 5608a 4095547i bk1: 5672a 4091706i bk2: 5192a 4101832i bk3: 4964a 4105351i bk4: 5372a 4093813i bk5: 5432a 4094354i bk6: 5544a 4094822i bk7: 5404a 4096048i bk8: 5224a 4095601i bk9: 5340a 4095440i bk10: 5380a 4094898i bk11: 5324a 4097632i bk12: 5976a 4088307i bk13: 6056a 4087388i bk14: 6080a 4087994i bk15: 5996a 4085811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350383
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4161954 n_nop=4014906 n_act=18226 n_pre=18210 n_req=31213 n_rd=88740 n_write=21872 bw_util=0.05315
n_activity=613292 dram_eff=0.3607
bk0: 5632a 4094831i bk1: 5624a 4093374i bk2: 5264a 4102048i bk3: 5260a 4101686i bk4: 5316a 4096560i bk5: 5232a 4098019i bk6: 5560a 4092686i bk7: 5580a 4093908i bk8: 5292a 4095742i bk9: 5400a 4095002i bk10: 5336a 4099211i bk11: 5280a 4097198i bk12: 5908a 4088096i bk13: 6036a 4086381i bk14: 5944a 4089875i bk15: 6076a 4089010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11010, Miss_rate = 0.054, Pending_hits = 1033, Reservation_fails = 12
L2_cache_bank[1]: Access = 205937, Miss = 11173, Miss_rate = 0.054, Pending_hits = 1019, Reservation_fails = 6
L2_cache_bank[2]: Access = 205029, Miss = 10994, Miss_rate = 0.054, Pending_hits = 1047, Reservation_fails = 11
L2_cache_bank[3]: Access = 205636, Miss = 11163, Miss_rate = 0.054, Pending_hits = 1070, Reservation_fails = 10
L2_cache_bank[4]: Access = 205010, Miss = 11048, Miss_rate = 0.054, Pending_hits = 1023, Reservation_fails = 13
L2_cache_bank[5]: Access = 206107, Miss = 11214, Miss_rate = 0.054, Pending_hits = 1043, Reservation_fails = 12
L2_cache_bank[6]: Access = 206240, Miss = 11182, Miss_rate = 0.054, Pending_hits = 1054, Reservation_fails = 13
L2_cache_bank[7]: Access = 205089, Miss = 11084, Miss_rate = 0.054, Pending_hits = 1003, Reservation_fails = 15
L2_cache_bank[8]: Access = 205876, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1065, Reservation_fails = 10
L2_cache_bank[9]: Access = 205691, Miss = 11149, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 11
L2_cache_bank[10]: Access = 205863, Miss = 11126, Miss_rate = 0.054, Pending_hits = 1037, Reservation_fails = 9
L2_cache_bank[11]: Access = 205901, Miss = 11141, Miss_rate = 0.054, Pending_hits = 1046, Reservation_fails = 15
L2_cache_bank[12]: Access = 206031, Miss = 11255, Miss_rate = 0.055, Pending_hits = 1036, Reservation_fails = 11
L2_cache_bank[13]: Access = 206398, Miss = 11238, Miss_rate = 0.054, Pending_hits = 1011, Reservation_fails = 11
L2_cache_bank[14]: Access = 205748, Miss = 11159, Miss_rate = 0.054, Pending_hits = 1002, Reservation_fails = 13
L2_cache_bank[15]: Access = 206195, Miss = 11163, Miss_rate = 0.054, Pending_hits = 1002, Reservation_fails = 12
L2_cache_bank[16]: Access = 240327, Miss = 11176, Miss_rate = 0.047, Pending_hits = 1394, Reservation_fails = 10
L2_cache_bank[17]: Access = 205364, Miss = 11087, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 8
L2_cache_bank[18]: Access = 204106, Miss = 11094, Miss_rate = 0.054, Pending_hits = 1004, Reservation_fails = 20
L2_cache_bank[19]: Access = 203935, Miss = 11047, Miss_rate = 0.054, Pending_hits = 1035, Reservation_fails = 20
L2_cache_bank[20]: Access = 203542, Miss = 11063, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 16
L2_cache_bank[21]: Access = 204790, Miss = 11122, Miss_rate = 0.054, Pending_hits = 1003, Reservation_fails = 7
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244784
L2_total_cache_miss_rate = 0.0538
L2_total_cache_pending_hits = 22938
L2_total_cache_reservation_fails = 265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3173513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.9742
	minimum = 6
	maximum = 795
Network latency average = 40.5959
	minimum = 6
	maximum = 626
Slowest packet = 9051484
Flit latency average = 47.1649
	minimum = 6
	maximum = 625
Slowest flit = 15631750
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0574186
	minimum = 0.0463508 (at node 23)
	maximum = 0.312138 (at node 44)
Accepted packet rate average = 0.0574186
	minimum = 0.0463508 (at node 23)
	maximum = 0.312138 (at node 44)
Injected flit rate average = 0.0861279
	minimum = 0.070354 (at node 37)
	maximum = 0.330201 (at node 44)
Accepted flit rate average= 0.0861279
	minimum = 0.0595939 (at node 23)
	maximum = 0.606213 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1794 (18 samples)
	minimum = 6 (18 samples)
	maximum = 502.611 (18 samples)
Network latency average = 23.2645 (18 samples)
	minimum = 6 (18 samples)
	maximum = 374.833 (18 samples)
Flit latency average = 23.8059 (18 samples)
	minimum = 6 (18 samples)
	maximum = 374.111 (18 samples)
Fragmentation average = 0.00955989 (18 samples)
	minimum = 0 (18 samples)
	maximum = 116.389 (18 samples)
Injected packet rate average = 0.0474964 (18 samples)
	minimum = 0.0394693 (18 samples)
	maximum = 0.131503 (18 samples)
Accepted packet rate average = 0.0474964 (18 samples)
	minimum = 0.0394693 (18 samples)
	maximum = 0.131503 (18 samples)
Injected flit rate average = 0.076441 (18 samples)
	minimum = 0.050578 (18 samples)
	maximum = 0.177421 (18 samples)
Accepted flit rate average = 0.076441 (18 samples)
	minimum = 0.0577675 (18 samples)
	maximum = 0.246829 (18 samples)
Injected packet size average = 1.6094 (18 samples)
Accepted packet size average = 1.6094 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 0 sec (4680 sec)
gpgpu_simulation_rate = 24750 (inst/sec)
gpgpu_simulation_rate = 1342 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19890
gpu_sim_insn = 5569050
gpu_ipc =     279.9925
gpu_tot_sim_cycle = 6530339
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      18.5901
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3869412
gpu_stall_icnt2sh    = 11548697
partiton_reqs_in_parallel = 437439
partiton_reqs_in_parallel_total    = 45441859
partiton_level_parallism =      21.9929
partiton_level_parallism_total  =       7.0256
partiton_reqs_in_parallel_util = 437439
partiton_reqs_in_parallel_util_total    = 45441859
gpu_sim_cycle_parition_util = 19890
gpu_tot_sim_cycle_parition_util    = 2235316
partiton_level_parallism_util =      21.9929
partiton_level_parallism_util_total  =      20.3437
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     457.1839 GB/Sec
L2_BW_total  =      67.4824 GB/Sec
gpu_total_sim_rate=25611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023125
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6508, 7103, 7211, 7213, 6970, 6477, 6620, 6576, 6791, 6432, 6732, 6559, 6956, 6856, 6862, 6399, 6145, 6209, 6473, 6280, 6553, 6327, 6838, 6540, 5696, 5870, 6533, 6209, 6269, 6559, 6721, 5964, 5950, 6083, 6131, 5711, 5589, 6081, 5899, 5807, 5661, 5835, 5803, 5958, 5623, 6065, 5476, 5216, 5031, 5619, 5352, 5523, 5217, 4971, 5050, 5506, 5050, 4996, 5278, 5731, 5291, 5122, 4948, 5124, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16287276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60964
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24201091	W0_Idle:42726886	W0_Scoreboard:49501614	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 413 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6527951 
mrq_lat_table:245062 	5781 	6231 	38730 	30285 	9586 	6668 	8264 	8766 	3403 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3209919 	1336743 	30930 	17513 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	437783 	97782 	1630695 	1139046 	536843 	635942 	100621 	9040 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	678625 	936739 	1737647 	122563 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1076208 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1340 	936 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        36        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        43        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        96        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.717822  1.701065  1.660309  1.699340  1.708444  1.675207  1.724638  1.700000  1.710978  1.702055  1.763063  1.743546  1.766871  1.733582  1.736280  1.807662 
dram[1]:  1.729774  1.714992  1.672777  1.657822  1.682526  1.642857  1.688482  1.672457  1.736749  1.731128  1.778612  1.797567  1.727692  1.730442  1.731467  1.757485 
dram[2]:  1.704403  1.721446  1.644689  1.666369  1.646025  1.639624  1.709075  1.753725  1.748052  1.718247  1.742531  1.811031  1.759494  1.745725  1.723958  1.737972 
dram[3]:  1.678077  1.673520  1.714414  1.690433  1.683391  1.661290  1.696491  1.686799  1.717336  1.731729  1.837391  1.764912  1.766719  1.730507  1.763498  1.759146 
dram[4]:  1.721992  1.651540  1.684982  1.668744  1.653556  1.647972  1.716192  1.721615  1.773852  1.767172  1.732766  1.754070  1.751124  1.720422  1.728916  1.727941 
dram[5]:  1.727504  1.724979  1.673636  1.731754  1.690476  1.720867  1.712947  1.666667  1.780087  1.757466  1.764398  1.755537  1.763815  1.767622  1.729550  1.785607 
dram[6]:  1.758877  1.701195  1.662671  1.667551  1.682268  1.667528  1.672118  1.721947  1.786885  1.750439  1.749592  1.781961  1.730448  1.736048  1.734860  1.793981 
dram[7]:  1.702521  1.758186  1.632653  1.694765  1.689715  1.693825  1.713274  1.711966  1.782842  1.731769  1.779322  1.737607  1.715062  1.736593  1.778198  1.753446 
dram[8]:  1.735495  1.708509  1.685995  1.656196  1.662174  1.674667  1.698888  1.700168  1.781834  1.799083  1.739167  1.780944  2.011381  1.693633  1.777778  1.739910 
dram[9]:  1.722831  1.727425  1.682860  1.691089  1.632242  1.712906  1.760208  1.730257  1.779857  1.845455  1.751730  1.745614  1.748461  1.705968  1.781417  1.778291 
dram[10]:  1.708194  1.718647  1.638298  1.685289  1.731193  1.644007  1.691860  1.769772  1.799644  1.769432  1.766637  1.759015  1.714715  1.705490  1.762634  1.767584 
average row locality = 362882/210219 = 1.726209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1501      1387      1391      1414      1481      1423      1449      1401      1411      1386      1414      1611      1612      1566      1608 
dram[1]:      1533      1510      1388      1377      1440      1418      1425      1458      1401      1417      1372      1452      1551      1569      1585      1617 
dram[2]:      1545      1506      1374      1402      1445      1428      1433      1464      1408      1386      1402      1431      1561      1628      1598      1612 
dram[3]:      1512      1479      1441      1408      1435      1436      1429      1430      1419      1390      1469      1417      1587      1575      1599      1594 
dram[4]:      1520      1476      1387      1422      1439      1426      1428      1459      1400      1403      1437      1430      1600      1581      1595      1611 
dram[5]:      1485      1479      1390      1386      1427      1413      1460      1466      1434      1367      1420      1435      1602      1596      1607      1647 
dram[6]:      1540      1555      1455      1421      1395      1418      1485      1511      1444      1418      1480      1447      1585      1600      1597      1602 
dram[7]:      1470      1507      1423      1428      1444      1463      1416      1466      1411      1439      1429      1433      1563      1543      1622      1581 
dram[8]:      1490      1490      1412      1426      1441      1401      1437      1461      1424      1398      1432      1400      1587      1584      1581      1610 
dram[9]:      1501      1495      1384      1322      1429      1443      1479      1434      1394      1417      1429      1410      1577      1613      1615      1584 
dram[10]:      1484      1510      1405      1390      1407      1388      1486      1463      1416      1426      1417      1388      1577      1590      1582      1602 
total reads: 259765
bank skew: 1647/1322 = 1.25
chip skew: 23953/23513 = 1.02
number of total write accesses:
dram[0]:       578       576       441       412       508       546       481       540       594       577       571       612       693       711       712       704 
dram[1]:       605       572       437       435       505       491       510       564       565       624       524       617       695       665       704       731 
dram[2]:       623       589       422       466       522       492       488       537       611       535       581       572       663       720       719       736 
dram[3]:       547       556       474       465       511       521       505       525       592       553       644       595       685       711       720       714 
dram[4]:       555       562       453       452       537       484       501       588       608       578       599       617       736       702       701       739 
dram[5]:       550       572       451       441       490       492       551       544       622       575       602       626       728       686       740       735 
dram[6]:       590       580       487       465       474       518       560       576       627       574       665       588       694       702       752       723 
dram[7]:       556       587       497       482       511       512       520       537       584       627       619       600       646       659       727       709 
dram[8]:       544       538       478       472       532       483       549       569       577       563       615       600      1064       677       707       718 
dram[9]:       544       571       452       386       515       508       547       516       603       613       596       580       696       731       724       726 
dram[10]:       559       573       443       420       480       450       551       551       605       600       574       612       707       709       720       710 
total reads: 103117
bank skew: 1064/386 = 2.76
chip skew: 9686/9244 = 1.05
average mf latency per bank:
dram[0]:       5290      5541      5847      5768      5773      5516      6107      6033      5601      5843      5944      6051      4100      4182      3820      4216
dram[1]:       5293      5409      5778      5862      5454      5848      6072      5722      6137      5726      6117      5817      4041      3943      3793      3783
dram[2]:       5256      5508      5986      5760      5557      5967      6394      5883      5673      6367      5673      5807      3862      3841      3997      4169
dram[3]:       5791      5287      5643      5581      5556      5741      6253      5960      5684      5710      5735      5994      3867      3999      3964      4060
dram[4]:       5405      5264      5843      5565      5610      5900      6199      5757      5817      5846      5917      5681      4112      3880      4223      4038
dram[5]:       5460      5390      5942      6215      6147      5713      5843      5833      5921      5973      5952      6045      3945      3972      4233      4075
dram[6]:       5216      5164      5636      6060      5691      5808      5784      5824      5629      6066      5391      6134      4089      4113      4143      4053
dram[7]:       5439      5098      5648      5818      5921      5819      6041      6063      5663      5898      5904      5995      4078      4334      4216      4108
dram[8]:       5499      5595      5572      5588      5567      6135      6007      5757      5993      5718      5783      5682      6551      4243      4356      3936
dram[9]:       5945      5484      5674      6070      5842      5749      5710      5952      5593      5812      5770      5538      3936      3909      4341      3830
dram[10]:       5217      5573      5548      5930      6078      6138      6154      5716      5542      5714      5843      5564      4031      3882      4156      3881
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043766 n_act=19046 n_pre=19030 n_req=32815 n_rd=94236 n_write=22807 bw_util=0.05575
n_activity=630563 dram_eff=0.3712
bk0: 6016a 4126906i bk1: 6004a 4126237i bk2: 5548a 4131742i bk3: 5564a 4133034i bk4: 5656a 4125245i bk5: 5924a 4124709i bk6: 5692a 4128590i bk7: 5796a 4126102i bk8: 5604a 4124328i bk9: 5644a 4125655i bk10: 5544a 4129711i bk11: 5656a 4127214i bk12: 6444a 4119486i bk13: 6448a 4118403i bk14: 6264a 4119554i bk15: 6432a 4118778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043835 n_act=19084 n_pre=19068 n_req=32757 n_rd=94052 n_write=22846 bw_util=0.05568
n_activity=631446 dram_eff=0.3703
bk0: 6132a 4126553i bk1: 6040a 4125893i bk2: 5552a 4132444i bk3: 5508a 4132643i bk4: 5760a 4128598i bk5: 5672a 4126880i bk6: 5700a 4127703i bk7: 5832a 4124148i bk8: 5604a 4126851i bk9: 5668a 4125365i bk10: 5488a 4133731i bk11: 5808a 4128774i bk12: 6204a 4123222i bk13: 6276a 4120239i bk14: 6340a 4118890i bk15: 6468a 4117777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043238 n_act=19154 n_pre=19138 n_req=32899 n_rd=94492 n_write=22863 bw_util=0.0559
n_activity=634759 dram_eff=0.3698
bk0: 6180a 4126761i bk1: 6024a 4125219i bk2: 5496a 4133247i bk3: 5608a 4131621i bk4: 5780a 4126093i bk5: 5712a 4125889i bk6: 5732a 4126864i bk7: 5856a 4126881i bk8: 5632a 4127562i bk9: 5544a 4127866i bk10: 5608a 4128935i bk11: 5724a 4130884i bk12: 6244a 4123274i bk13: 6512a 4119595i bk14: 6392a 4119983i bk15: 6448a 4117096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043331 n_act=19118 n_pre=19102 n_req=32938 n_rd=94480 n_write=22854 bw_util=0.05589
n_activity=633026 dram_eff=0.3707
bk0: 6048a 4126978i bk1: 5916a 4132177i bk2: 5764a 4130526i bk3: 5632a 4130682i bk4: 5740a 4127430i bk5: 5744a 4128478i bk6: 5716a 4128912i bk7: 5720a 4126594i bk8: 5676a 4127434i bk9: 5560a 4133059i bk10: 5876a 4131514i bk11: 5668a 4129420i bk12: 6348a 4122715i bk13: 6300a 4120230i bk14: 6396a 4121497i bk15: 6376a 4117848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4042685 n_act=19265 n_pre=19249 n_req=33026 n_rd=94456 n_write=23230 bw_util=0.05606
n_activity=632966 dram_eff=0.3719
bk0: 6080a 4128089i bk1: 5904a 4126904i bk2: 5548a 4132121i bk3: 5688a 4130826i bk4: 5756a 4124282i bk5: 5704a 4126744i bk6: 5712a 4127376i bk7: 5836a 4122959i bk8: 5600a 4125791i bk9: 5612a 4131568i bk10: 5748a 4127991i bk11: 5720a 4128756i bk12: 6400a 4119429i bk13: 6324a 4119367i bk14: 6380a 4120008i bk15: 6444a 4117273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043200 n_act=19026 n_pre=19010 n_req=33019 n_rd=94456 n_write=23193 bw_util=0.05604
n_activity=631332 dram_eff=0.3727
bk0: 5940a 4126105i bk1: 5916a 4126700i bk2: 5560a 4133730i bk3: 5544a 4134295i bk4: 5708a 4127121i bk5: 5652a 4128246i bk6: 5840a 4124663i bk7: 5864a 4122329i bk8: 5736a 4125086i bk9: 5468a 4129798i bk10: 5680a 4129159i bk11: 5740a 4128201i bk12: 6408a 4119769i bk13: 6384a 4120617i bk14: 6428a 4118337i bk15: 6588a 4116128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374141
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4040557 n_act=19430 n_pre=19414 n_req=33528 n_rd=95812 n_write=23672 bw_util=0.05691
n_activity=640931 dram_eff=0.3728
bk0: 6160a 4126424i bk1: 6220a 4122863i bk2: 5820a 4128742i bk3: 5684a 4131073i bk4: 5580a 4128926i bk5: 5672a 4124205i bk6: 5940a 4121647i bk7: 6044a 4123239i bk8: 5776a 4123976i bk9: 5672a 4126961i bk10: 5920a 4122694i bk11: 5788a 4126495i bk12: 6340a 4120172i bk13: 6400a 4118934i bk14: 6388a 4116523i bk15: 6408a 4117129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379636
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043011 n_act=19123 n_pre=19107 n_req=33011 n_rd=94552 n_write=23092 bw_util=0.05604
n_activity=633828 dram_eff=0.3712
bk0: 5880a 4132930i bk1: 6028a 4127817i bk2: 5692a 4129535i bk3: 5712a 4131661i bk4: 5776a 4128257i bk5: 5852a 4128173i bk6: 5664a 4127803i bk7: 5864a 4125752i bk8: 5644a 4126932i bk9: 5756a 4126486i bk10: 5716a 4130050i bk11: 5732a 4127555i bk12: 6252a 4121917i bk13: 6172a 4123224i bk14: 6488a 4119555i bk15: 6324a 4119711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043133 n_act=19092 n_pre=19076 n_req=33260 n_rd=94296 n_write=23288 bw_util=0.05601
n_activity=632820 dram_eff=0.3716
bk0: 5960a 4129724i bk1: 5960a 4130021i bk2: 5648a 4132719i bk3: 5704a 4131209i bk4: 5764a 4126709i bk5: 5604a 4129373i bk6: 5748a 4125561i bk7: 5844a 4123312i bk8: 5696a 4126711i bk9: 5592a 4130428i bk10: 5728a 4127768i bk11: 5600a 4127334i bk12: 6348a 4119275i bk13: 6336a 4121186i bk14: 6324a 4120994i bk15: 6440a 4118055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4044161 n_act=18896 n_pre=18880 n_req=32834 n_rd=94104 n_write=22844 bw_util=0.0557
n_activity=626131 dram_eff=0.3736
bk0: 6004a 4126496i bk1: 5980a 4124586i bk2: 5536a 4134001i bk3: 5288a 4137901i bk4: 5716a 4124899i bk5: 5772a 4125223i bk6: 5916a 4125820i bk7: 5736a 4127546i bk8: 5576a 4127004i bk9: 5668a 4127357i bk10: 5716a 4126374i bk11: 5640a 4129039i bk12: 6308a 4119543i bk13: 6452a 4117971i bk14: 6460a 4119045i bk15: 6336a 4116849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4198885 n_nop=4043992 n_act=18986 n_pre=18970 n_req=32795 n_rd=94124 n_write=22813 bw_util=0.0557
n_activity=633885 dram_eff=0.369
bk0: 5936a 4127704i bk1: 6040a 4124787i bk2: 5620a 4135002i bk3: 5560a 4134747i bk4: 5628a 4129586i bk5: 5552a 4130646i bk6: 5944a 4123279i bk7: 5852a 4126422i bk8: 5664a 4126803i bk9: 5704a 4127697i bk10: 5668a 4130812i bk11: 5552a 4129028i bk12: 6308a 4118950i bk13: 6360a 4118474i bk14: 6328a 4121498i bk15: 6408a 4121719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11692, Miss_rate = 0.056, Pending_hits = 1045, Reservation_fails = 12
L2_cache_bank[1]: Access = 210322, Miss = 11867, Miss_rate = 0.056, Pending_hits = 1036, Reservation_fails = 6
L2_cache_bank[2]: Access = 209466, Miss = 11695, Miss_rate = 0.056, Pending_hits = 1054, Reservation_fails = 11
L2_cache_bank[3]: Access = 209934, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1079, Reservation_fails = 10
L2_cache_bank[4]: Access = 209540, Miss = 11766, Miss_rate = 0.056, Pending_hits = 1035, Reservation_fails = 13
L2_cache_bank[5]: Access = 210392, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1057, Reservation_fails = 12
L2_cache_bank[6]: Access = 210689, Miss = 11891, Miss_rate = 0.056, Pending_hits = 1063, Reservation_fails = 13
L2_cache_bank[7]: Access = 209302, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1011, Reservation_fails = 15
L2_cache_bank[8]: Access = 210327, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1075, Reservation_fails = 10
L2_cache_bank[9]: Access = 209957, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1016, Reservation_fails = 11
L2_cache_bank[10]: Access = 210261, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1047, Reservation_fails = 9
L2_cache_bank[11]: Access = 210055, Miss = 11789, Miss_rate = 0.056, Pending_hits = 1047, Reservation_fails = 15
L2_cache_bank[12]: Access = 210465, Miss = 11981, Miss_rate = 0.057, Pending_hits = 1055, Reservation_fails = 11
L2_cache_bank[13]: Access = 210869, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1017, Reservation_fails = 11
L2_cache_bank[14]: Access = 209940, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1006, Reservation_fails = 13
L2_cache_bank[15]: Access = 210618, Miss = 11860, Miss_rate = 0.056, Pending_hits = 1018, Reservation_fails = 12
L2_cache_bank[16]: Access = 244634, Miss = 11804, Miss_rate = 0.048, Pending_hits = 1395, Reservation_fails = 10
L2_cache_bank[17]: Access = 209736, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1006, Reservation_fails = 8
L2_cache_bank[18]: Access = 208560, Miss = 11808, Miss_rate = 0.057, Pending_hits = 1027, Reservation_fails = 20
L2_cache_bank[19]: Access = 208272, Miss = 11718, Miss_rate = 0.056, Pending_hits = 1035, Reservation_fails = 20
L2_cache_bank[20]: Access = 208064, Miss = 11774, Miss_rate = 0.057, Pending_hits = 1015, Reservation_fails = 16
L2_cache_bank[21]: Access = 209003, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1004, Reservation_fails = 7
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259765
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 23143
L2_total_cache_reservation_fails = 265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48235
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0608
	minimum = 6
	maximum = 83
Network latency average = 9.3107
	minimum = 6
	maximum = 71
Slowest packet = 9160242
Flit latency average = 9.33541
	minimum = 6
	maximum = 70
Slowest flit = 15797024
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0964734
	minimum = 0.0777063 (at node 26)
	maximum = 0.113882 (at node 32)
Accepted packet rate average = 0.0964734
	minimum = 0.0777063 (at node 26)
	maximum = 0.113882 (at node 32)
Injected flit rate average = 0.14974
	minimum = 0.0821308 (at node 26)
	maximum = 0.23327 (at node 32)
Accepted flit rate average= 0.14974
	minimum = 0.110413 (at node 39)
	maximum = 0.193398 (at node 16)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6469 (19 samples)
	minimum = 6 (19 samples)
	maximum = 480.526 (19 samples)
Network latency average = 22.5301 (19 samples)
	minimum = 6 (19 samples)
	maximum = 358.842 (19 samples)
Flit latency average = 23.0443 (19 samples)
	minimum = 6 (19 samples)
	maximum = 358.105 (19 samples)
Fragmentation average = 0.00905673 (19 samples)
	minimum = 0 (19 samples)
	maximum = 110.263 (19 samples)
Injected packet rate average = 0.0500742 (19 samples)
	minimum = 0.0414818 (19 samples)
	maximum = 0.130576 (19 samples)
Accepted packet rate average = 0.0500742 (19 samples)
	minimum = 0.0414818 (19 samples)
	maximum = 0.130576 (19 samples)
Injected flit rate average = 0.0802989 (19 samples)
	minimum = 0.0522387 (19 samples)
	maximum = 0.18036 (19 samples)
Accepted flit rate average = 0.0802989 (19 samples)
	minimum = 0.0605383 (19 samples)
	maximum = 0.244017 (19 samples)
Injected packet size average = 1.6036 (19 samples)
Accepted packet size average = 1.6036 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 0 sec (4740 sec)
gpgpu_simulation_rate = 25611 (inst/sec)
gpgpu_simulation_rate = 1377 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3277
gpu_sim_insn = 4446854
gpu_ipc =    1356.9894
gpu_tot_sim_cycle = 6755766
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      18.6280
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3869412
gpu_stall_icnt2sh    = 11548981
partiton_reqs_in_parallel = 72094
partiton_reqs_in_parallel_total    = 45879298
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.8018
partiton_reqs_in_parallel_util = 72094
partiton_reqs_in_parallel_util_total    = 45879298
gpu_sim_cycle_parition_util = 3277
gpu_tot_sim_cycle_parition_util    = 2255206
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3461
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     236.9166 GB/Sec
L2_BW_total  =      65.3456 GB/Sec
gpu_total_sim_rate=26466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6613, 7208, 7316, 7318, 7075, 6582, 6725, 6681, 6896, 6537, 6837, 6664, 7061, 6961, 6967, 6504, 6250, 6314, 6578, 6385, 6658, 6432, 6943, 6645, 5801, 5975, 6638, 6314, 6374, 6664, 6826, 6069, 6034, 6167, 6215, 5795, 5673, 6165, 5983, 5891, 5745, 5919, 5887, 6042, 5707, 6149, 5560, 5300, 5115, 5703, 5436, 5607, 5301, 5055, 5134, 5590, 5134, 5080, 5362, 5815, 5375, 5206, 5032, 5208, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16287276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60964
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24217370	W0_Idle:42728149	W0_Scoreboard:49534942	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 413 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6755765 
mrq_lat_table:245693 	5827 	6263 	38765 	30326 	9593 	6668 	8264 	8766 	3403 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3217714 	1337139 	30930 	17513 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	445876 	97880 	1630695 	1139046 	536843 	635942 	100621 	9040 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	685099 	938216 	1737866 	122564 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1076228 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1347 	936 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        36        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        43        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        96        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.717822  1.701065  1.660309  1.699340  1.712256  1.679339  1.725792  1.702818  1.712575  1.701110  1.762803  1.743788  1.768937  1.739001  1.738005  1.812500 
dram[1]:  1.729774  1.714992  1.672777  1.657822  1.686851  1.644578  1.690497  1.676592  1.738326  1.732203  1.778192  1.794983  1.733282  1.731424  1.733938  1.761406 
dram[2]:  1.704403  1.721446  1.644689  1.666369  1.653010  1.640785  1.713778  1.756567  1.750216  1.721034  1.744513  1.812105  1.767956  1.748143  1.727881  1.742604 
dram[3]:  1.678077  1.673520  1.714414  1.690433  1.685121  1.663837  1.700263  1.687931  1.720000  1.732206  1.840139  1.763780  1.769231  1.732980  1.768237  1.761615 
dram[4]:  1.721992  1.651540  1.684982  1.668744  1.656355  1.651424  1.720000  1.722689  1.776896  1.769573  1.733673  1.756202  1.754491  1.724398  1.732882  1.729611 
dram[5]:  1.727504  1.724979  1.673636  1.731754  1.696649  1.728094  1.717206  1.669428  1.781520  1.756781  1.763684  1.754894  1.772315  1.772798  1.734168  1.788764 
dram[6]:  1.758877  1.701195  1.662671  1.667551  1.686151  1.670973  1.677024  1.724650  1.791559  1.753940  1.755501  1.781850  1.738041  1.740015  1.738745  1.796453 
dram[7]:  1.702521  1.758186  1.632653  1.694765  1.692308  1.696658  1.716814  1.717336  1.783615  1.734728  1.778646  1.741247  1.717611  1.740741  1.781392  1.761285 
dram[8]:  1.735495  1.708509  1.685995  1.656196  1.665543  1.675844  1.700855  1.706868  1.784192  1.798719  1.738540  1.780639  2.012859  1.696629  1.782440  1.746079 
dram[9]:  1.722831  1.727425  1.682860  1.691089  1.634228  1.716418  1.763021  1.730496  1.782918  1.846781  1.755402  1.745837  1.751729  1.712000  1.783866  1.778462 
dram[10]:  1.708194  1.718647  1.638298  1.685289  1.736697  1.643750  1.695436  1.770852  1.801066  1.771777  1.765901  1.760316  1.715782  1.705708  1.765876  1.768526 
average row locality = 363674/210419 = 1.728333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1501      1387      1391      1420      1486      1426      1454      1407      1414      1390      1421      1617      1618      1569      1613 
dram[1]:      1533      1510      1388      1377      1445      1420      1429      1463      1407      1420      1381      1456      1557      1571      1589      1622 
dram[2]:      1545      1506      1374      1402      1455      1431      1440      1469      1412      1393      1406      1434      1571      1632      1605      1617 
dram[3]:      1512      1479      1441      1408      1437      1439      1435      1433      1427      1393      1474      1420      1591      1578      1605      1597 
dram[4]:      1520      1476      1387      1422      1444      1430      1434      1462      1406      1409      1443      1435      1607      1586      1601      1614 
dram[5]:      1485      1479      1390      1386      1434      1421      1465      1471      1440      1368      1426      1436      1610      1604      1612      1652 
dram[6]:      1540      1555      1455      1421      1401      1422      1491      1516      1452      1427      1489      1452      1593      1605      1603      1607 
dram[7]:      1470      1507      1423      1428      1447      1468      1420      1474      1417      1445      1430      1439      1566      1548      1626      1589 
dram[8]:      1490      1490      1412      1426      1445      1404      1441      1469      1431      1402      1433      1404      1592      1588      1585      1618 
dram[9]:      1501      1495      1384      1322      1433      1447      1484      1436      1400      1422      1435      1412      1582      1620      1620      1586 
dram[10]:      1484      1510      1405      1390      1413      1390      1492      1466      1422      1433      1423      1392      1583      1592      1587      1605 
total reads: 260424
bank skew: 1652/1322 = 1.25
chip skew: 24029/23568 = 1.02
number of total write accesses:
dram[0]:       578       576       441       412       508       546       481       540       595       578       572       614       695       714       713       707 
dram[1]:       605       572       437       435       505       491       510       564       566       624       527       619       698       666       705       733 
dram[2]:       623       589       422       466       522       492       488       537       613       538       581       572       669       721       719       739 
dram[3]:       547       556       474       465       511       521       505       525       594       554       644       596       686       713       722       716 
dram[4]:       555       562       453       452       537       484       501       588       609       580       601       618       737       704       702       740 
dram[5]:       550       572       451       441       490       492       551       544       623       575       604       626       733       690       743       736 
dram[6]:       590       580       487       465       474       518       560       576       628       576       665       590       696       704       753       723 
dram[7]:       556       587       497       482       511       512       520       537       586       628       619       600       648       661       729       713 
dram[8]:       544       538       478       472       532       483       549       569       578       564       615       601      1069       677       709       720 
dram[9]:       544       571       452       386       515       508       547       516       604       615       596       580       697       734       724       726 
dram[10]:       559       573       443       420       480       451       551       551       606       601       576       613       711       709       721       710 
total reads: 103250
bank skew: 1069/386 = 2.77
chip skew: 9698/9257 = 1.05
average mf latency per bank:
dram[0]:       5290      5541      5847      5768      5760      5506      6102      6023      5587      5836      5934      6030      4090      4170      3818      4206
dram[1]:       5293      5409      5778      5862      5444      5845      6064      5713      6120      5722      6085      5805      4029      3942      3789      3776
dram[2]:       5256      5508      5986      5760      5534      5962      6376      5874      5661      6339      5667      5803      3839      3837      3990      4159
dram[3]:       5791      5287      5643      5581      5554      5736      6239      5956      5661      5703      5726      5987      3863      3994      3955      4055
dram[4]:       5405      5264      5843      5565      5600      5892      6186      5753      5802      5828      5900      5670      4103      3872      4214      4035
dram[5]:       5460      5390      5942      6215      6129      5694      5834      5824      5906      5975      5934      6046      3928      3956      4223      4070
dram[6]:       5216      5164      5636      6060      5677      5800      5772      5815      5610      6038      5374      6118      4076      4105      4135      4048
dram[7]:       5439      5098      5648      5818      5916      5808      6034      6044      5646      5883      5905      5983      4073      4325      4210      4092
dram[8]:       5499      5595      5572      5588      5560      6129      5999      5739      5975      5708      5784      5673      6530      4240      4349      3924
dram[9]:       5945      5484      5674      6070      5835      5741      5701      5950      5578      5797      5758      5537      3930      3897      4336      3831
dram[10]:       5217      5573      5548      5930      6064      6132      6141      5712      5528      5696      5825      5555      4018      3882      4149      3880
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4049512 n_act=19069 n_pre=19053 n_req=32888 n_rd=94472 n_write=22863 bw_util=0.05581
n_activity=631982 dram_eff=0.3713
bk0: 6016a 4132986i bk1: 6004a 4132318i bk2: 5548a 4137824i bk3: 5564a 4139117i bk4: 5680a 4131241i bk5: 5944a 4130691i bk6: 5704a 4134619i bk7: 5816a 4132121i bk8: 5628a 4130260i bk9: 5656a 4131631i bk10: 5560a 4135676i bk11: 5684a 4133114i bk12: 6468a 4125394i bk13: 6472a 4124334i bk14: 6276a 4125552i bk15: 6452a 4124719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4049605 n_act=19105 n_pre=19089 n_req=32825 n_rd=94272 n_write=22898 bw_util=0.05573
n_activity=632739 dram_eff=0.3704
bk0: 6132a 4132633i bk1: 6040a 4131976i bk2: 5552a 4138527i bk3: 5508a 4138726i bk4: 5780a 4134645i bk5: 5680a 4132948i bk6: 5716a 4133735i bk7: 5852a 4130191i bk8: 5628a 4132815i bk9: 5680a 4131391i bk10: 5524a 4139520i bk11: 5824a 4134641i bk12: 6228a 4129177i bk13: 6284a 4126270i bk14: 6356a 4124897i bk15: 6488a 4123749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4048950 n_act=19172 n_pre=19156 n_req=32983 n_rd=94768 n_write=22923 bw_util=0.05598
n_activity=636203 dram_eff=0.37
bk0: 6180a 4132843i bk1: 6024a 4131302i bk2: 5496a 4139330i bk3: 5608a 4137705i bk4: 5820a 4132077i bk5: 5724a 4131888i bk6: 5760a 4132871i bk7: 5876a 4132896i bk8: 5648a 4133535i bk9: 5572a 4133756i bk10: 5624a 4134960i bk11: 5736a 4136920i bk12: 6284a 4129059i bk13: 6528a 4125511i bk14: 6420a 4125991i bk15: 6468a 4123061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4049143 n_act=19134 n_pre=19118 n_req=32998 n_rd=94676 n_write=22898 bw_util=0.05592
n_activity=634141 dram_eff=0.3708
bk0: 6048a 4133058i bk1: 5916a 4138261i bk2: 5764a 4136610i bk3: 5632a 4136766i bk4: 5748a 4133501i bk5: 5756a 4134533i bk6: 5740a 4134924i bk7: 5732a 4132626i bk8: 5708a 4133357i bk9: 5572a 4139067i bk10: 5896a 4137526i bk11: 5680a 4135399i bk12: 6364a 4128738i bk13: 6312a 4126217i bk14: 6420a 4127428i bk15: 6388a 4123798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4048439 n_act=19284 n_pre=19268 n_req=33099 n_rd=94704 n_write=23274 bw_util=0.05611
n_activity=634295 dram_eff=0.372
bk0: 6080a 4134171i bk1: 5904a 4132987i bk2: 5548a 4138204i bk3: 5688a 4136910i bk4: 5776a 4130305i bk5: 5720a 4132764i bk6: 5736a 4133394i bk7: 5848a 4128979i bk8: 5624a 4131784i bk9: 5636a 4137520i bk10: 5772a 4133916i bk11: 5740a 4134711i bk12: 6428a 4125370i bk13: 6344a 4125324i bk14: 6404a 4126002i bk15: 6456a 4123304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4048926 n_act=19043 n_pre=19027 n_req=33100 n_rd=94716 n_write=23257 bw_util=0.05611
n_activity=632769 dram_eff=0.3729
bk0: 5940a 4132185i bk1: 5916a 4132781i bk2: 5560a 4139811i bk3: 5544a 4140377i bk4: 5736a 4133155i bk5: 5684a 4134228i bk6: 5860a 4130706i bk7: 5884a 4128347i bk8: 5760a 4131053i bk9: 5472a 4135849i bk10: 5704a 4135067i bk11: 5744a 4134250i bk12: 6440a 4125615i bk13: 6416a 4126409i bk14: 6448a 4124286i bk15: 6608a 4122139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4046265 n_act=19446 n_pre=19430 n_req=33614 n_rd=96116 n_write=23712 bw_util=0.05699
n_activity=642336 dram_eff=0.3731
bk0: 6160a 4132504i bk1: 6220a 4128945i bk2: 5820a 4134826i bk3: 5684a 4137158i bk4: 5604a 4134944i bk5: 5688a 4130244i bk6: 5964a 4127689i bk7: 6064a 4129248i bk8: 5808a 4129943i bk9: 5708a 4132827i bk10: 5956a 4128674i bk11: 5808a 4132400i bk12: 6372a 4126141i bk13: 6420a 4124887i bk14: 6412a 4122535i bk15: 6428a 4123141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.379144
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4048779 n_act=19137 n_pre=19121 n_req=33083 n_rd=94788 n_write=23144 bw_util=0.05609
n_activity=634976 dram_eff=0.3715
bk0: 5880a 4139012i bk1: 6028a 4133900i bk2: 5692a 4135620i bk3: 5712a 4137748i bk4: 5788a 4134322i bk5: 5872a 4134188i bk6: 5680a 4133862i bk7: 5896a 4131744i bk8: 5668a 4132820i bk9: 5780a 4132450i bk10: 5720a 4136095i bk11: 5756a 4133559i bk12: 6264a 4127892i bk13: 6192a 4129191i bk14: 6504a 4125499i bk15: 6356a 4125616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360944
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4048917 n_act=19109 n_pre=19093 n_req=33328 n_rd=94520 n_write=23330 bw_util=0.05605
n_activity=634209 dram_eff=0.3716
bk0: 5960a 4135806i bk1: 5960a 4136105i bk2: 5648a 4138804i bk3: 5704a 4137294i bk4: 5780a 4132764i bk5: 5616a 4135389i bk6: 5764a 4131591i bk7: 5876a 4129331i bk8: 5724a 4132645i bk9: 5608a 4136396i bk10: 5732a 4133818i bk11: 5616a 4133308i bk12: 6368a 4125169i bk13: 6352a 4127224i bk14: 6340a 4127007i bk15: 6472a 4124004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4049977 n_act=18910 n_pre=18894 n_req=32894 n_rd=94316 n_write=22872 bw_util=0.05574
n_activity=627182 dram_eff=0.3737
bk0: 6004a 4132578i bk1: 5980a 4130670i bk2: 5536a 4140085i bk3: 5288a 4143986i bk4: 5732a 4130929i bk5: 5788a 4131215i bk6: 5936a 4131848i bk7: 5744a 4133594i bk8: 5600a 4132976i bk9: 5688a 4133302i bk10: 5740a 4132385i bk11: 5648a 4135080i bk12: 6328a 4125504i bk13: 6480a 4123900i bk14: 6480a 4125066i bk15: 6344a 4122894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38267
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4204969 n_nop=4049758 n_act=19011 n_pre=18995 n_req=32862 n_rd=94348 n_write=22857 bw_util=0.05575
n_activity=635269 dram_eff=0.369
bk0: 5936a 4133786i bk1: 6040a 4130872i bk2: 5620a 4141089i bk3: 5560a 4140834i bk4: 5652a 4135605i bk5: 5560a 4136640i bk6: 5968a 4129299i bk7: 5864a 4132445i bk8: 5688a 4132751i bk9: 5732a 4133650i bk10: 5692a 4136711i bk11: 5568a 4135019i bk12: 6332a 4124804i bk13: 6368a 4124509i bk14: 6348a 4127509i bk15: 6420a 4127753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1116, Reservation_fails = 12
L2_cache_bank[1]: Access = 210694, Miss = 11898, Miss_rate = 0.056, Pending_hits = 1109, Reservation_fails = 6
L2_cache_bank[2]: Access = 209838, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1136, Reservation_fails = 11
L2_cache_bank[3]: Access = 210306, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1132, Reservation_fails = 10
L2_cache_bank[4]: Access = 209912, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1130, Reservation_fails = 13
L2_cache_bank[5]: Access = 210764, Miss = 11884, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 12
L2_cache_bank[6]: Access = 211062, Miss = 11922, Miss_rate = 0.056, Pending_hits = 1145, Reservation_fails = 13
L2_cache_bank[7]: Access = 209674, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1054, Reservation_fails = 15
L2_cache_bank[8]: Access = 210700, Miss = 11842, Miss_rate = 0.056, Pending_hits = 1165, Reservation_fails = 10
L2_cache_bank[9]: Access = 210329, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1078, Reservation_fails = 11
L2_cache_bank[10]: Access = 210637, Miss = 11862, Miss_rate = 0.056, Pending_hits = 1146, Reservation_fails = 9
L2_cache_bank[11]: Access = 210428, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1112, Reservation_fails = 15
L2_cache_bank[12]: Access = 210840, Miss = 12024, Miss_rate = 0.057, Pending_hits = 1166, Reservation_fails = 11
L2_cache_bank[13]: Access = 211242, Miss = 12005, Miss_rate = 0.057, Pending_hits = 1102, Reservation_fails = 11
L2_cache_bank[14]: Access = 210315, Miss = 11799, Miss_rate = 0.056, Pending_hits = 1061, Reservation_fails = 13
L2_cache_bank[15]: Access = 210991, Miss = 11898, Miss_rate = 0.056, Pending_hits = 1116, Reservation_fails = 12
L2_cache_bank[16]: Access = 245010, Miss = 11829, Miss_rate = 0.048, Pending_hits = 1457, Reservation_fails = 10
L2_cache_bank[17]: Access = 210104, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1077, Reservation_fails = 8
L2_cache_bank[18]: Access = 208928, Miss = 11839, Miss_rate = 0.057, Pending_hits = 1112, Reservation_fails = 20
L2_cache_bank[19]: Access = 208640, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 20
L2_cache_bank[20]: Access = 208436, Miss = 11809, Miss_rate = 0.057, Pending_hits = 1106, Reservation_fails = 16
L2_cache_bank[21]: Access = 209375, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1058, Reservation_fails = 7
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260424
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 24786
L2_total_cache_reservation_fails = 265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.91002
	minimum = 6
	maximum = 62
Network latency average = 8.57838
	minimum = 6
	maximum = 44
Slowest packet = 9300514
Flit latency average = 8.53433
	minimum = 6
	maximum = 43
Slowest flit = 16027441
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0500061
	minimum = 0.043956 (at node 0)
	maximum = 0.0573871 (at node 38)
Accepted packet rate average = 0.0500061
	minimum = 0.043956 (at node 0)
	maximum = 0.0573871 (at node 38)
Injected flit rate average = 0.0750092
	minimum = 0.043956 (at node 0)
	maximum = 0.114164 (at node 38)
Accepted flit rate average= 0.0750092
	minimum = 0.0561661 (at node 45)
	maximum = 0.0940171 (at node 23)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.21 (20 samples)
	minimum = 6 (20 samples)
	maximum = 459.6 (20 samples)
Network latency average = 21.8325 (20 samples)
	minimum = 6 (20 samples)
	maximum = 343.1 (20 samples)
Flit latency average = 22.3188 (20 samples)
	minimum = 6 (20 samples)
	maximum = 342.35 (20 samples)
Fragmentation average = 0.0086039 (20 samples)
	minimum = 0 (20 samples)
	maximum = 104.75 (20 samples)
Injected packet rate average = 0.0500708 (20 samples)
	minimum = 0.0416055 (20 samples)
	maximum = 0.126916 (20 samples)
Accepted packet rate average = 0.0500708 (20 samples)
	minimum = 0.0416055 (20 samples)
	maximum = 0.126916 (20 samples)
Injected flit rate average = 0.0800344 (20 samples)
	minimum = 0.0518246 (20 samples)
	maximum = 0.177051 (20 samples)
Accepted flit rate average = 0.0800344 (20 samples)
	minimum = 0.0603197 (20 samples)
	maximum = 0.236517 (20 samples)
Injected packet size average = 1.59842 (20 samples)
Accepted packet size average = 1.59842 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 15 sec (4755 sec)
gpgpu_simulation_rate = 26466 (inst/sec)
gpgpu_simulation_rate = 1420 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5100
gpu_sim_insn = 4970317
gpu_ipc =     974.5720
gpu_tot_sim_cycle = 6988088
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      18.7200
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3869412
gpu_stall_icnt2sh    = 11549035
partiton_reqs_in_parallel = 112200
partiton_reqs_in_parallel_total    = 45951392
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5917
partiton_reqs_in_parallel_util = 112200
partiton_reqs_in_parallel_util_total    = 45951392
gpu_sim_cycle_parition_util = 5100
gpu_tot_sim_cycle_parition_util    = 2258483
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3499
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     152.6208 GB/Sec
L2_BW_total  =      63.2845 GB/Sec
gpu_total_sim_rate=27413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6728, 7323, 7431, 7433, 7190, 6697, 6840, 6796, 7011, 6652, 6952, 6779, 7176, 7076, 7082, 6619, 6365, 6429, 6693, 6500, 6773, 6547, 7058, 6760, 5916, 6090, 6753, 6429, 6489, 6779, 6941, 6184, 6149, 6282, 6330, 5910, 5788, 6280, 6098, 6006, 5860, 6034, 6002, 6150, 5815, 6257, 5668, 5408, 5207, 5795, 5528, 5699, 5393, 5147, 5226, 5682, 5226, 5172, 5454, 5907, 5467, 5298, 5124, 5300, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16287276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60964
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24238672	W0_Idle:42735980	W0_Scoreboard:49563244	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 412 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6986443 
mrq_lat_table:245836 	5842 	6267 	38781 	30331 	9593 	6668 	8264 	8766 	3403 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3225794 	1337271 	30930 	17513 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	454047 	97915 	1630695 	1139046 	536849 	635942 	100621 	9040 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	692948 	938554 	1737886 	122564 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1076233 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1358 	936 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        36        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        43        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        96        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.717822  1.701065  1.660309  1.699340  1.712256  1.679339  1.725792  1.702818  1.714530  1.701365  1.764812  1.745719  1.768349  1.738450  1.738005  1.812500 
dram[1]:  1.729774  1.714992  1.672777  1.657822  1.686851  1.644578  1.690497  1.676592  1.741197  1.733277  1.783985  1.796024  1.733282  1.731424  1.733938  1.761406 
dram[2]:  1.704403  1.721446  1.644689  1.666369  1.653010  1.640785  1.713144  1.756567  1.751510  1.725490  1.744737  1.812274  1.767350  1.747587  1.727881  1.742604 
dram[3]:  1.678077  1.673520  1.714414  1.690433  1.685121  1.663837  1.700263  1.687931  1.723639  1.733096  1.842014  1.763112  1.769231  1.732980  1.767654  1.761615 
dram[4]:  1.721992  1.651540  1.684982  1.668744  1.656355  1.651424  1.720000  1.722689  1.777974  1.773132  1.736441  1.758974  1.753927  1.724398  1.732882  1.729611 
dram[5]:  1.727504  1.724979  1.673636  1.731754  1.696649  1.727437  1.717206  1.669428  1.783434  1.756781  1.766493  1.754252  1.772315  1.772201  1.734168  1.788764 
dram[6]:  1.758877  1.701195  1.662671  1.667551  1.686151  1.670973  1.677024  1.724650  1.796727  1.759194  1.758958  1.786213  1.737481  1.740015  1.738745  1.795840 
dram[7]:  1.702521  1.758186  1.632653  1.694765  1.692308  1.696658  1.716814  1.717336  1.787177  1.739749  1.777971  1.744027  1.717611  1.740741  1.781392  1.761285 
dram[8]:  1.735495  1.708509  1.685995  1.656196  1.665543  1.675844  1.700855  1.706868  1.786158  1.799817  1.737913  1.782609  2.012859  1.696629  1.782440  1.746079 
dram[9]:  1.722831  1.727425  1.682860  1.691089  1.634228  1.716418  1.763021  1.730496  1.784889  1.848732  1.758204  1.746060  1.751729  1.712000  1.783866  1.778462 
dram[10]:  1.707602  1.718647  1.638298  1.685289  1.736697  1.643750  1.695436  1.770852  1.803904  1.773913  1.767873  1.760526  1.715994  1.705708  1.765876  1.768526 
average row locality = 363857/210469 = 1.728791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1501      1387      1391      1420      1486      1426      1454      1411      1416      1394      1425      1618      1619      1569      1613 
dram[1]:      1533      1510      1388      1377      1445      1420      1429      1463      1412      1423      1389      1459      1557      1571      1589      1622 
dram[2]:      1545      1506      1374      1402      1455      1431      1441      1469      1417      1398      1408      1436      1572      1633      1605      1617 
dram[3]:      1512      1479      1441      1408      1437      1439      1435      1433      1433      1394      1478      1421      1591      1578      1606      1597 
dram[4]:      1520      1476      1387      1422      1444      1430      1434      1462      1409      1413      1448      1440      1608      1586      1601      1614 
dram[5]:      1485      1479      1390      1386      1434      1422      1465      1471      1444      1368      1431      1437      1610      1605      1612      1652 
dram[6]:      1540      1555      1455      1421      1401      1422      1491      1516      1458      1433      1495      1457      1594      1605      1603      1608 
dram[7]:      1470      1507      1423      1428      1447      1468      1420      1474      1421      1451      1431      1444      1566      1548      1626      1589 
dram[8]:      1490      1490      1412      1426      1445      1404      1441      1469      1435      1405      1434      1408      1592      1588      1585      1618 
dram[9]:      1501      1495      1384      1322      1433      1447      1484      1436      1404      1426      1440      1414      1582      1620      1620      1586 
dram[10]:      1485      1510      1405      1390      1413      1390      1492      1466      1427      1439      1427      1394      1585      1592      1587      1605 
total reads: 260607
bank skew: 1652/1322 = 1.25
chip skew: 24054/23587 = 1.02
number of total write accesses:
dram[0]:       578       576       441       412       508       546       481       540       595       578       572       614       695       714       713       707 
dram[1]:       605       572       437       435       505       491       510       564       566       624       527       619       698       666       705       733 
dram[2]:       623       589       422       466       522       492       488       537       613       538       581       572       669       721       719       739 
dram[3]:       547       556       474       465       511       521       505       525       594       554       644       596       686       713       722       716 
dram[4]:       555       562       453       452       537       484       501       588       609       580       601       618       737       704       702       740 
dram[5]:       550       572       451       441       490       492       551       544       623       575       604       626       733       690       743       736 
dram[6]:       590       580       487       465       474       518       560       576       628       576       665       590       696       704       753       723 
dram[7]:       556       587       497       482       511       512       520       537       586       628       619       600       648       661       729       713 
dram[8]:       544       538       478       472       532       483       549       569       578       564       615       601      1069       677       709       720 
dram[9]:       544       571       452       386       515       508       547       516       604       615       596       580       697       734       724       726 
dram[10]:       559       573       443       420       480       451       551       551       606       601       576       613       711       709       721       710 
total reads: 103250
bank skew: 1069/386 = 2.77
chip skew: 9698/9257 = 1.05
average mf latency per bank:
dram[0]:       5294      5545      5851      5773      5761      5507      6102      6023      5579      5834      5927      6022      4092      4172      3821      4209
dram[1]:       5297      5413      5783      5867      5445      5846      6064      5713      6108      5717      6065      5801      4033      3946      3792      3780
dram[2]:       5260      5512      5991      5764      5535      5963      6373      5874      5650      6326      5665      5801      3842      3839      3993      4163
dram[3]:       5796      5292      5648      5586      5555      5736      6239      5956      5648      5703      5720      5988      3867      3998      3957      4059
dram[4]:       5409      5268      5847      5569      5601      5892      6186      5753      5796      5819      5890      5661      4104      3876      4218      4039
dram[5]:       5464      5394      5946      6220      6130      5692      5834      5824      5898      5978      5924      6047      3932      3958      4227      4073
dram[6]:       5220      5167      5640      6065      5678      5801      5772      5815      5598      6023      5364      6108      4078      4108      4139      4050
dram[7]:       5443      5102      5652      5823      5916      5809      6034      6044      5638      5870      5907      5973      4076      4329      4213      4095
dram[8]:       5503      5599      5576      5593      5561      6130      5999      5739      5966      5703      5785      5666      6533      4243      4353      3928
dram[9]:       5949      5488      5679      6075      5835      5742      5701      5950      5571      5789      5749      5536      3933      3901      4340      3834
dram[10]:       5218      5577      5553      5934      6064      6133      6141      5712      5518      5683      5818      5554      4018      3886      4153      3884
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058905 n_act=19075 n_pre=19059 n_req=32904 n_rd=94536 n_write=22863 bw_util=0.05571
n_activity=632354 dram_eff=0.3713
bk0: 6016a 4142454i bk1: 6004a 4141787i bk2: 5548a 4147293i bk3: 5564a 4148586i bk4: 5680a 4140710i bk5: 5944a 4140161i bk6: 5704a 4144089i bk7: 5816a 4141591i bk8: 5644a 4139675i bk9: 5664a 4141052i bk10: 5576a 4145092i bk11: 5700a 4142530i bk12: 6472a 4134829i bk13: 6476a 4133770i bk14: 6276a 4135019i bk15: 6452a 4134187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058990 n_act=19109 n_pre=19093 n_req=32844 n_rd=94348 n_write=22898 bw_util=0.05564
n_activity=633104 dram_eff=0.3704
bk0: 6132a 4142102i bk1: 6040a 4141445i bk2: 5552a 4147997i bk3: 5508a 4148196i bk4: 5780a 4144115i bk5: 5680a 4142418i bk6: 5716a 4143206i bk7: 5852a 4139662i bk8: 5648a 4142223i bk9: 5692a 4140812i bk10: 5556a 4148907i bk11: 5836a 4144063i bk12: 6228a 4138643i bk13: 6284a 4135737i bk14: 6356a 4134364i bk15: 6488a 4133216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058337 n_act=19179 n_pre=19163 n_req=33000 n_rd=94836 n_write=22923 bw_util=0.05588
n_activity=636605 dram_eff=0.37
bk0: 6180a 4142311i bk1: 6024a 4140771i bk2: 5496a 4148799i bk3: 5608a 4147174i bk4: 5820a 4141548i bk5: 5724a 4141360i bk6: 5764a 4142311i bk7: 5876a 4142366i bk8: 5668a 4142918i bk9: 5592a 4143170i bk10: 5632a 4144389i bk11: 5744a 4146349i bk12: 6288a 4138493i bk13: 6532a 4134947i bk14: 6420a 4135458i bk15: 6468a 4132529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058552 n_act=19138 n_pre=19122 n_req=33011 n_rd=94728 n_write=22898 bw_util=0.05582
n_activity=634462 dram_eff=0.3708
bk0: 6048a 4142526i bk1: 5916a 4147730i bk2: 5764a 4146079i bk3: 5632a 4146235i bk4: 5748a 4142971i bk5: 5756a 4144003i bk6: 5740a 4144395i bk7: 5732a 4142097i bk8: 5732a 4142758i bk9: 5576a 4148530i bk10: 5912a 4146943i bk11: 5684a 4144835i bk12: 6364a 4138204i bk13: 6312a 4135684i bk14: 6424a 4136864i bk15: 6388a 4133265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4057828 n_act=19288 n_pre=19272 n_req=33117 n_rd=94776 n_write=23274 bw_util=0.05602
n_activity=634697 dram_eff=0.372
bk0: 6080a 4143639i bk1: 5904a 4142455i bk2: 5548a 4147673i bk3: 5688a 4146379i bk4: 5776a 4139775i bk5: 5720a 4142234i bk6: 5736a 4142865i bk7: 5848a 4138451i bk8: 5636a 4141210i bk9: 5652a 4146961i bk10: 5792a 4143326i bk11: 5760a 4144119i bk12: 6432a 4134805i bk13: 6344a 4134790i bk14: 6404a 4135468i bk15: 6456a 4132771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058337 n_act=19048 n_pre=19032 n_req=33112 n_rd=94764 n_write=23257 bw_util=0.05601
n_activity=633106 dram_eff=0.3728
bk0: 5940a 4141654i bk1: 5916a 4142250i bk2: 5560a 4149280i bk3: 5544a 4149846i bk4: 5736a 4142625i bk5: 5688a 4143666i bk6: 5860a 4140175i bk7: 5884a 4137816i bk8: 5776a 4140469i bk9: 5472a 4145318i bk10: 5724a 4144476i bk11: 5748a 4143678i bk12: 6440a 4135082i bk13: 6420a 4135845i bk14: 6448a 4133755i bk15: 6608a 4131608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37285
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4055628 n_act=19449 n_pre=19433 n_req=33639 n_rd=96216 n_write=23712 bw_util=0.05691
n_activity=642787 dram_eff=0.3732
bk0: 6160a 4141971i bk1: 6220a 4138412i bk2: 5820a 4144294i bk3: 5684a 4146626i bk4: 5604a 4144413i bk5: 5688a 4139713i bk6: 5964a 4137160i bk7: 6064a 4138719i bk8: 5832a 4139369i bk9: 5732a 4142236i bk10: 5980a 4138077i bk11: 5828a 4141833i bk12: 6376a 4135578i bk13: 6420a 4134354i bk14: 6412a 4132003i bk15: 6432a 4132577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058180 n_act=19139 n_pre=19123 n_req=33099 n_rd=94852 n_write=23144 bw_util=0.056
n_activity=635282 dram_eff=0.3715
bk0: 5880a 4148480i bk1: 6028a 4143369i bk2: 5692a 4145089i bk3: 5712a 4147217i bk4: 5788a 4143791i bk5: 5872a 4143658i bk6: 5680a 4143332i bk7: 5896a 4141214i bk8: 5684a 4142261i bk9: 5804a 4141867i bk10: 5724a 4145533i bk11: 5776a 4142968i bk12: 6264a 4137359i bk13: 6192a 4138659i bk14: 6504a 4134967i bk15: 6356a 4135084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36014
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4058330 n_act=19113 n_pre=19097 n_req=33340 n_rd=94568 n_write=23330 bw_util=0.05595
n_activity=634490 dram_eff=0.3716
bk0: 5960a 4145275i bk1: 5960a 4145574i bk2: 5648a 4148274i bk3: 5704a 4146764i bk4: 5780a 4142234i bk5: 5616a 4144859i bk6: 5764a 4141062i bk7: 5876a 4138802i bk8: 5740a 4142062i bk9: 5620a 4145819i bk10: 5736a 4143254i bk11: 5632a 4142723i bk12: 6368a 4134636i bk13: 6352a 4136691i bk14: 6340a 4136474i bk15: 6472a 4133471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4059378 n_act=18914 n_pre=18898 n_req=32909 n_rd=94376 n_write=22872 bw_util=0.05564
n_activity=627481 dram_eff=0.3737
bk0: 6004a 4142046i bk1: 5980a 4140139i bk2: 5536a 4149554i bk3: 5288a 4153455i bk4: 5732a 4140399i bk5: 5788a 4140686i bk6: 5936a 4141319i bk7: 5744a 4143065i bk8: 5616a 4142393i bk9: 5704a 4142708i bk10: 5760a 4141793i bk11: 5656a 4144509i bk12: 6328a 4134970i bk13: 6480a 4133366i bk14: 6480a 4134534i bk15: 6344a 4132362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4214438 n_nop=4059133 n_act=19018 n_pre=19002 n_req=32882 n_rd=94428 n_write=22857 bw_util=0.05566
n_activity=635755 dram_eff=0.369
bk0: 5940a 4143222i bk1: 6040a 4140339i bk2: 5620a 4150556i bk3: 5560a 4150303i bk4: 5652a 4145074i bk5: 5560a 4146110i bk6: 5968a 4138769i bk7: 5864a 4141916i bk8: 5708a 4142161i bk9: 5756a 4143023i bk10: 5708a 4146127i bk11: 5576a 4144449i bk12: 6340a 4134234i bk13: 6368a 4133976i bk14: 6348a 4136976i bk15: 6420a 4137221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 12
L2_cache_bank[1]: Access = 211067, Miss = 11905, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 6
L2_cache_bank[2]: Access = 210211, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 11
L2_cache_bank[3]: Access = 210680, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1139, Reservation_fails = 10
L2_cache_bank[4]: Access = 210288, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1140, Reservation_fails = 13
L2_cache_bank[5]: Access = 211136, Miss = 11892, Miss_rate = 0.056, Pending_hits = 1133, Reservation_fails = 12
L2_cache_bank[6]: Access = 211440, Miss = 11933, Miss_rate = 0.056, Pending_hits = 1160, Reservation_fails = 13
L2_cache_bank[7]: Access = 210047, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1056, Reservation_fails = 15
L2_cache_bank[8]: Access = 211072, Miss = 11851, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 10
L2_cache_bank[9]: Access = 210701, Miss = 11843, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 11
L2_cache_bank[10]: Access = 211012, Miss = 11871, Miss_rate = 0.056, Pending_hits = 1158, Reservation_fails = 9
L2_cache_bank[11]: Access = 210803, Miss = 11820, Miss_rate = 0.056, Pending_hits = 1114, Reservation_fails = 15
L2_cache_bank[12]: Access = 211213, Miss = 12037, Miss_rate = 0.057, Pending_hits = 1183, Reservation_fails = 11
L2_cache_bank[13]: Access = 211616, Miss = 12017, Miss_rate = 0.057, Pending_hits = 1117, Reservation_fails = 11
L2_cache_bank[14]: Access = 210687, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1070, Reservation_fails = 13
L2_cache_bank[15]: Access = 211362, Miss = 11909, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 12
L2_cache_bank[16]: Access = 245379, Miss = 11834, Miss_rate = 0.048, Pending_hits = 1464, Reservation_fails = 10
L2_cache_bank[17]: Access = 210474, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 8
L2_cache_bank[18]: Access = 209302, Miss = 11848, Miss_rate = 0.057, Pending_hits = 1124, Reservation_fails = 20
L2_cache_bank[19]: Access = 209012, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 20
L2_cache_bank[20]: Access = 208811, Miss = 11821, Miss_rate = 0.057, Pending_hits = 1121, Reservation_fails = 16
L2_cache_bank[21]: Access = 209749, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1069, Reservation_fails = 7
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260607
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25028
L2_total_cache_reservation_fails = 265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3262567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38133
	minimum = 6
	maximum = 37
Network latency average = 7.31594
	minimum = 6
	maximum = 30
Slowest packet = 9315158
Flit latency average = 6.95839
	minimum = 6
	maximum = 29
Slowest flit = 16057989
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0322102
	minimum = 0.0282408 (at node 2)
	maximum = 0.0370661 (at node 34)
Accepted packet rate average = 0.0322102
	minimum = 0.0282408 (at node 2)
	maximum = 0.0370661 (at node 34)
Injected flit rate average = 0.0483154
	minimum = 0.0282408 (at node 2)
	maximum = 0.0740341 (at node 34)
Accepted flit rate average= 0.0483154
	minimum = 0.0361836 (at node 44)
	maximum = 0.0612865 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8372 (21 samples)
	minimum = 6 (21 samples)
	maximum = 439.476 (21 samples)
Network latency average = 21.1412 (21 samples)
	minimum = 6 (21 samples)
	maximum = 328.19 (21 samples)
Flit latency average = 21.5873 (21 samples)
	minimum = 6 (21 samples)
	maximum = 327.429 (21 samples)
Fragmentation average = 0.00819419 (21 samples)
	minimum = 0 (21 samples)
	maximum = 99.7619 (21 samples)
Injected packet rate average = 0.0492203 (21 samples)
	minimum = 0.0409691 (21 samples)
	maximum = 0.122638 (21 samples)
Accepted packet rate average = 0.0492203 (21 samples)
	minimum = 0.0409691 (21 samples)
	maximum = 0.122638 (21 samples)
Injected flit rate average = 0.0785239 (21 samples)
	minimum = 0.0507015 (21 samples)
	maximum = 0.172145 (21 samples)
Accepted flit rate average = 0.0785239 (21 samples)
	minimum = 0.0591703 (21 samples)
	maximum = 0.228173 (21 samples)
Injected packet size average = 1.59536 (21 samples)
Accepted packet size average = 1.59536 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 32 sec (4772 sec)
gpgpu_simulation_rate = 27413 (inst/sec)
gpgpu_simulation_rate = 1464 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3181
gpu_sim_insn = 4446804
gpu_ipc =    1397.9264
gpu_tot_sim_cycle = 7213419
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      18.7517
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3869412
gpu_stall_icnt2sh    = 11549063
partiton_reqs_in_parallel = 69982
partiton_reqs_in_parallel_total    = 46063592
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3955
partiton_reqs_in_parallel_util = 69982
partiton_reqs_in_parallel_util_total    = 46063592
gpu_sim_cycle_parition_util = 3181
gpu_tot_sim_cycle_parition_util    = 2263583
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3522
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.4706 GB/Sec
L2_BW_total  =      61.4150 GB/Sec
gpu_total_sim_rate=28250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5494
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276705
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5494
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6833, 7428, 7536, 7538, 7295, 6802, 6945, 6901, 7116, 6757, 7057, 6884, 7281, 7181, 7187, 6724, 6470, 6534, 6798, 6605, 6878, 6652, 7163, 6865, 6021, 6195, 6858, 6534, 6594, 6884, 7046, 6289, 6254, 6387, 6435, 6015, 5893, 6385, 6203, 6111, 5965, 6139, 6107, 6255, 5920, 6362, 5773, 5513, 5291, 5879, 5612, 5783, 5477, 5231, 5310, 5766, 5310, 5256, 5538, 5991, 5551, 5382, 5208, 5384, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16287276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60964
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24254954	W0_Idle:42738447	W0_Scoreboard:49592980	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1418 
maxdqlatency = 0 
maxmflatency = 270032 
averagemflatency = 412 
max_icnt2mem_latency = 269771 
max_icnt2sh_latency = 6986443 
mrq_lat_table:245836 	5842 	6267 	38781 	30331 	9593 	6668 	8264 	8766 	3403 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3233965 	1337271 	30930 	17513 	12283 	12425 	14300 	9366 	4301 	1234 	107 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	461961 	98172 	1630695 	1139046 	536849 	635942 	100621 	9040 	10727 	10292 	11815 	14011 	9074 	4268 	1234 	107 	53 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	699833 	939789 	1737937 	122564 	3109 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2764 	91373 	1076233 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1365 	936 	217 	107 	25 	17 	16 	17 	15 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        42        22        26        16        16        16        16        30        30        45        45        44        46        44        44 
dram[1]:        45        25        39        30        16        16        17        16        30        30        44        45        49        45        45        45 
dram[2]:        47        41        31        28        16        16        16        16        31        30        45        45        45        47        45        45 
dram[3]:        45        42        30        30        17        16        16        16        30        29        47        44        47        45        38        45 
dram[4]:        42        42        19        16        16        16        16        16        31        31        46        43        46        43        45        45 
dram[5]:        43        43        31        18        16        16        16        16        30        32        44        42        44        45        36        44 
dram[6]:        45        41        25        23        16        16        17        16        30        30        44        43        44        45        46        46 
dram[7]:        39        49        28        18        16        16        16        16        30        30        47        43        40        45        43        44 
dram[8]:        45        44        28        30        15        15        17        16        30        30        40        43        96        44        45        45 
dram[9]:        41        46        20        17        15        16        16        16        35        33        43        46        45        44        46        44 
dram[10]:        43        43        23        26        17        16        16        16        33        33        45        43        44        43        43        45 
maximum service time to same row:
dram[0]:    108240    135236    129766    247579    145350    123940    121552    132051    118457    133902    129138    106756    155797    262116    130097    149608 
dram[1]:    207443    125469    126682    209914    139290    136638    129715    132348    128602    143987    273499    151991    137289    158344    140506    159588 
dram[2]:    131199    143051    129738    126776    141920    152077    123818    132032    171102    122817    148701    152987    124292    216112    266508    277930 
dram[3]:    122878    134822    151672    211831    136122    131399    129889    130514    134312    231546    179075    137686    142465    144679    151547    123014 
dram[4]:    128166    130784    137113    135047    223213    144673    136257    140098    126153    150015    170197    205989    123638    131171    145510    150313 
dram[5]:    137677    145518    212476    206614    133141    145534    135678    145577    149608    151700    123898    130674    188679    126849    131906    233256 
dram[6]:    122878    124921    204628    140260    142465    145579    134416    134871    128627    123363    126608    124706    131795    211689    265334    134604 
dram[7]:    126339    144071    128308    129606    124454    263300    126934    201602    130679    134656    152227    150796    150943    272700    142397    135947 
dram[8]:    122878    135120    209371    123380    145315    127515    134023    201732    122855    127646    129571    166102    203794    245391    125500    107492 
dram[9]:    130521    142512    129077    248620    128436    155011    129502    153513    123810    129525    134077    126257    161228    133040    121583    142063 
dram[10]:    129522    129310    145118    123422    145286    227950    127101    120347    128700    130574    124741    132647    132602    222607    205176    137590 
average row accesses per activate:
dram[0]:  1.717822  1.701065  1.660309  1.699340  1.712256  1.679339  1.725792  1.702818  1.714530  1.701365  1.764812  1.745719  1.768349  1.738450  1.738005  1.812500 
dram[1]:  1.729774  1.714992  1.672777  1.657822  1.686851  1.644578  1.690497  1.676592  1.741197  1.733277  1.783985  1.796024  1.733282  1.731424  1.733938  1.761406 
dram[2]:  1.704403  1.721446  1.644689  1.666369  1.653010  1.640785  1.713144  1.756567  1.751510  1.725490  1.744737  1.812274  1.767350  1.747587  1.727881  1.742604 
dram[3]:  1.678077  1.673520  1.714414  1.690433  1.685121  1.663837  1.700263  1.687931  1.723639  1.733096  1.842014  1.763112  1.769231  1.732980  1.767654  1.761615 
dram[4]:  1.721992  1.651540  1.684982  1.668744  1.656355  1.651424  1.720000  1.722689  1.777974  1.773132  1.736441  1.758974  1.753927  1.724398  1.732882  1.729611 
dram[5]:  1.727504  1.724979  1.673636  1.731754  1.696649  1.727437  1.717206  1.669428  1.783434  1.756781  1.766493  1.754252  1.772315  1.772201  1.734168  1.788764 
dram[6]:  1.758877  1.701195  1.662671  1.667551  1.686151  1.670973  1.677024  1.724650  1.796727  1.759194  1.758958  1.786213  1.737481  1.740015  1.738745  1.795840 
dram[7]:  1.702521  1.758186  1.632653  1.694765  1.692308  1.696658  1.716814  1.717336  1.787177  1.739749  1.777971  1.744027  1.717611  1.740741  1.781392  1.761285 
dram[8]:  1.735495  1.708509  1.685995  1.656196  1.665543  1.675844  1.700855  1.706868  1.786158  1.799817  1.737913  1.782609  2.012859  1.696629  1.782440  1.746079 
dram[9]:  1.722831  1.727425  1.682860  1.691089  1.634228  1.716418  1.763021  1.730496  1.784889  1.848732  1.758204  1.746060  1.751729  1.712000  1.783866  1.778462 
dram[10]:  1.707602  1.718647  1.638298  1.685289  1.736697  1.643750  1.695436  1.770852  1.803904  1.773913  1.767873  1.760526  1.715994  1.705708  1.765876  1.768526 
average row locality = 363857/210469 = 1.728791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1501      1387      1391      1420      1486      1426      1454      1411      1416      1394      1425      1618      1619      1569      1613 
dram[1]:      1533      1510      1388      1377      1445      1420      1429      1463      1412      1423      1389      1459      1557      1571      1589      1622 
dram[2]:      1545      1506      1374      1402      1455      1431      1441      1469      1417      1398      1408      1436      1572      1633      1605      1617 
dram[3]:      1512      1479      1441      1408      1437      1439      1435      1433      1433      1394      1478      1421      1591      1578      1606      1597 
dram[4]:      1520      1476      1387      1422      1444      1430      1434      1462      1409      1413      1448      1440      1608      1586      1601      1614 
dram[5]:      1485      1479      1390      1386      1434      1422      1465      1471      1444      1368      1431      1437      1610      1605      1612      1652 
dram[6]:      1540      1555      1455      1421      1401      1422      1491      1516      1458      1433      1495      1457      1594      1605      1603      1608 
dram[7]:      1470      1507      1423      1428      1447      1468      1420      1474      1421      1451      1431      1444      1566      1548      1626      1589 
dram[8]:      1490      1490      1412      1426      1445      1404      1441      1469      1435      1405      1434      1408      1592      1588      1585      1618 
dram[9]:      1501      1495      1384      1322      1433      1447      1484      1436      1404      1426      1440      1414      1582      1620      1620      1586 
dram[10]:      1485      1510      1405      1390      1413      1390      1492      1466      1427      1439      1427      1394      1585      1592      1587      1605 
total reads: 260607
bank skew: 1652/1322 = 1.25
chip skew: 24054/23587 = 1.02
number of total write accesses:
dram[0]:       578       576       441       412       508       546       481       540       595       578       572       614       695       714       713       707 
dram[1]:       605       572       437       435       505       491       510       564       566       624       527       619       698       666       705       733 
dram[2]:       623       589       422       466       522       492       488       537       613       538       581       572       669       721       719       739 
dram[3]:       547       556       474       465       511       521       505       525       594       554       644       596       686       713       722       716 
dram[4]:       555       562       453       452       537       484       501       588       609       580       601       618       737       704       702       740 
dram[5]:       550       572       451       441       490       492       551       544       623       575       604       626       733       690       743       736 
dram[6]:       590       580       487       465       474       518       560       576       628       576       665       590       696       704       753       723 
dram[7]:       556       587       497       482       511       512       520       537       586       628       619       600       648       661       729       713 
dram[8]:       544       538       478       472       532       483       549       569       578       564       615       601      1069       677       709       720 
dram[9]:       544       571       452       386       515       508       547       516       604       615       596       580       697       734       724       726 
dram[10]:       559       573       443       420       480       451       551       551       606       601       576       613       711       709       721       710 
total reads: 103250
bank skew: 1069/386 = 2.77
chip skew: 9698/9257 = 1.05
average mf latency per bank:
dram[0]:       5294      5545      5851      5773      5764      5511      6106      6027      5583      5838      5931      6026      4096      4175      3825      4213
dram[1]:       5297      5413      5783      5867      5449      5850      6069      5717      6113      5721      6069      5805      4037      3949      3796      3784
dram[2]:       5260      5512      5991      5764      5539      5967      6378      5878      5654      6331      5670      5805      3845      3842      3997      4167
dram[3]:       5796      5292      5648      5586      5559      5740      6243      5960      5652      5707      5724      5992      3871      4002      3961      4063
dram[4]:       5409      5268      5847      5569      5604      5896      6190      5758      5800      5824      5894      5665      4108      3880      4222      4042
dram[5]:       5464      5394      5946      6220      6133      5696      5838      5828      5902      5982      5928      6051      3935      3962      4230      4077
dram[6]:       5220      5167      5640      6065      5682      5805      5776      5819      5602      6028      5368      6112      4082      4112      4142      4054
dram[7]:       5443      5102      5652      5823      5920      5812      6038      6049      5642      5874      5911      5977      4080      4332      4217      4099
dram[8]:       5503      5599      5576      5593      5564      6133      6004      5743      5970      5707      5790      5670      6537      4247      4356      3931
dram[9]:       5949      5488      5679      6075      5839      5745      5705      5955      5575      5793      5753      5540      3937      3905      4343      3838
dram[10]:       5218      5577      5553      5934      6068      6137      6145      5716      5523      5688      5822      5558      4022      3890      4157      3887
maximum mf latency per bank:
dram[0]:     124868    124812    124787    124761    270014    124806    138843    138824    125027    147458    269691    124930    269613    269650    138654    269648
dram[1]:     138786    138747    124770    124842    138808    138791    269997    133470    269883    133466    104689    269668    163521    124850    104614    124693
dram[2]:     124762    124833    138767    138844     70296    269932    270032    133393    133426    147497    124751    124899    115139    163451    269541    269583
dram[3]:     124798    138737    124835    125002    138795    124670    147476    124894    124949    124837    124827    124793    124756    124764    163388    269634
dram[4]:     269996    104747    138677    124787    124820    269891    269899    133395    147477    133588    269651    124689    269637    124775    163529    138769
dram[5]:     138786    124705    122657    269968    269934     70317    124859    133404    133492    133460    124676    269709    124907    163486    269595    124792
dram[6]:     124879    124750    104843    138687     77886    269894    133385    269909    124934    147407    124773    269796    124826    269694    269614    124841
dram[7]:     269454    124868    124875    115192    269944    124705    269955    125034    133379    269827    269786    124937    269610    163458    269539    124852
dram[8]:     124800    270012    138799    124782    124917    269969    138736    133377    133533    104803    269668    124793    124766    269624    269580    138759
dram[9]:     138807    124782    138861    124810    104742    124796    125084    124971    147482    147512    124812    124734    115118    124715    269631    124797
dram[10]:     104842    269449     86116    124854    270032    270013    138804    124870    133388    269886    124843    124853    104717    104768    269425    138799
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064810 n_act=19075 n_pre=19059 n_req=32904 n_rd=94536 n_write=22863 bw_util=0.05563
n_activity=632354 dram_eff=0.3713
bk0: 6016a 4148359i bk1: 6004a 4147692i bk2: 5548a 4153198i bk3: 5564a 4154491i bk4: 5680a 4146615i bk5: 5944a 4146066i bk6: 5704a 4149994i bk7: 5816a 4147496i bk8: 5644a 4145580i bk9: 5664a 4146957i bk10: 5576a 4150997i bk11: 5700a 4148435i bk12: 6472a 4140734i bk13: 6476a 4139675i bk14: 6276a 4140924i bk15: 6452a 4140092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064895 n_act=19109 n_pre=19093 n_req=32844 n_rd=94348 n_write=22898 bw_util=0.05556
n_activity=633104 dram_eff=0.3704
bk0: 6132a 4148007i bk1: 6040a 4147350i bk2: 5552a 4153902i bk3: 5508a 4154101i bk4: 5780a 4150020i bk5: 5680a 4148323i bk6: 5716a 4149111i bk7: 5852a 4145567i bk8: 5648a 4148128i bk9: 5692a 4146717i bk10: 5556a 4154812i bk11: 5836a 4149968i bk12: 6228a 4144548i bk13: 6284a 4141642i bk14: 6356a 4140269i bk15: 6488a 4139121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064242 n_act=19179 n_pre=19163 n_req=33000 n_rd=94836 n_write=22923 bw_util=0.05581
n_activity=636605 dram_eff=0.37
bk0: 6180a 4148216i bk1: 6024a 4146676i bk2: 5496a 4154704i bk3: 5608a 4153079i bk4: 5820a 4147453i bk5: 5724a 4147265i bk6: 5764a 4148216i bk7: 5876a 4148271i bk8: 5668a 4148823i bk9: 5592a 4149075i bk10: 5632a 4150294i bk11: 5744a 4152254i bk12: 6288a 4144398i bk13: 6532a 4140852i bk14: 6420a 4141363i bk15: 6468a 4138434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064457 n_act=19138 n_pre=19122 n_req=33011 n_rd=94728 n_write=22898 bw_util=0.05574
n_activity=634462 dram_eff=0.3708
bk0: 6048a 4148431i bk1: 5916a 4153635i bk2: 5764a 4151984i bk3: 5632a 4152140i bk4: 5748a 4148876i bk5: 5756a 4149908i bk6: 5740a 4150300i bk7: 5732a 4148002i bk8: 5732a 4148663i bk9: 5576a 4154435i bk10: 5912a 4152848i bk11: 5684a 4150740i bk12: 6364a 4144109i bk13: 6312a 4141589i bk14: 6424a 4142769i bk15: 6388a 4139170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4063733 n_act=19288 n_pre=19272 n_req=33117 n_rd=94776 n_write=23274 bw_util=0.05594
n_activity=634697 dram_eff=0.372
bk0: 6080a 4149544i bk1: 5904a 4148360i bk2: 5548a 4153578i bk3: 5688a 4152284i bk4: 5776a 4145680i bk5: 5720a 4148139i bk6: 5736a 4148770i bk7: 5848a 4144356i bk8: 5636a 4147115i bk9: 5652a 4152866i bk10: 5792a 4149231i bk11: 5760a 4150024i bk12: 6432a 4140710i bk13: 6344a 4140695i bk14: 6404a 4141373i bk15: 6456a 4138676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064242 n_act=19048 n_pre=19032 n_req=33112 n_rd=94764 n_write=23257 bw_util=0.05593
n_activity=633106 dram_eff=0.3728
bk0: 5940a 4147559i bk1: 5916a 4148155i bk2: 5560a 4155185i bk3: 5544a 4155751i bk4: 5736a 4148530i bk5: 5688a 4149571i bk6: 5860a 4146080i bk7: 5884a 4143721i bk8: 5776a 4146374i bk9: 5472a 4151223i bk10: 5724a 4150381i bk11: 5748a 4149583i bk12: 6440a 4140987i bk13: 6420a 4141750i bk14: 6448a 4139660i bk15: 6608a 4137513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372329
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4061533 n_act=19449 n_pre=19433 n_req=33639 n_rd=96216 n_write=23712 bw_util=0.05683
n_activity=642787 dram_eff=0.3732
bk0: 6160a 4147876i bk1: 6220a 4144317i bk2: 5820a 4150199i bk3: 5684a 4152531i bk4: 5604a 4150318i bk5: 5688a 4145618i bk6: 5964a 4143065i bk7: 6064a 4144624i bk8: 5832a 4145274i bk9: 5732a 4148141i bk10: 5980a 4143982i bk11: 5828a 4147738i bk12: 6376a 4141483i bk13: 6420a 4140259i bk14: 6412a 4137908i bk15: 6432a 4138482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064085 n_act=19139 n_pre=19123 n_req=33099 n_rd=94852 n_write=23144 bw_util=0.05592
n_activity=635282 dram_eff=0.3715
bk0: 5880a 4154385i bk1: 6028a 4149274i bk2: 5692a 4150994i bk3: 5712a 4153122i bk4: 5788a 4149696i bk5: 5872a 4149563i bk6: 5680a 4149237i bk7: 5896a 4147119i bk8: 5684a 4148166i bk9: 5804a 4147772i bk10: 5724a 4151438i bk11: 5776a 4148873i bk12: 6264a 4143264i bk13: 6192a 4144564i bk14: 6504a 4140872i bk15: 6356a 4140989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4064235 n_act=19113 n_pre=19097 n_req=33340 n_rd=94568 n_write=23330 bw_util=0.05587
n_activity=634490 dram_eff=0.3716
bk0: 5960a 4151180i bk1: 5960a 4151479i bk2: 5648a 4154179i bk3: 5704a 4152669i bk4: 5780a 4148139i bk5: 5616a 4150764i bk6: 5764a 4146967i bk7: 5876a 4144707i bk8: 5740a 4147967i bk9: 5620a 4151724i bk10: 5736a 4149159i bk11: 5632a 4148628i bk12: 6368a 4140541i bk13: 6352a 4142596i bk14: 6340a 4142379i bk15: 6472a 4139376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4065283 n_act=18914 n_pre=18898 n_req=32909 n_rd=94376 n_write=22872 bw_util=0.05556
n_activity=627481 dram_eff=0.3737
bk0: 6004a 4147951i bk1: 5980a 4146044i bk2: 5536a 4155459i bk3: 5288a 4159360i bk4: 5732a 4146304i bk5: 5788a 4146591i bk6: 5936a 4147224i bk7: 5744a 4148970i bk8: 5616a 4148298i bk9: 5704a 4148613i bk10: 5760a 4147698i bk11: 5656a 4150414i bk12: 6328a 4140875i bk13: 6480a 4139271i bk14: 6480a 4140439i bk15: 6344a 4138267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381305
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4220343 n_nop=4065038 n_act=19018 n_pre=19002 n_req=32882 n_rd=94428 n_write=22857 bw_util=0.05558
n_activity=635755 dram_eff=0.369
bk0: 5940a 4149127i bk1: 6040a 4146244i bk2: 5620a 4156461i bk3: 5560a 4156208i bk4: 5652a 4150979i bk5: 5560a 4152015i bk6: 5968a 4144674i bk7: 5864a 4147821i bk8: 5708a 4148066i bk9: 5756a 4148928i bk10: 5708a 4152032i bk11: 5576a 4150354i bk12: 6340a 4140139i bk13: 6368a 4139881i bk14: 6348a 4142881i bk15: 6420a 4143126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11729, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 12
L2_cache_bank[1]: Access = 211439, Miss = 11905, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 6
L2_cache_bank[2]: Access = 210583, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1153, Reservation_fails = 11
L2_cache_bank[3]: Access = 211052, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1139, Reservation_fails = 10
L2_cache_bank[4]: Access = 210660, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1140, Reservation_fails = 13
L2_cache_bank[5]: Access = 211508, Miss = 11892, Miss_rate = 0.056, Pending_hits = 1133, Reservation_fails = 12
L2_cache_bank[6]: Access = 211812, Miss = 11933, Miss_rate = 0.056, Pending_hits = 1160, Reservation_fails = 13
L2_cache_bank[7]: Access = 210419, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1056, Reservation_fails = 15
L2_cache_bank[8]: Access = 211444, Miss = 11851, Miss_rate = 0.056, Pending_hits = 1176, Reservation_fails = 10
L2_cache_bank[9]: Access = 211073, Miss = 11843, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 11
L2_cache_bank[10]: Access = 211384, Miss = 11871, Miss_rate = 0.056, Pending_hits = 1158, Reservation_fails = 9
L2_cache_bank[11]: Access = 211175, Miss = 11820, Miss_rate = 0.056, Pending_hits = 1114, Reservation_fails = 15
L2_cache_bank[12]: Access = 211585, Miss = 12037, Miss_rate = 0.057, Pending_hits = 1183, Reservation_fails = 11
L2_cache_bank[13]: Access = 211988, Miss = 12017, Miss_rate = 0.057, Pending_hits = 1117, Reservation_fails = 11
L2_cache_bank[14]: Access = 211059, Miss = 11804, Miss_rate = 0.056, Pending_hits = 1070, Reservation_fails = 13
L2_cache_bank[15]: Access = 211734, Miss = 11909, Miss_rate = 0.056, Pending_hits = 1129, Reservation_fails = 12
L2_cache_bank[16]: Access = 245750, Miss = 11834, Miss_rate = 0.048, Pending_hits = 1464, Reservation_fails = 10
L2_cache_bank[17]: Access = 210842, Miss = 11808, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 8
L2_cache_bank[18]: Access = 209670, Miss = 11848, Miss_rate = 0.057, Pending_hits = 1124, Reservation_fails = 20
L2_cache_bank[19]: Access = 209380, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 20
L2_cache_bank[20]: Access = 209183, Miss = 11821, Miss_rate = 0.057, Pending_hits = 1121, Reservation_fails = 16
L2_cache_bank[21]: Access = 210121, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1069, Reservation_fails = 7
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260607
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25028
L2_total_cache_reservation_fails = 265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3270738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62905
	minimum = 6
	maximum = 48
Network latency average = 8.5306
	minimum = 6
	maximum = 38
Slowest packet = 9334280
Flit latency average = 8.36544
	minimum = 6
	maximum = 37
Slowest flit = 16071195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513899
	minimum = 0.045283 (at node 1)
	maximum = 0.0584906 (at node 28)
Accepted packet rate average = 0.0513899
	minimum = 0.045283 (at node 1)
	maximum = 0.0584906 (at node 28)
Injected flit rate average = 0.0770849
	minimum = 0.045283 (at node 1)
	maximum = 0.116981 (at node 28)
Accepted flit rate average= 0.0770849
	minimum = 0.0578616 (at node 45)
	maximum = 0.0955975 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.646 (22 samples)
	minimum = 6 (22 samples)
	maximum = 421.682 (22 samples)
Network latency average = 20.568 (22 samples)
	minimum = 6 (22 samples)
	maximum = 315 (22 samples)
Flit latency average = 20.9863 (22 samples)
	minimum = 6 (22 samples)
	maximum = 314.227 (22 samples)
Fragmentation average = 0.00782173 (22 samples)
	minimum = 0 (22 samples)
	maximum = 95.2273 (22 samples)
Injected packet rate average = 0.0493189 (22 samples)
	minimum = 0.0411652 (22 samples)
	maximum = 0.119722 (22 samples)
Accepted packet rate average = 0.0493189 (22 samples)
	minimum = 0.0411652 (22 samples)
	maximum = 0.119722 (22 samples)
Injected flit rate average = 0.0784585 (22 samples)
	minimum = 0.0504552 (22 samples)
	maximum = 0.169638 (22 samples)
Accepted flit rate average = 0.0784585 (22 samples)
	minimum = 0.0591108 (22 samples)
	maximum = 0.222147 (22 samples)
Injected packet size average = 1.59084 (22 samples)
Accepted packet size average = 1.59084 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 48 sec (4788 sec)
gpgpu_simulation_rate = 28250 (inst/sec)
gpgpu_simulation_rate = 1506 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 165800 Tlb_hit: 160699 Tlb_miss: 5101 Tlb_hit_rate: 0.969234
Shader1: Tlb_access: 165162 Tlb_hit: 160495 Tlb_miss: 4667 Tlb_hit_rate: 0.971743
Shader2: Tlb_access: 168449 Tlb_hit: 163405 Tlb_miss: 5044 Tlb_hit_rate: 0.970056
Shader3: Tlb_access: 163367 Tlb_hit: 158629 Tlb_miss: 4738 Tlb_hit_rate: 0.970998
Shader4: Tlb_access: 165302 Tlb_hit: 160431 Tlb_miss: 4871 Tlb_hit_rate: 0.970533
Shader5: Tlb_access: 165464 Tlb_hit: 160556 Tlb_miss: 4908 Tlb_hit_rate: 0.970338
Shader6: Tlb_access: 163850 Tlb_hit: 158998 Tlb_miss: 4852 Tlb_hit_rate: 0.970388
Shader7: Tlb_access: 169351 Tlb_hit: 164445 Tlb_miss: 4906 Tlb_hit_rate: 0.971031
Shader8: Tlb_access: 165069 Tlb_hit: 159905 Tlb_miss: 5164 Tlb_hit_rate: 0.968716
Shader9: Tlb_access: 166676 Tlb_hit: 161754 Tlb_miss: 4922 Tlb_hit_rate: 0.970470
Shader10: Tlb_access: 166460 Tlb_hit: 161751 Tlb_miss: 4709 Tlb_hit_rate: 0.971711
Shader11: Tlb_access: 165367 Tlb_hit: 160611 Tlb_miss: 4756 Tlb_hit_rate: 0.971240
Shader12: Tlb_access: 166994 Tlb_hit: 162091 Tlb_miss: 4903 Tlb_hit_rate: 0.970640
Shader13: Tlb_access: 163916 Tlb_hit: 159030 Tlb_miss: 4886 Tlb_hit_rate: 0.970192
Shader14: Tlb_access: 163552 Tlb_hit: 158661 Tlb_miss: 4891 Tlb_hit_rate: 0.970095
Shader15: Tlb_access: 166331 Tlb_hit: 161283 Tlb_miss: 5048 Tlb_hit_rate: 0.969651
Shader16: Tlb_access: 165921 Tlb_hit: 160879 Tlb_miss: 5042 Tlb_hit_rate: 0.969612
Shader17: Tlb_access: 165726 Tlb_hit: 160785 Tlb_miss: 4941 Tlb_hit_rate: 0.970186
Shader18: Tlb_access: 165189 Tlb_hit: 160431 Tlb_miss: 4758 Tlb_hit_rate: 0.971197
Shader19: Tlb_access: 165030 Tlb_hit: 160306 Tlb_miss: 4724 Tlb_hit_rate: 0.971375
Shader20: Tlb_access: 164972 Tlb_hit: 160449 Tlb_miss: 4523 Tlb_hit_rate: 0.972583
Shader21: Tlb_access: 164701 Tlb_hit: 159961 Tlb_miss: 4740 Tlb_hit_rate: 0.971221
Shader22: Tlb_access: 165769 Tlb_hit: 160715 Tlb_miss: 5054 Tlb_hit_rate: 0.969512
Shader23: Tlb_access: 163471 Tlb_hit: 158863 Tlb_miss: 4608 Tlb_hit_rate: 0.971812
Shader24: Tlb_access: 165940 Tlb_hit: 161033 Tlb_miss: 4907 Tlb_hit_rate: 0.970429
Shader25: Tlb_access: 168580 Tlb_hit: 163471 Tlb_miss: 5109 Tlb_hit_rate: 0.969694
Shader26: Tlb_access: 163988 Tlb_hit: 159381 Tlb_miss: 4607 Tlb_hit_rate: 0.971906
Shader27: Tlb_access: 168774 Tlb_hit: 163941 Tlb_miss: 4833 Tlb_hit_rate: 0.971364
Tlb_tot_access: 4639171 Tlb_tot_hit: 4502959, Tlb_tot_miss: 136212, Tlb_tot_hit_rate: 0.970639
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 890 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 914 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 875 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 911 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 877 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 910 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 914 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 908 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 882 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader11: Tlb_validate: 915 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader12: Tlb_validate: 883 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader13: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 921 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 910 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 918 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 890 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader20: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 909 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 900 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader24: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader25: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 870 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 925 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Tlb_tot_valiate: 25164 Tlb_invalidate: 12542, Tlb_tot_evict: 0, Tlb_tot_evict page: 12542
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:5101 Page_hit: 4853 Page_miss: 248 Page_hit_rate: 0.951382
Shader1: Page_table_access:4667 Page_hit: 4480 Page_miss: 187 Page_hit_rate: 0.959931
Shader2: Page_table_access:5044 Page_hit: 4869 Page_miss: 175 Page_hit_rate: 0.965305
Shader3: Page_table_access:4738 Page_hit: 4550 Page_miss: 188 Page_hit_rate: 0.960321
Shader4: Page_table_access:4871 Page_hit: 4685 Page_miss: 186 Page_hit_rate: 0.961815
Shader5: Page_table_access:4908 Page_hit: 4701 Page_miss: 207 Page_hit_rate: 0.957824
Shader6: Page_table_access:4852 Page_hit: 4660 Page_miss: 192 Page_hit_rate: 0.960429
Shader7: Page_table_access:4906 Page_hit: 4703 Page_miss: 203 Page_hit_rate: 0.958622
Shader8: Page_table_access:5164 Page_hit: 4971 Page_miss: 193 Page_hit_rate: 0.962626
Shader9: Page_table_access:4922 Page_hit: 4716 Page_miss: 206 Page_hit_rate: 0.958147
Shader10: Page_table_access:4709 Page_hit: 4496 Page_miss: 213 Page_hit_rate: 0.954767
Shader11: Page_table_access:4756 Page_hit: 4561 Page_miss: 195 Page_hit_rate: 0.958999
Shader12: Page_table_access:4903 Page_hit: 4695 Page_miss: 208 Page_hit_rate: 0.957577
Shader13: Page_table_access:4886 Page_hit: 4697 Page_miss: 189 Page_hit_rate: 0.961318
Shader14: Page_table_access:4891 Page_hit: 4680 Page_miss: 211 Page_hit_rate: 0.956860
Shader15: Page_table_access:5048 Page_hit: 4833 Page_miss: 215 Page_hit_rate: 0.957409
Shader16: Page_table_access:5042 Page_hit: 4846 Page_miss: 196 Page_hit_rate: 0.961127
Shader17: Page_table_access:4941 Page_hit: 4728 Page_miss: 213 Page_hit_rate: 0.956891
Shader18: Page_table_access:4758 Page_hit: 4537 Page_miss: 221 Page_hit_rate: 0.953552
Shader19: Page_table_access:4724 Page_hit: 4506 Page_miss: 218 Page_hit_rate: 0.953853
Shader20: Page_table_access:4523 Page_hit: 4316 Page_miss: 207 Page_hit_rate: 0.954234
Shader21: Page_table_access:4740 Page_hit: 4531 Page_miss: 209 Page_hit_rate: 0.955907
Shader22: Page_table_access:5054 Page_hit: 4840 Page_miss: 214 Page_hit_rate: 0.957657
Shader23: Page_table_access:4608 Page_hit: 4359 Page_miss: 249 Page_hit_rate: 0.945964
Shader24: Page_table_access:4907 Page_hit: 4698 Page_miss: 209 Page_hit_rate: 0.957408
Shader25: Page_table_access:5109 Page_hit: 4897 Page_miss: 212 Page_hit_rate: 0.958505
Shader26: Page_table_access:4607 Page_hit: 4375 Page_miss: 232 Page_hit_rate: 0.949642
Shader27: Page_table_access:4833 Page_hit: 4585 Page_miss: 248 Page_hit_rate: 0.948686
Page_table_tot_access: 136212 Page_tot_hit: 130368, Page_tot_miss 5844, Page_tot_hit_rate: 0.957096 Page_tot_fault: 43 Page_tot_pending: 4894
Total_memory_access_page_fault: 43, Average_latency: 2049723.000000
========================================Page thrashing statistics==============================
Page_validate: 2496 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 907
dma_migration_read 32
dma_migration_write 11
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.019656
[0-25]: 0.011989, [26-50]: 0.006443, [51-75]: 0.018769, [76-100]: 0.962799
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   348828 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(83.823090)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   236104 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   236302----T:   238907 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238907----T:   239107 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   239107----T:   247347 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   247347----T:   247547 	 St: c0280000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   247920----T:   248120 	 St: c08c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   248144----T:   250749 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   250749----T:   250949 	 St: c028c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   250949----T:   266644 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   266644----T:   266844 	 St: c028da00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   266844----T:   269449 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269449----T:   269649 	 St: c02b67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   269649----T:   277889 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277889----T:   278089 	 St: c0282500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   278089----T:   281175 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   281175----T:   281375 	 St: c028ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   281375----T:   288697 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   288697----T:   288897 	 St: c029e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   288897----T:   294858 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   294858----T:   299077 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   299077----T:   303718 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   303718----T:   309233 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   309233----T:   315194 	 St: c08c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   315194----T:   319413 	 St: c08ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   319413----T:   325374 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   325374----T:   329593 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   329593----T:   337833 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337833----T:   346997 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   570978----T:   612797 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.237001)
F:   572424----T:   575510 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   575510----T:   582832 	 St: c0283000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   583466----T:   591706 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   591706----T:   594311 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595327----T:   607281 	 St: c02a0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   607281----T:   612796 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   612797----T:   615332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   615333----T:   617868 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   840019----T:   945165 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(70.996620)
F:   840652----T:   840852 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   840852----T:   841052 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   841052----T:   841252 	 St: c006d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   841252----T:   841452 	 St: c0064020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   841452----T:   841652 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   841652----T:   841852 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   841852----T:   842052 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   842052----T:   842252 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   842252----T:   842452 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   842452----T:   842652 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   842859----T:   847078 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   847078----T:   847278 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   847278----T:   860633 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   860633----T:   860833 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   860833----T:   884505 	 St: c0900000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:   884505----T:   923224 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   923224----T:   939387 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   941017----T:   941217 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   941759----T:   941959 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1167315----T:  1170704 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.288319)
F:  1170704----T:  1173239 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1173240----T:  1175775 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1397926----T:  1430506 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(21.998650)
F:  1398467----T:  1406247 	 St: c0000000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1406247----T:  1406447 	 St: c002ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1406447----T:  1406647 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1406647----T:  1406847 	 St: c002c1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1406847----T:  1407047 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1407047----T:  1407247 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1407247----T:  1407447 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1407447----T:  1407647 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1407647----T:  1407847 	 St: c02cfe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1407847----T:  1408047 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1408047----T:  1408247 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1408247----T:  1408447 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1408447----T:  1408647 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1408647----T:  1408847 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1408847----T:  1409047 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1409047----T:  1409247 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1409247----T:  1412047 	 St: c000e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1412576----T:  1412776 	 St: c0077060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412776----T:  1412976 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412976----T:  1413176 	 St: c0072d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413176----T:  1413376 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413376----T:  1413576 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413576----T:  1413776 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413776----T:  1413976 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413976----T:  1414176 	 St: c0425e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1414176----T:  1414376 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1414376----T:  1414576 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1414576----T:  1414776 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1414776----T:  1414976 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1414976----T:  1415176 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1415176----T:  1415376 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1416014----T:  1416214 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1416214----T:  1416414 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1416414----T:  1416614 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1416614----T:  1416814 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1416814----T:  1417014 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1417014----T:  1417214 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1417214----T:  1417414 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1417414----T:  1417614 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1417614----T:  1417814 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1417814----T:  1418014 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1418014----T:  1418214 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1418214----T:  1418414 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1418414----T:  1418614 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1418614----T:  1418814 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1419377----T:  1419577 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1419577----T:  1419777 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1419777----T:  1419977 	 St: c0172fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1419977----T:  1420177 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1420177----T:  1420377 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1420377----T:  1420577 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1420577----T:  1420777 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1420777----T:  1420977 	 St: c01b27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1420977----T:  1421177 	 St: c01aef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421177----T:  1421377 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421377----T:  1421577 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421577----T:  1421777 	 St: c0719960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421777----T:  1421977 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1421977----T:  1422177 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422177----T:  1422377 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422377----T:  1422577 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422577----T:  1422777 	 St: c07d8040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1422777----T:  1422977 	 St: c07cd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423377----T:  1423577 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1423577----T:  1423777 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424119----T:  1424319 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424447----T:  1424647 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1652656----T:  1656164 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.368670)
F:  1656164----T:  1658699 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1658700----T:  1661235 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1883386----T:  2186620 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(204.749496)
F:  1883929----T:  1884129 	 St: c0019220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1884129----T:  1884329 	 St: c0014340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1884329----T:  1884529 	 St: c001a7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1884529----T:  1884729 	 St: c0030aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1884729----T:  1884929 	 St: c001ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1884929----T:  1885129 	 St: c0031860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1885129----T:  1885329 	 St: c0037e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1885329----T:  1885529 	 St: c0035c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1885529----T:  1885729 	 St: c004e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1885729----T:  1885929 	 St: c004a880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1885929----T:  1886129 	 St: c0050e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1886129----T:  1886329 	 St: c005a240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1886329----T:  1886529 	 St: c0043560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1886529----T:  1886729 	 St: c005c660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1886729----T:  1886929 	 St: c005e860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1886929----T:  1887129 	 St: c004f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1887129----T:  1887329 	 St: c004b7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1887329----T:  1887529 	 St: c0069e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1887529----T:  1887729 	 St: c005eee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1887729----T:  1887929 	 St: c004df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1887929----T:  1888129 	 St: c0045fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1888129----T:  1888329 	 St: c00563a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1888329----T:  1888529 	 St: c005e700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1888529----T:  1888729 	 St: c00645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1888729----T:  1888929 	 St: c02c20a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1888929----T:  1889129 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1889129----T:  1889329 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1889329----T:  1889529 	 St: c02fcde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1889529----T:  1889729 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1889729----T:  1889929 	 St: c03527c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1889929----T:  1890129 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1890129----T:  1890329 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1890329----T:  1890529 	 St: c03682c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1890529----T:  1890729 	 St: c0361d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1890729----T:  1890929 	 St: c03ab2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1890929----T:  1891129 	 St: c03a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1891129----T:  1891329 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1891329----T:  1891529 	 St: c03cf300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1891529----T:  1891729 	 St: c038a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1891729----T:  1891929 	 St: c03d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1891929----T:  1892129 	 St: c03dc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1892129----T:  1892329 	 St: c03aefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1892329----T:  1892529 	 St: c03a3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1892529----T:  1892729 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1892729----T:  1892929 	 St: c03dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1892929----T:  1893129 	 St: c03aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1893129----T:  1893329 	 St: c0392a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1893329----T:  1893529 	 St: c03c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1893529----T:  1893729 	 St: c03dc0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1893729----T:  1893929 	 St: c03edca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1893929----T:  1899890 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1899890----T:  1900090 	 St: c03af000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1900090----T:  1904309 	 St: c002a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1904309----T:  1904509 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1904509----T:  1904709 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1904709----T:  1904909 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1904909----T:  1905109 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1905109----T:  1905309 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1905309----T:  1905509 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1905509----T:  1905709 	 St: c0343100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1905709----T:  1905909 	 St: c034ad40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1905909----T:  1906109 	 St: c0342900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1906109----T:  1914811 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1914811----T:  1920772 	 St: c0030000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1920772----T:  1924991 	 St: c003a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1924991----T:  1925191 	 St: c036e340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1925191----T:  1925391 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1925391----T:  1925591 	 St: c036ae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1925591----T:  1925791 	 St: c036a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1925791----T:  1925991 	 St: c0374c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1925991----T:  1926191 	 St: c0375d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1926191----T:  1926391 	 St: c037f480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1926391----T:  1926591 	 St: c037fc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1926591----T:  1952613 	 St: c0040000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1952613----T:  1959025 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1959025----T:  1959225 	 St: c041cde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1959225----T:  1959425 	 St: c0416f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1959425----T:  1959625 	 St: c04015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1959625----T:  1959825 	 St: c041a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1960374----T:  1960574 	 St: c008f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1960574----T:  1960774 	 St: c00884a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1960774----T:  1960974 	 St: c0088c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1960974----T:  1961174 	 St: c0082e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1961174----T:  1961374 	 St: c00801e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1961374----T:  1961574 	 St: c0086940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1961574----T:  1961774 	 St: c00a1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1961774----T:  1961974 	 St: c00a9040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1961974----T:  1962174 	 St: c009e480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1962174----T:  1962374 	 St: c009f820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1962374----T:  1962574 	 St: c0095a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1962574----T:  1962774 	 St: c009ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1962774----T:  1962974 	 St: c009cc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1962974----T:  1963174 	 St: c0081bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1963174----T:  1963374 	 St: c008bb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1963374----T:  1963574 	 St: c0084f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1963574----T:  1963774 	 St: c00a9180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1963774----T:  1963974 	 St: c00ba480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1963974----T:  1964174 	 St: c0439c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1964174----T:  1964374 	 St: c0427ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1964374----T:  1964574 	 St: c043a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1964574----T:  1964774 	 St: c043c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1964774----T:  1964974 	 St: c043fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1964974----T:  1965174 	 St: c0428320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1965174----T:  1965374 	 St: c043d920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1965374----T:  1965574 	 St: c046e080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1965574----T:  1965774 	 St: c0459cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1965774----T:  1965974 	 St: c045b220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1965974----T:  1966174 	 St: c0449720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1966174----T:  1966374 	 St: c0441380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1966374----T:  1966574 	 St: c0454a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1966574----T:  1966774 	 St: c04a5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1966774----T:  1966974 	 St: c04bc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1966974----T:  1967174 	 St: c049be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1967174----T:  1967374 	 St: c049f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1967374----T:  1967574 	 St: c0481ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1967574----T:  1967774 	 St: c0497060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1967774----T:  1967974 	 St: c0497680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1967974----T:  1968174 	 St: c0446100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1968174----T:  1968374 	 St: c0464180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1968374----T:  1968574 	 St: c044fa20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1968574----T:  1968774 	 St: c04bc640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1968774----T:  1968974 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1968974----T:  2000638 	 St: c0080000 Sz: 266240 	 Sm: 0 	 T: memcpy_h2d(21.380148)
F:  2000638----T:  2031361 	 St: c00c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  2031361----T:  2031561 	 St: c04cdfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2031561----T:  2031761 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2031761----T:  2031961 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2031961----T:  2032161 	 St: c048b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2032161----T:  2032361 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2032361----T:  2032561 	 St: c047b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2032561----T:  2032761 	 St: c04a8740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2032761----T:  2032961 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2032961----T:  2033161 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2033161----T:  2033361 	 St: c0525b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2033361----T:  2033561 	 St: c052fb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2033561----T:  2033761 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2033761----T:  2033961 	 St: c0536ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2033961----T:  2034161 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2034161----T:  2034361 	 St: c04ce000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2034987----T:  2035187 	 St: c0117680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035187----T:  2035387 	 St: c0102700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035387----T:  2035587 	 St: c0117ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035587----T:  2035787 	 St: c011e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035787----T:  2035987 	 St: c0134200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  2035987----T:  2036187 	 St: c0110b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036187----T:  2036387 	 St: c01097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036387----T:  2036587 	 St: c0109a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036587----T:  2036787 	 St: c01073e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036787----T:  2036987 	 St: c01183a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036987----T:  2037187 	 St: c0112c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2037187----T:  2037387 	 St: c01385c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2037387----T:  2037587 	 St: c0135860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2037587----T:  2037787 	 St: c011a9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2037787----T:  2037987 	 St: c01420e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2037987----T:  2038187 	 St: c0106760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2038187----T:  2038387 	 St: c0144a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2038387----T:  2038587 	 St: c0126b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2038587----T:  2038787 	 St: c0141600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2038787----T:  2038987 	 St: c0135720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2038987----T:  2039187 	 St: c0125de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2039187----T:  2039387 	 St: c0140360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2039387----T:  2039587 	 St: c0147580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2039587----T:  2039787 	 St: c013f1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2039787----T:  2039987 	 St: c0142340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2039987----T:  2040187 	 St: c014cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2040187----T:  2040387 	 St: c0160e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2040387----T:  2040587 	 St: c015bc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2040587----T:  2040787 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2040787----T:  2040987 	 St: c0165a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2040987----T:  2041187 	 St: c013bf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2041187----T:  2041387 	 St: c0163400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2041387----T:  2041587 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2041587----T:  2041787 	 St: c015bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2041787----T:  2041987 	 St: c0157ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2041987----T:  2042187 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2042187----T:  2042387 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2042387----T:  2042587 	 St: c0607440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2042587----T:  2042787 	 St: c05c83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2042787----T:  2042987 	 St: c0608180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2042987----T:  2043187 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2043187----T:  2043387 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2043387----T:  2043587 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2043587----T:  2043787 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2043787----T:  2043987 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2043987----T:  2044187 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2044187----T:  2044387 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2044387----T:  2044587 	 St: c0609c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2044587----T:  2044787 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2044787----T:  2044987 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2044987----T:  2045187 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2045187----T:  2045387 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2045387----T:  2045587 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2045587----T:  2045787 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2045787----T:  2045987 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2045987----T:  2046187 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046187----T:  2046387 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046387----T:  2046587 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046587----T:  2046787 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046787----T:  2046987 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2046987----T:  2047187 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047187----T:  2047387 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047387----T:  2047587 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047587----T:  2047787 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047787----T:  2047987 	 St: c06e3780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2047987----T:  2048187 	 St: c06d4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048187----T:  2048387 	 St: c06f1ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048387----T:  2048587 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048587----T:  2048787 	 St: c06ea9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048787----T:  2048987 	 St: c06d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2048987----T:  2049187 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2049668----T:  2100621 	 St: c0100000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  2100621----T:  2172283 	 St: c016a000 Sz: 614400 	 Sm: 0 	 T: memcpy_h2d(48.387577)
F:  2172283----T:  2172483 	 St: c06fe4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2172483----T:  2172683 	 St: c06f64e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2172833----T:  2173033 	 St: c06ff980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2173033----T:  2173233 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2173233----T:  2173433 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2173433----T:  2173633 	 St: c0732280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2173633----T:  2173833 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2173833----T:  2174033 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2174033----T:  2174233 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2174233----T:  2174433 	 St: c071a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2174433----T:  2174633 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2174633----T:  2174833 	 St: c07c4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2174833----T:  2175033 	 St: c072d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2175033----T:  2175233 	 St: c07d0fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2175233----T:  2175433 	 St: c07d6ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2175433----T:  2175633 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2175633----T:  2175833 	 St: c070a420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2175833----T:  2176033 	 St: c07128e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2176033----T:  2176233 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2176233----T:  2176433 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2176433----T:  2176633 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2176633----T:  2176833 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2176833----T:  2177033 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2177033----T:  2177233 	 St: c07c1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2177233----T:  2177433 	 St: c0718040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2177433----T:  2177633 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2177633----T:  2177833 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2177833----T:  2178033 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2178033----T:  2178233 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2178233----T:  2178433 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2178433----T:  2178633 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2178633----T:  2178833 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2178833----T:  2179033 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2179033----T:  2179233 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2179233----T:  2179433 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2179433----T:  2179633 	 St: c08a13c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2179633----T:  2179833 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2179833----T:  2180033 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2180033----T:  2180233 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2180233----T:  2180433 	 St: c08a6040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2180433----T:  2180633 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2180633----T:  2180833 	 St: c088fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2180833----T:  2181033 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2181033----T:  2181233 	 St: c08a8260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2408770----T:  2412739 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.679946)
F:  2412739----T:  2415274 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2415275----T:  2417810 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2639961----T:  3125648 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(327.945312)
F:  2641048----T:  2641248 	 St: c02d5be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2641248----T:  2641448 	 St: c0310300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2641448----T:  2641648 	 St: c030f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2641648----T:  2641848 	 St: c02d36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2641848----T:  2642048 	 St: c02d3ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2642048----T:  2642248 	 St: c02ebb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2642248----T:  2642448 	 St: c031db80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2642448----T:  2642648 	 St: c02ec5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2642648----T:  2642848 	 St: c02d51a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2642848----T:  2643048 	 St: c02f10a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2643048----T:  2643248 	 St: c031fe60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2643248----T:  2643448 	 St: c02eac60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2643448----T:  2643648 	 St: c02e8980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2643648----T:  2643848 	 St: c02e91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2643848----T:  2644048 	 St: c02eb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2644048----T:  2644248 	 St: c02da9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2644248----T:  2644448 	 St: c02ee720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2644448----T:  2644648 	 St: c02e4a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2644648----T:  2644848 	 St: c02ff5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2644848----T:  2645048 	 St: c02e3720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2645048----T:  2645248 	 St: c02e6aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2645248----T:  2645448 	 St: c02f5fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2645448----T:  2645648 	 St: c02f7ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2645648----T:  2645848 	 St: c02d8e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  2645848----T:  2646048 	 St: c038a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2646048----T:  2646248 	 St: c02e0240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2646248----T:  2646448 	 St: c02fb420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2646448----T:  2646648 	 St: c02e0740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2646648----T:  2646848 	 St: c0337020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2646848----T:  2647048 	 St: c038f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2647048----T:  2647248 	 St: c031cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2647248----T:  2647448 	 St: c03c2ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2647448----T:  2647648 	 St: c03e1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2647648----T:  2647848 	 St: c03c65e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2647848----T:  2648048 	 St: c03c39e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2648048----T:  2648248 	 St: c03ca8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2648248----T:  2648448 	 St: c03ea2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2648448----T:  2648648 	 St: c03c9980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2648648----T:  2648848 	 St: c03e35e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2648848----T:  2649048 	 St: c03e0040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2649048----T:  2649248 	 St: c03dec00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2649248----T:  2649448 	 St: c03ccf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2649448----T:  2649648 	 St: c03cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2649648----T:  2649848 	 St: c03f8080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2649848----T:  2650048 	 St: c040f6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2650048----T:  2654267 	 St: c0360000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2654267----T:  2660228 	 St: c0366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2660228----T:  2664869 	 St: c0300000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2664869----T:  2670384 	 St: c0307000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2670384----T:  2679086 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2679086----T:  2685951 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2685951----T:  2689381 	 St: c034c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2689381----T:  2698083 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2698083----T:  2705863 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2705863----T:  2708663 	 St: c037e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2708663----T:  2732335 	 St: c02d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2732335----T:  2756007 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2756007----T:  2779679 	 St: c0380000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2779679----T:  2788381 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2788381----T:  2804544 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2804544----T:  2911040 	 St: c03e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2912028----T:  2912228 	 St: c04cc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2912228----T:  2912428 	 St: c04c0420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2912428----T:  2912628 	 St: c04cbce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2912628----T:  2912828 	 St: c04ce420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2912828----T:  2913028 	 St: c04d5840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2913028----T:  2913228 	 St: c04da960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2913228----T:  2913428 	 St: c04d6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2913428----T:  2913628 	 St: c04d0320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2913628----T:  2913828 	 St: c0510b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2913828----T:  2914028 	 St: c0504a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2914028----T:  2914228 	 St: c04d84a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2914228----T:  2914428 	 St: c052e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2914428----T:  2914628 	 St: c05261c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2914628----T:  2914828 	 St: c05050a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2914828----T:  2915028 	 St: c04c6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2915028----T:  2915228 	 St: c0511440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2915228----T:  2915428 	 St: c04c9d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2915428----T:  2915628 	 St: c0500260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2915628----T:  2915828 	 St: c0517b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2915828----T:  2916028 	 St: c0518320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2916028----T:  2916228 	 St: c0526d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2916228----T:  2916428 	 St: c04c6f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2916428----T:  2916628 	 St: c04d3600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2916628----T:  2916828 	 St: c0500d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2916828----T:  2917028 	 St: c05063a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2917028----T:  2917228 	 St: c04dcd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2917228----T:  2917428 	 St: c04f4620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2917428----T:  2917628 	 St: c04e0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2917628----T:  2917828 	 St: c04f6620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2917828----T:  2918028 	 St: c050b8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918028----T:  2918228 	 St: c04fc580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918228----T:  2918428 	 St: c05137a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918428----T:  2918628 	 St: c04c4640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918628----T:  2918828 	 St: c04da060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918828----T:  2919028 	 St: c04eac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919028----T:  2919228 	 St: c04e6880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919228----T:  2919428 	 St: c04e6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919428----T:  2919628 	 St: c04f2c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919628----T:  2919828 	 St: c050c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919828----T:  2920028 	 St: c04c4a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920028----T:  2920228 	 St: c04e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920228----T:  2920428 	 St: c0543d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920428----T:  2920628 	 St: c053a6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920628----T:  2920828 	 St: c04e4d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920828----T:  2921028 	 St: c051b460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2921028----T:  2921228 	 St: c05383c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2921228----T:  2921428 	 St: c04e69c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2921428----T:  2921628 	 St: c05443a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2921628----T:  2921828 	 St: c050e3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2921828----T:  2922028 	 St: c053e6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2922028----T:  2922228 	 St: c0537020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2922228----T:  2922428 	 St: c050cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2922428----T:  2922628 	 St: c0531c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2922628----T:  2922828 	 St: c053b7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2922828----T:  2923028 	 St: c05377e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2923028----T:  2923228 	 St: c0537860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2923228----T:  2923428 	 St: c04fd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2923428----T:  2923628 	 St: c0539fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2923628----T:  2923828 	 St: c05321e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2923828----T:  2924028 	 St: c0538a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2924028----T:  2924228 	 St: c0545be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2924228----T:  2924428 	 St: c0544600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2924428----T:  2924628 	 St: c05353e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2924628----T:  2924828 	 St: c04efc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2924828----T:  2925028 	 St: c0547420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2925028----T:  2925228 	 St: c04fb080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2925228----T:  2925428 	 St: c0545dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2925428----T:  2925628 	 St: c0532da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2925628----T:  2925828 	 St: c0547a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2925828----T:  2926028 	 St: c054afe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2926028----T:  2926228 	 St: c0549a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2926228----T:  2926428 	 St: c05431c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2926428----T:  2926628 	 St: c055c400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2926628----T:  2926828 	 St: c055cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2926828----T:  2927028 	 St: c054b340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2927028----T:  2927228 	 St: c054b440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2927228----T:  2927428 	 St: c0558da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2927428----T:  2927628 	 St: c054bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2927628----T:  2927828 	 St: c05530a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2927828----T:  2928028 	 St: c055c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2928028----T:  2928228 	 St: c0554ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2928228----T:  2928428 	 St: c0559f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2928428----T:  2928628 	 St: c0559fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2928628----T:  2928828 	 St: c0555ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2928828----T:  2929028 	 St: c0550540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2929028----T:  2929228 	 St: c0551620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2929228----T:  2929428 	 St: c0553da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2929428----T:  2929628 	 St: c0553ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2929628----T:  2929828 	 St: c05578a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2929828----T:  2930028 	 St: c0566220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2930028----T:  2930228 	 St: c0566840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2930228----T:  2930428 	 St: c055f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2930428----T:  2930628 	 St: c05583c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2930628----T:  2930828 	 St: c056cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2930828----T:  2931028 	 St: c056e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2931028----T:  2936102 	 St: c0520000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2936102----T:  2941176 	 St: c0528000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2942198----T:  2942398 	 St: c05b62a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2942398----T:  2942598 	 St: c05b6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2942598----T:  2942798 	 St: c05b70a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2942798----T:  2942998 	 St: c05ba4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2942998----T:  2943198 	 St: c057ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2943198----T:  2943398 	 St: c058bba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2943398----T:  2943598 	 St: c057dd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2943598----T:  2943798 	 St: c05b8060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2943798----T:  2943998 	 St: c05c10a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2943998----T:  2944198 	 St: c05aa560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2944198----T:  2944398 	 St: c0574880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2944398----T:  2944598 	 St: c0574ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2944598----T:  2944798 	 St: c05aaae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2944798----T:  2944998 	 St: c059bc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2944998----T:  2945198 	 St: c060f3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2945198----T:  2945398 	 St: c060f440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2945398----T:  2945598 	 St: c05ba8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2945598----T:  2945798 	 St: c05968e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2945798----T:  2945998 	 St: c0609f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2945998----T:  2946198 	 St: c0578b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2946198----T:  2946398 	 St: c05f17c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2946398----T:  2946598 	 St: c05bf2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2946598----T:  2946798 	 St: c05f7640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2946798----T:  2946998 	 St: c05bfe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2946998----T:  2947198 	 St: c057ff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2947198----T:  2947398 	 St: c0570960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2947398----T:  2947598 	 St: c0599de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2947598----T:  2947798 	 St: c05b2900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2947798----T:  2947998 	 St: c05a9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2947998----T:  2948198 	 St: c05ad040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2948198----T:  2948398 	 St: c05c0a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2948398----T:  2948598 	 St: c0582a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2948598----T:  2948798 	 St: c0582ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2948798----T:  2948998 	 St: c05a7c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2948998----T:  2949198 	 St: c05c3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2949198----T:  2949398 	 St: c05a4000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2949398----T:  2949598 	 St: c059e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2949598----T:  2949798 	 St: c05c7560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2949798----T:  2949998 	 St: c058bd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2949998----T:  2950198 	 St: c05eafe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2950198----T:  2950398 	 St: c05ef280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2950398----T:  2950598 	 St: c05e39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2950598----T:  2950798 	 St: c065dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2950798----T:  2950998 	 St: c0585a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2950998----T:  2951198 	 St: c0585be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2951198----T:  2951398 	 St: c05b4240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2951398----T:  2951598 	 St: c05e7b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2951598----T:  2951798 	 St: c05ef4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2951798----T:  2951998 	 St: c05e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2951998----T:  2952198 	 St: c05fe740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2952198----T:  2952398 	 St: c05e9240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2952398----T:  2952598 	 St: c0615260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2952598----T:  2952798 	 St: c06174e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2952798----T:  2952998 	 St: c05e9a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2952998----T:  2953198 	 St: c05e9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2953198----T:  2953398 	 St: c058aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2953398----T:  2953598 	 St: c05b4e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2953598----T:  2953798 	 St: c05845c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2953798----T:  2953998 	 St: c05b4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2953998----T:  2954198 	 St: c05a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2954198----T:  2954398 	 St: c0594240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2954398----T:  2954598 	 St: c065e7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2954598----T:  2954798 	 St: c0642100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2954798----T:  2954998 	 St: c065eb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2954998----T:  2955198 	 St: c063f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2955198----T:  2955398 	 St: c065af80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2955398----T:  2955598 	 St: c05f9860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2955598----T:  2955798 	 St: c062ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2955798----T:  2955998 	 St: c05c48a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2955998----T:  2956198 	 St: c0630560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2956198----T:  2956398 	 St: c06210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2956398----T:  2956598 	 St: c05e7720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2956598----T:  2956798 	 St: c0652060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2956798----T:  2956998 	 St: c062e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2956998----T:  2957198 	 St: c05f9d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2957198----T:  2957398 	 St: c05e2620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2957398----T:  2957598 	 St: c06503e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2957598----T:  2957798 	 St: c0652c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2957798----T:  2957998 	 St: c0636da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2957998----T:  2958198 	 St: c062f400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2958198----T:  2958398 	 St: c065fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2958398----T:  2958598 	 St: c0617b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2958598----T:  2958798 	 St: c0656a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2958798----T:  2958998 	 St: c069fb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2958998----T:  2959198 	 St: c0625f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2959198----T:  2959398 	 St: c065c360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2959398----T:  2959598 	 St: c0626540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2959598----T:  2959798 	 St: c0630200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2959798----T:  2959998 	 St: c0641380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2959998----T:  2960198 	 St: c0625c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2960198----T:  2960398 	 St: c064e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2960398----T:  2960598 	 St: c0638020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2960598----T:  2960798 	 St: c066bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2960798----T:  2960998 	 St: c066c160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2960998----T:  2961198 	 St: c0651760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961198----T:  2961398 	 St: c06228c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961398----T:  2961598 	 St: c06781c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961598----T:  2961798 	 St: c0679e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961798----T:  2961998 	 St: c066f1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2961998----T:  2962198 	 St: c06ba940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2962198----T:  2962398 	 St: c06195e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2962398----T:  2962598 	 St: c0657040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2962598----T:  2962798 	 St: c0641620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2962798----T:  2962998 	 St: c06b7320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2962998----T:  2963198 	 St: c0659060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2963198----T:  2963398 	 St: c06b8c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2963398----T:  2963598 	 St: c0650720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2963598----T:  2963798 	 St: c05c6780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2963798----T:  2963998 	 St: c069f080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2963998----T:  2964198 	 St: c06596a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2964198----T:  2964398 	 St: c06b9120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2964398----T:  2964598 	 St: c06382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2964598----T:  2964798 	 St: c062f720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2964798----T:  2964998 	 St: c064aa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2964998----T:  2965198 	 St: c05ccce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2965198----T:  2965398 	 St: c062fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2965398----T:  2965598 	 St: c06b1de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2965598----T:  2965798 	 St: c06bbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2965798----T:  2965998 	 St: c069a740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2965998----T:  2966198 	 St: c069b260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2966198----T:  2966398 	 St: c069b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2966398----T:  2966598 	 St: c064bc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2966598----T:  2966798 	 St: c067d280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2966798----T:  2966998 	 St: c0670840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2966998----T:  2967198 	 St: c0690280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2967198----T:  2967398 	 St: c06b2a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2967398----T:  2967598 	 St: c06bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2967598----T:  2967798 	 St: c06b5380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2967798----T:  2967998 	 St: c0692340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2967998----T:  2968198 	 St: c06b3040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2968198----T:  2968398 	 St: c06ae420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2968398----T:  2968598 	 St: c06b8980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2968598----T:  2968798 	 St: c0646ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  2968798----T:  2968998 	 St: c0620460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2968998----T:  2969198 	 St: c069c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2969198----T:  2969398 	 St: c06ae9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2969398----T:  2969598 	 St: c06a78e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2969598----T:  2969798 	 St: c067d0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2969798----T:  2969998 	 St: c062c100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2969998----T:  2970198 	 St: c06ae140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2970198----T:  2970398 	 St: c06aebe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2970398----T:  2970598 	 St: c067d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2970598----T:  2970798 	 St: c0677b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2970798----T:  2970998 	 St: c06afc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2970998----T:  2971198 	 St: c0697a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971198----T:  2971398 	 St: c0697b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971398----T:  2971598 	 St: c06a3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971598----T:  2971798 	 St: c0675e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971798----T:  2971998 	 St: c06c3400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971998----T:  2972198 	 St: c06be1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2972198----T:  2972398 	 St: c06bfb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2972398----T:  2972598 	 St: c06acf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2972598----T:  2972798 	 St: c06cebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2972798----T:  2972998 	 St: c06ca2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2972998----T:  2973198 	 St: c06ca760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2973198----T:  2973398 	 St: c06c2a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2973398----T:  2973598 	 St: c06bff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2973598----T:  2973798 	 St: c06e49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2973798----T:  2973998 	 St: c06ceec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2973998----T:  2974198 	 St: c06c0dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2974198----T:  2974398 	 St: c06dd8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2974398----T:  2974598 	 St: c06d4ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2974598----T:  2974798 	 St: c06d3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2974798----T:  2974998 	 St: c06dc4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2974998----T:  2975198 	 St: c06d72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2975198----T:  2975398 	 St: c06d59c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2975398----T:  2975598 	 St: c06d6fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2975598----T:  2975798 	 St: c06d45c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2975798----T:  2975998 	 St: c06da940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2975998----T:  2976198 	 St: c06d8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2976198----T:  2980010 	 St: c05d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2980010----T:  2986422 	 St: c05d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2986422----T:  2992834 	 St: c0600000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2992834----T:  2996646 	 St: c060b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2996646----T:  3005348 	 St: c0680000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3005348----T:  3011760 	 St: c0660000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3011760----T:  3015572 	 St: c066b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3015572----T:  3020213 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3020213----T:  3025728 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3025728----T:  3028333 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028333----T:  3036573 	 St: c06f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3037652----T:  3046354 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3046354----T:  3046554 	 St: c073e440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3046554----T:  3046754 	 St: c079b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3046754----T:  3046954 	 St: c073eb60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3046954----T:  3047154 	 St: c0725b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3047154----T:  3047354 	 St: c0731e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3047354----T:  3047554 	 St: c0705ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3047554----T:  3047754 	 St: c072f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3047754----T:  3047954 	 St: c0734ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3047954----T:  3048154 	 St: c0734f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3048154----T:  3048354 	 St: c073f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3048354----T:  3048554 	 St: c0732e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3048554----T:  3048754 	 St: c0730c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3048754----T:  3048954 	 St: c079c180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3048954----T:  3049154 	 St: c0748aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3049154----T:  3049354 	 St: c0733580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3049354----T:  3049554 	 St: c072be40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3049554----T:  3049754 	 St: c0733660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3049754----T:  3049954 	 St: c07274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3049954----T:  3050154 	 St: c07089a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3050154----T:  3050354 	 St: c073fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3050354----T:  3050554 	 St: c0722760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3050554----T:  3050754 	 St: c072c780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3050754----T:  3050954 	 St: c0729300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3050954----T:  3051154 	 St: c072a660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3051154----T:  3051354 	 St: c0737a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3051354----T:  3051554 	 St: c0704fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3051554----T:  3051754 	 St: c072df40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3051754----T:  3051954 	 St: c072d280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3051954----T:  3052154 	 St: c07410c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3052154----T:  3052354 	 St: c074fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3052354----T:  3052554 	 St: c0701fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3052554----T:  3052754 	 St: c0721600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3052754----T:  3052954 	 St: c072f0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3052954----T:  3053154 	 St: c072e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3053154----T:  3053354 	 St: c0755fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3053354----T:  3053554 	 St: c073e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3053554----T:  3053754 	 St: c0791940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3053754----T:  3053954 	 St: c070b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3053954----T:  3054154 	 St: c074a120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3054154----T:  3054354 	 St: c078d720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3054354----T:  3054554 	 St: c074a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3054554----T:  3054754 	 St: c070e400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3054754----T:  3054954 	 St: c072a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3054954----T:  3055154 	 St: c079d5c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3055154----T:  3055354 	 St: c0769720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3055354----T:  3055554 	 St: c078f660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3055554----T:  3055754 	 St: c0702bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3055754----T:  3055954 	 St: c0736700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3055954----T:  3056154 	 St: c0789540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3056154----T:  3056354 	 St: c0703140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3056354----T:  3056554 	 St: c0771720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3056554----T:  3056754 	 St: c07259a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3056754----T:  3056954 	 St: c07938a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3056954----T:  3057154 	 St: c07637e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3057154----T:  3057354 	 St: c0790620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3057354----T:  3057554 	 St: c0757060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3057554----T:  3057754 	 St: c07ef9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3057754----T:  3057954 	 St: c074ab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3057954----T:  3058154 	 St: c0727540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3058154----T:  3058354 	 St: c076b9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3058354----T:  3058554 	 St: c072ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3058554----T:  3058754 	 St: c0726ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3058754----T:  3058954 	 St: c0774200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3058954----T:  3059154 	 St: c0788440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3059154----T:  3059354 	 St: c078f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3059354----T:  3059554 	 St: c0708c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3059554----T:  3059754 	 St: c0708d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3059754----T:  3059954 	 St: c0769a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3059954----T:  3060154 	 St: c0764760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3060154----T:  3060354 	 St: c078ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3060354----T:  3060554 	 St: c0764940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3060554----T:  3060754 	 St: c0769420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3060754----T:  3060954 	 St: c0784ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3060954----T:  3061154 	 St: c0790ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3061154----T:  3061354 	 St: c0798400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3061354----T:  3061554 	 St: c07633c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3061554----T:  3061754 	 St: c0795a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3061754----T:  3061954 	 St: c07721e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3061954----T:  3062154 	 St: c07d0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3062154----T:  3062354 	 St: c074c1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3062354----T:  3062554 	 St: c07dc660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3062554----T:  3062754 	 St: c07789a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3062754----T:  3062954 	 St: c07530c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3062954----T:  3063154 	 St: c0778e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3063154----T:  3063354 	 St: c0779ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3063354----T:  3063554 	 St: c07843a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3063554----T:  3063754 	 St: c0784f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3063754----T:  3063954 	 St: c079d760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3063954----T:  3064154 	 St: c0792ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3064154----T:  3064354 	 St: c077ce00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3064354----T:  3064554 	 St: c0788d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3064554----T:  3064754 	 St: c0793020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3064754----T:  3064954 	 St: c07d4520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3064954----T:  3065154 	 St: c07933e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3065154----T:  3065354 	 St: c07621c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3065354----T:  3065554 	 St: c0757f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3065554----T:  3065754 	 St: c0772d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3065754----T:  3065954 	 St: c07922e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3065954----T:  3066154 	 St: c07f1240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3066154----T:  3066354 	 St: c07c83a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3066354----T:  3066554 	 St: c07dab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3066554----T:  3066754 	 St: c0765680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3066754----T:  3066954 	 St: c076a940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3066954----T:  3067154 	 St: c07a5cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3067154----T:  3067354 	 St: c07add00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3067354----T:  3067554 	 St: c076d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3067554----T:  3067754 	 St: c07c9440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3067754----T:  3067954 	 St: c07ced80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3067954----T:  3068154 	 St: c07bb280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3068154----T:  3068354 	 St: c07db1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3068354----T:  3068554 	 St: c07de2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3068554----T:  3068754 	 St: c07a6e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3068754----T:  3068954 	 St: c077dac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3068954----T:  3069154 	 St: c077db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3069154----T:  3069354 	 St: c07b97a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3069354----T:  3069554 	 St: c074d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3069554----T:  3069754 	 St: c07b58c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3069754----T:  3069954 	 St: c07e59a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3069954----T:  3070154 	 St: c076eb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3070154----T:  3070354 	 St: c07d92c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3070354----T:  3070554 	 St: c07b6140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3070554----T:  3070754 	 St: c075a980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3070754----T:  3070954 	 St: c07fd9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3070954----T:  3071154 	 St: c07b82e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3071154----T:  3071354 	 St: c0774fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3071354----T:  3071554 	 St: c08188e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3071554----T:  3071754 	 St: c080cc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3071754----T:  3071954 	 St: c081c500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3071954----T:  3072154 	 St: c07e2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3072154----T:  3072354 	 St: c075d600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3072354----T:  3072554 	 St: c0766a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3072554----T:  3072754 	 St: c08280e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3072754----T:  3072954 	 St: c07de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3072954----T:  3073154 	 St: c082af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3073154----T:  3073354 	 St: c07de680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3073354----T:  3073554 	 St: c07a51a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3073554----T:  3073754 	 St: c0755060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3073754----T:  3073954 	 St: c079a4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3073954----T:  3074154 	 St: c07b69e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3074154----T:  3074354 	 St: c07d8fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3074354----T:  3074554 	 St: c079fee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3074554----T:  3074754 	 St: c075b8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3074754----T:  3074954 	 St: c07aae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3074954----T:  3075154 	 St: c07f4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3075154----T:  3075354 	 St: c07b84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3075354----T:  3075554 	 St: c0819fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3075554----T:  3075754 	 St: c07bc8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3075754----T:  3075954 	 St: c07bc980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3075954----T:  3076154 	 St: c07e27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3076154----T:  3076354 	 St: c07d6800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3076354----T:  3076554 	 St: c0831620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3076554----T:  3076754 	 St: c07fcd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3076754----T:  3076954 	 St: c07beba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3076954----T:  3077154 	 St: c083c3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3077154----T:  3077354 	 St: c080da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3077354----T:  3077554 	 St: c07bbc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3077554----T:  3077754 	 St: c082b920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3077754----T:  3077954 	 St: c07be360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3077954----T:  3078154 	 St: c08121a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3078154----T:  3078354 	 St: c07fc000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3078354----T:  3078554 	 St: c0817d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3078554----T:  3078754 	 St: c082c000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3078754----T:  3078954 	 St: c0821840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3078954----T:  3079154 	 St: c080ea20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3079154----T:  3079354 	 St: c07bf360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3079354----T:  3079554 	 St: c07bd5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3079554----T:  3079754 	 St: c082c760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3079754----T:  3079954 	 St: c08179a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3079954----T:  3080154 	 St: c07e3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3080154----T:  3080354 	 St: c0826aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3080354----T:  3080554 	 St: c082ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3080554----T:  3080754 	 St: c0812b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3080754----T:  3080954 	 St: c082fa60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3080954----T:  3081154 	 St: c080ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3081154----T:  3081354 	 St: c07fb860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3081354----T:  3081554 	 St: c0835ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3081554----T:  3081754 	 St: c07e4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3081754----T:  3081954 	 St: c08237e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3081954----T:  3082154 	 St: c082d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3082154----T:  3082354 	 St: c0836b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3082354----T:  3082554 	 St: c07f8240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3082554----T:  3082754 	 St: c08006a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3082754----T:  3082954 	 St: c082e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3082954----T:  3083154 	 St: c07e4bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3083154----T:  3083354 	 St: c07f2200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3083354----T:  3083554 	 St: c07f9400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3083554----T:  3083754 	 St: c0810c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3083754----T:  3083954 	 St: c07f32a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3083954----T:  3084154 	 St: c083da40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3084154----T:  3084354 	 St: c07f9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3084354----T:  3084554 	 St: c0838ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3084554----T:  3084754 	 St: c0807a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3084754----T:  3084954 	 St: c08275a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3084954----T:  3085154 	 St: c0846040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3085154----T:  3085354 	 St: c084d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3085354----T:  3085554 	 St: c084dae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3085554----T:  3085754 	 St: c08432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3085754----T:  3085954 	 St: c084c600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3085954----T:  3086154 	 St: c0843da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3086154----T:  3086354 	 St: c0847ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3086354----T:  3086554 	 St: c0847a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3086554----T:  3086754 	 St: c084ed60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3086754----T:  3086954 	 St: c084de40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3086954----T:  3087154 	 St: c0845760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3087154----T:  3087354 	 St: c0852ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3087354----T:  3087554 	 St: c0866a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3087554----T:  3087754 	 St: c0858fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3087754----T:  3087954 	 St: c0857ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3087954----T:  3088154 	 St: c085a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3088154----T:  3088354 	 St: c0863760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3088354----T:  3088554 	 St: c0866da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3088554----T:  3088754 	 St: c08687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3088754----T:  3088954 	 St: c08650c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3088954----T:  3089154 	 St: c0857180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3089154----T:  3089354 	 St: c085f7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3089354----T:  3089554 	 St: c086d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3089554----T:  3089754 	 St: c085d860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3089754----T:  3089954 	 St: c086f1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3089954----T:  3090154 	 St: c086e8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3090154----T:  3090354 	 St: c086e960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3090354----T:  3090554 	 St: c086ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3090554----T:  3090754 	 St: c086eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3090754----T:  3090954 	 St: c0756000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3090954----T:  3091154 	 St: c0859000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3091154----T:  3093954 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3093954----T:  3101734 	 St: c07c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3102642----T:  3102842 	 St: c0884120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3102842----T:  3103042 	 St: c087e1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3103042----T:  3103242 	 St: c0899500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3103242----T:  3103442 	 St: c089f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3103442----T:  3103642 	 St: c088ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3103642----T:  3103842 	 St: c0887c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3103842----T:  3104042 	 St: c0886fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3104042----T:  3104242 	 St: c0889e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3104242----T:  3104442 	 St: c0894900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3104442----T:  3104642 	 St: c08b8640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3104642----T:  3104842 	 St: c089a820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3104842----T:  3105042 	 St: c08992a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3105042----T:  3105242 	 St: c08775a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3105242----T:  3105442 	 St: c087ffa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3105442----T:  3105642 	 St: c08b8c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3105642----T:  3105842 	 St: c0878c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3105842----T:  3106042 	 St: c08b7880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3106042----T:  3106242 	 St: c0892420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3106242----T:  3106442 	 St: c0877c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3106442----T:  3106642 	 St: c08881c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3106642----T:  3106842 	 St: c088e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3106842----T:  3107042 	 St: c0894ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3107042----T:  3107242 	 St: c0894520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3107242----T:  3107442 	 St: c0870f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3107442----T:  3107642 	 St: c0876dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3107642----T:  3107842 	 St: c0872480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3107842----T:  3108042 	 St: c0881e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3108042----T:  3108242 	 St: c089cc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3108242----T:  3108442 	 St: c0882480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3108442----T:  3108642 	 St: c08984e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3108642----T:  3108842 	 St: c0898620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3108842----T:  3109042 	 St: c088fd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3109042----T:  3109242 	 St: c089d6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3109242----T:  3109442 	 St: c0873100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3109442----T:  3109642 	 St: c0892e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3109642----T:  3109842 	 St: c0896d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3109842----T:  3110042 	 St: c08b3340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3110042----T:  3110242 	 St: c087cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3110242----T:  3110442 	 St: c08b5e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3110442----T:  3114661 	 St: c08a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3114661----T:  3120622 	 St: c08a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3347798----T:  3355569 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.247130)
F:  3355569----T:  3358104 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3358105----T:  3360640 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3582791----T:  4035407 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(305.615112)
F:  3591927----T:  3597888 	 St: c04c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3597888----T:  3602107 	 St: c04ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3602107----T:  3607181 	 St: c04d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3607181----T:  3612255 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3612255----T:  3614860 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3614860----T:  3645583 	 St: c04e1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3645583----T:  3654285 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3655219----T:  3665311 	 St: c0540000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  3665311----T:  3725206 	 St: c0553000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3725206----T:  3741369 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3741369----T:  3780088 	 St: c0610000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  3780088----T:  3788790 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3788790----T:  3812462 	 St: c0690000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3813517----T:  3819478 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3819478----T:  3830966 	 St: c06ca000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  3830966----T:  3839668 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3839668----T:  3855831 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3855831----T:  3880913 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  3880913----T:  3918221 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  3918221----T:  4017185 	 St: c07d0000 Sz: 851968 	 Sm: 0 	 T: memcpy_h2d(66.822418)
F:  4017185----T:  4025887 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4257557----T:  4272218 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.899392)
F:  4272218----T:  4274753 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4274754----T:  4277289 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4499440----T:  4627469 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(86.447670)
F:  4849619----T:  4864883 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.306550)
F:  4864883----T:  4867418 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4867419----T:  4869954 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5092105----T:  5397677 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(206.328156)
F:  5619827----T:  5635023 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.260634)
F:  5635023----T:  5637558 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5637559----T:  5640094 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5862245----T:  6050807 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(127.320732)
F:  6272957----T:  6283227 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.934504)
F:  6283227----T:  6285762 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6285763----T:  6288298 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6510449----T:  6530339 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.430115)
F:  6752489----T:  6755766 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.212694)
F:  6755766----T:  6758301 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6758302----T:  6760837 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6982988----T:  6988088 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.443619)
F:  7210238----T:  7213419 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.147873)
F:  7213419----T:  7215954 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7215955----T:  7218560 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7215955----T:  7224195 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7226800----T:  7229405 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7226800----T:  7235040 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7237645----T:  7240250 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7237645----T:  7253340 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7255945----T:  7258550 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7255945----T:  7286668 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7289273----T:  7291878 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7289273----T:  7350109 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7352714----T:  7355319 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7352714----T:  7443675 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2272863(cycle), 1534.681274(us)
Tot_kernel_exec_time_and_fault_time: 5138598(cycle), 3469.681396(us)
Tot_memcpy_h2d_time: 1331554(cycle), 899.091125(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 1359439(cycle), 917.919678(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 181400(cycle), 122.484810(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
