<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LD4 (multiple structures) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LD4 (multiple structures)</h2><p>Load multiple 4-element structures to four registers</p>
      <p class="aml">This instruction loads multiple 4-element structures
from memory and writes the result to the four SIMD&amp;FP registers,
with de-interleaving.</p>
      <p class="aml">For an example of de-interleaving, see <span class="asm-code">LD3 (multiple structures)</span>.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_no_offset">No offset</a>
       and 
      <a href="#iclass_post_index">Post-index</a>
    </p>
    <h3 class="classheading"><a id="iclass_no_offset"/>No offset<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="2"/><td/><td/><td/><td colspan="2"/><td class="droppedname">L</td><td colspan="6"/><td colspan="4" class="droppedname">opcode</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="LD4_asisdlse_R4"/><p class="asm-code">LD4  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Rt);
let n : integer = UInt(Rn);
let m : integer = ARBITRARY : integer;
let wback : boolean = FALSE;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = wback || n != 31;</p>
    <h3 class="classheading"><a id="iclass_post_index"/>Post-index<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="7"/><td class="droppedname">L</td><td/><td colspan="5"/><td colspan="4" class="droppedname">opcode</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Immediate offset variant
            </h4><a id="LD4_asisdlsep_I4_i"/>
        Applies when
        <span class="bitdiff"> (Rm == 11111)</span><p class="asm-code">LD4  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#imm_option" title="For the &quot;Four registers, immediate offset&quot; variant: is the post-index immediate offset, ">&lt;imm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Register offset variant
            </h4><a id="LD4_asisdlsep_R4_r"/>
        Applies when
        <span class="bitdiff"> (Rm != 11111)</span><p class="asm-code">LD4  { <a href="#Vt" title="Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Vt&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt2" title="Is the name of the second SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 1 modulo 32.">&lt;Vt2&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt3" title="Is the name of the third SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 2 modulo 32.">&lt;Vt3&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a>, <a href="#Vt4" title="Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as &quot;Rt&quot; plus 3 modulo 32.">&lt;Vt4&gt;</a>.<a href="#T_option" title="Is an arrangement specifier, ">&lt;T&gt;</a> }, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], <a href="#Xm__2" title="Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_AdvSIMD) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer = UInt(Rt);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let wback : boolean = TRUE;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = wback || n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt&gt;</td><td><a id="Vt"/>
        
          <p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T_option"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>(size :: Q)</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="bitfield">0</td>
                <td class="symbol">8B</td>
              </tr>
              <tr>
                <td class="bitfield">00</td>
                <td class="bitfield">1</td>
                <td class="symbol">16B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="bitfield">0</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="bitfield">1</td>
                <td class="symbol">2D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt2&gt;</td><td><a id="Vt2"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt3&gt;</td><td><a id="Vt3"/>
        
          <p class="aml">Is the name of the third SIMD&amp;FP register to be transferred, encoded as "Rt" plus 2 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt4&gt;</td><td><a id="Vt4"/>
        
          <p class="aml">Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as "Rt" plus 3 modulo 32.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm_option"/>
        <p>Is the post-index immediate offset, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;imm&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#32</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#64</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__2"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">let datasize : integer{} = 64 &lt;&lt; UInt(Q);
let esize : integer{} = 8 &lt;&lt; UInt(size);
let elements : integer = datasize DIV esize;

let rpt : integer = 1;
let selem : integer = 4;

// .1D format only permitted with LD1 &amp; ST1
if size::Q == '110' &amp;&amp; selem != 1 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;</p>
    </div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPAdvSIMDEnabled();

var address : bits(64);
var eaddr : bits(64);
var offs : bits(64);
var rval : bits(datasize);
var tt : integer;
let ebytes : integer{} = esize DIV 8;

let privileged : boolean = PSTATE.EL != <a href="shared_pseudocode.html#global_EL0" title="">EL0</a>;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescASIMD(MemOp_LOAD, nontemporal, tagchecked,
                                                       privileged);
if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

offs = Zeros{64};
for r = 0 to rpt-1 do
    for e = 0 to elements-1 do
        tt = (t + r) MOD 32;
        for s = 0 to selem-1 do
            rval = V{datasize}(tt);
            eaddr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(address, offs, accdesc);
            rval[e*:esize] = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(eaddr, accdesc);
            V{datasize}(tt) = rval;
            offs = offs + ebytes;
            tt = (tt + 1) MOD 32;
        end;
    end;
end;
if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(m);
    end;
    address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offs, accdesc);
    if n == 31 then
        <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() = address;
    else
        <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n) = address;
    end;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
