{
  "Top": "VecDotProduct",
  "RtlTop": "VecDotProduct",
  "RtlPrefix": "",
  "RtlSubPrefix": "VecDotProduct_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vecA": {
      "index": "0",
      "direction": "in",
      "srcType": "DataPack<signed char, 16>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ddr0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "vecA_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "vecA_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vecB": {
      "index": "1",
      "direction": "in",
      "srcType": "DataPack<signed char, 16>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ddr1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "vecB_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "vecB_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "scaC": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_ddr2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "scaC_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "scaC_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "readRep": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "readRep",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -clock_enable=0",
      "config_interface -default_slave_interface=none",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_alignment_byte_size=0",
      "config_interface -m_axi_auto_max_ports=0",
      "config_interface -m_axi_latency=0",
      "config_interface -m_axi_max_bitwidth=1024",
      "config_interface -m_axi_max_read_burst_length=16",
      "config_interface -m_axi_max_widen_bitwidth=0",
      "config_interface -m_axi_max_write_burst_length=16",
      "config_interface -m_axi_min_bitwidth=8",
      "config_interface -m_axi_num_read_outstanding=16",
      "config_interface -m_axi_num_write_outstanding=16",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -s_axilite_data64=0"
    ],
    "DirectiveTcl": [
      "set_directive_top VecDotProduct -name VecDotProduct",
      "set_directive_top VecDotProduct -name VecDotProduct",
      "set_directive_top VecDotProduct -name VecDotProduct"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "VecDotProduct"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": ["set_false_path -from [get_cells control_s_axi_U\/int_readRep_reg[*]]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "VecDotProduct",
    "Version": "1.0",
    "DisplayName": "Vecdotproduct",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_VecDotProduct_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/Top.cpp",
      "..\/InterfaceModule.cpp",
      "..\/ComputationModule.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/VecDotProduct_Accumulator.vhd",
      "impl\/vhdl\/VecDotProduct_AdderTree.vhd",
      "impl\/vhdl\/VecDotProduct_control_r_s_axi.vhd",
      "impl\/vhdl\/VecDotProduct_control_s_axi.vhd",
      "impl\/vhdl\/VecDotProduct_ddr0_m_axi.vhd",
      "impl\/vhdl\/VecDotProduct_ddr1_m_axi.vhd",
      "impl\/vhdl\/VecDotProduct_ddr2_m_axi.vhd",
      "impl\/vhdl\/VecDotProduct_EWiseMultipiler.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w32_d16_S.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w64_d6_S.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w128_d16_A.vhd",
      "impl\/vhdl\/VecDotProduct_fifo_w256_d16_A.vhd",
      "impl\/vhdl\/VecDotProduct_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/VecDotProduct_ScaWriter.vhd",
      "impl\/vhdl\/VecDotProduct_start_for_Accumulator_U0.vhd",
      "impl\/vhdl\/VecDotProduct_start_for_AdderTree_U0.vhd",
      "impl\/vhdl\/VecDotProduct_start_for_EWiseMultipiler_U0.vhd",
      "impl\/vhdl\/VecDotProduct_start_for_ScaWriter_U0.vhd",
      "impl\/vhdl\/VecDotProduct_VecDotProduct_entry43.vhd",
      "impl\/vhdl\/VecDotProduct_VecReader.vhd",
      "impl\/vhdl\/VecDotProduct_VecReader1.vhd",
      "impl\/vhdl\/VecDotProduct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/VecDotProduct_Accumulator.v",
      "impl\/verilog\/VecDotProduct_AdderTree.v",
      "impl\/verilog\/VecDotProduct_control_r_s_axi.v",
      "impl\/verilog\/VecDotProduct_control_s_axi.v",
      "impl\/verilog\/VecDotProduct_ddr0_m_axi.v",
      "impl\/verilog\/VecDotProduct_ddr1_m_axi.v",
      "impl\/verilog\/VecDotProduct_ddr2_m_axi.v",
      "impl\/verilog\/VecDotProduct_EWiseMultipiler.v",
      "impl\/verilog\/VecDotProduct_fifo_w32_d2_S.v",
      "impl\/verilog\/VecDotProduct_fifo_w32_d16_S.v",
      "impl\/verilog\/VecDotProduct_fifo_w64_d2_S.v",
      "impl\/verilog\/VecDotProduct_fifo_w64_d6_S.v",
      "impl\/verilog\/VecDotProduct_fifo_w128_d16_A.v",
      "impl\/verilog\/VecDotProduct_fifo_w256_d16_A.v",
      "impl\/verilog\/VecDotProduct_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/VecDotProduct_ScaWriter.v",
      "impl\/verilog\/VecDotProduct_start_for_Accumulator_U0.v",
      "impl\/verilog\/VecDotProduct_start_for_AdderTree_U0.v",
      "impl\/verilog\/VecDotProduct_start_for_EWiseMultipiler_U0.v",
      "impl\/verilog\/VecDotProduct_start_for_ScaWriter_U0.v",
      "impl\/verilog\/VecDotProduct_VecDotProduct_entry43.v",
      "impl\/verilog\/VecDotProduct_VecReader.v",
      "impl\/verilog\/VecDotProduct_VecReader1.v",
      "impl\/verilog\/VecDotProduct.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/data\/VecDotProduct.mdd",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/data\/VecDotProduct.tcl",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/xvecdotproduct.c",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/xvecdotproduct.h",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/xvecdotproduct_hw.h",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/xvecdotproduct_linux.c",
      "impl\/misc\/drivers\/VecDotProduct_v1_0\/src\/xvecdotproduct_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/VecDotProduct.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/dell\/Documents\/Dev\/MBKM\/MBKM-Tutorial5\/solution1\/.debug\/VecDotProduct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_ddr0:m_axi_ddr1:m_axi_ddr2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_ddr0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "32",
      "portPrefix": "m_axi_ddr0_",
      "paramPrefix": "C_M_AXI_DDR0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ddr0_ARADDR",
        "m_axi_ddr0_ARBURST",
        "m_axi_ddr0_ARCACHE",
        "m_axi_ddr0_ARID",
        "m_axi_ddr0_ARLEN",
        "m_axi_ddr0_ARLOCK",
        "m_axi_ddr0_ARPROT",
        "m_axi_ddr0_ARQOS",
        "m_axi_ddr0_ARREADY",
        "m_axi_ddr0_ARREGION",
        "m_axi_ddr0_ARSIZE",
        "m_axi_ddr0_ARUSER",
        "m_axi_ddr0_ARVALID",
        "m_axi_ddr0_AWADDR",
        "m_axi_ddr0_AWBURST",
        "m_axi_ddr0_AWCACHE",
        "m_axi_ddr0_AWID",
        "m_axi_ddr0_AWLEN",
        "m_axi_ddr0_AWLOCK",
        "m_axi_ddr0_AWPROT",
        "m_axi_ddr0_AWQOS",
        "m_axi_ddr0_AWREADY",
        "m_axi_ddr0_AWREGION",
        "m_axi_ddr0_AWSIZE",
        "m_axi_ddr0_AWUSER",
        "m_axi_ddr0_AWVALID",
        "m_axi_ddr0_BID",
        "m_axi_ddr0_BREADY",
        "m_axi_ddr0_BRESP",
        "m_axi_ddr0_BUSER",
        "m_axi_ddr0_BVALID",
        "m_axi_ddr0_RDATA",
        "m_axi_ddr0_RID",
        "m_axi_ddr0_RLAST",
        "m_axi_ddr0_RREADY",
        "m_axi_ddr0_RRESP",
        "m_axi_ddr0_RUSER",
        "m_axi_ddr0_RVALID",
        "m_axi_ddr0_WDATA",
        "m_axi_ddr0_WID",
        "m_axi_ddr0_WLAST",
        "m_axi_ddr0_WREADY",
        "m_axi_ddr0_WSTRB",
        "m_axi_ddr0_WUSER",
        "m_axi_ddr0_WVALID"
      ]
    },
    "m_axi_ddr1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "32",
      "portPrefix": "m_axi_ddr1_",
      "paramPrefix": "C_M_AXI_DDR1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ddr1_ARADDR",
        "m_axi_ddr1_ARBURST",
        "m_axi_ddr1_ARCACHE",
        "m_axi_ddr1_ARID",
        "m_axi_ddr1_ARLEN",
        "m_axi_ddr1_ARLOCK",
        "m_axi_ddr1_ARPROT",
        "m_axi_ddr1_ARQOS",
        "m_axi_ddr1_ARREADY",
        "m_axi_ddr1_ARREGION",
        "m_axi_ddr1_ARSIZE",
        "m_axi_ddr1_ARUSER",
        "m_axi_ddr1_ARVALID",
        "m_axi_ddr1_AWADDR",
        "m_axi_ddr1_AWBURST",
        "m_axi_ddr1_AWCACHE",
        "m_axi_ddr1_AWID",
        "m_axi_ddr1_AWLEN",
        "m_axi_ddr1_AWLOCK",
        "m_axi_ddr1_AWPROT",
        "m_axi_ddr1_AWQOS",
        "m_axi_ddr1_AWREADY",
        "m_axi_ddr1_AWREGION",
        "m_axi_ddr1_AWSIZE",
        "m_axi_ddr1_AWUSER",
        "m_axi_ddr1_AWVALID",
        "m_axi_ddr1_BID",
        "m_axi_ddr1_BREADY",
        "m_axi_ddr1_BRESP",
        "m_axi_ddr1_BUSER",
        "m_axi_ddr1_BVALID",
        "m_axi_ddr1_RDATA",
        "m_axi_ddr1_RID",
        "m_axi_ddr1_RLAST",
        "m_axi_ddr1_RREADY",
        "m_axi_ddr1_RRESP",
        "m_axi_ddr1_RUSER",
        "m_axi_ddr1_RVALID",
        "m_axi_ddr1_WDATA",
        "m_axi_ddr1_WID",
        "m_axi_ddr1_WLAST",
        "m_axi_ddr1_WREADY",
        "m_axi_ddr1_WSTRB",
        "m_axi_ddr1_WUSER",
        "m_axi_ddr1_WVALID"
      ]
    },
    "m_axi_ddr2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_ddr2_",
      "paramPrefix": "C_M_AXI_DDR2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_ddr2_ARADDR",
        "m_axi_ddr2_ARBURST",
        "m_axi_ddr2_ARCACHE",
        "m_axi_ddr2_ARID",
        "m_axi_ddr2_ARLEN",
        "m_axi_ddr2_ARLOCK",
        "m_axi_ddr2_ARPROT",
        "m_axi_ddr2_ARQOS",
        "m_axi_ddr2_ARREADY",
        "m_axi_ddr2_ARREGION",
        "m_axi_ddr2_ARSIZE",
        "m_axi_ddr2_ARUSER",
        "m_axi_ddr2_ARVALID",
        "m_axi_ddr2_AWADDR",
        "m_axi_ddr2_AWBURST",
        "m_axi_ddr2_AWCACHE",
        "m_axi_ddr2_AWID",
        "m_axi_ddr2_AWLEN",
        "m_axi_ddr2_AWLOCK",
        "m_axi_ddr2_AWPROT",
        "m_axi_ddr2_AWQOS",
        "m_axi_ddr2_AWREADY",
        "m_axi_ddr2_AWREGION",
        "m_axi_ddr2_AWSIZE",
        "m_axi_ddr2_AWUSER",
        "m_axi_ddr2_AWVALID",
        "m_axi_ddr2_BID",
        "m_axi_ddr2_BREADY",
        "m_axi_ddr2_BRESP",
        "m_axi_ddr2_BUSER",
        "m_axi_ddr2_BVALID",
        "m_axi_ddr2_RDATA",
        "m_axi_ddr2_RID",
        "m_axi_ddr2_RLAST",
        "m_axi_ddr2_RREADY",
        "m_axi_ddr2_RRESP",
        "m_axi_ddr2_RUSER",
        "m_axi_ddr2_RVALID",
        "m_axi_ddr2_WDATA",
        "m_axi_ddr2_WID",
        "m_axi_ddr2_WLAST",
        "m_axi_ddr2_WREADY",
        "m_axi_ddr2_WSTRB",
        "m_axi_ddr2_WUSER",
        "m_axi_ddr2_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "readRep",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of readRep",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "readRep",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of readRep"
            }]
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "vecA_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vecA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vecA",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of vecA"
            }]
        },
        {
          "offset": "0x14",
          "name": "vecA_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vecA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vecA",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of vecA"
            }]
        },
        {
          "offset": "0x1c",
          "name": "vecB_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vecB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vecB",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of vecB"
            }]
        },
        {
          "offset": "0x20",
          "name": "vecB_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of vecB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vecB",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of vecB"
            }]
        },
        {
          "offset": "0x28",
          "name": "scaC_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of scaC",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "scaC",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of scaC"
            }]
        },
        {
          "offset": "0x2c",
          "name": "scaC_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of scaC",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "scaC",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of scaC"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_ddr0_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_ddr0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_ddr0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_ddr1_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_ddr1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_ddr1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_ddr2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_ddr2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_ddr2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_ddr2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_ddr2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_ddr2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_ddr2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_ddr2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_ddr2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_ddr2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "VecDotProduct",
      "Instances": [
        {
          "ModuleName": "EWiseMultipiler",
          "InstanceName": "EWiseMultipiler_U0"
        },
        {
          "ModuleName": "AdderTree",
          "InstanceName": "AdderTree_U0"
        },
        {
          "ModuleName": "VecReader",
          "InstanceName": "VecReader_U0"
        },
        {
          "ModuleName": "VecReader1",
          "InstanceName": "VecReader1_U0"
        },
        {
          "ModuleName": "Accumulator",
          "InstanceName": "Accumulator_U0"
        },
        {
          "ModuleName": "ScaWriter",
          "InstanceName": "ScaWriter_U0"
        },
        {
          "ModuleName": "VecDotProduct_entry43",
          "InstanceName": "VecDotProduct_entry43_U0"
        }
      ]
    },
    "Info": {
      "VecDotProduct_entry43": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "VecReader": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "VecReader1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "EWiseMultipiler": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AdderTree": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Accumulator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ScaWriter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "VecDotProduct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "VecDotProduct_entry43": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.885"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "VecReader": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "-1",
          "PipelineII": "1 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "236",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "221",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "VecReader1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "1",
          "PipelineIIMax": "-1",
          "PipelineII": "1 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "235",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "212",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "EWiseMultipiler": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.890"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "39",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "798",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "AdderTree": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.613"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "506",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Accumulator": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.060"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "70",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "188",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ScaWriter": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "73",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "VecDotProduct": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "34",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "3726",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "5322",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-14 14:05:05 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
