v 20031231 1
B 300 300 1500 1500 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
T 2000 1675 2 10 0 0 0 0 1
device=BLOCK
T 2000 1875 2 10 0 0 0 0 1
VERILOG_PORTS=POSITIONAL
T 300 1850 9 10 1 0 0 0 1
BLOCK
T 350 1450 9 8 0 0 0 0 1
IO1
P 300 1500 0 1500 1 0 1
{
T -88 1550 5 8 1 1 0 0 1
pinnumber=IO1
T -88 1550 5 8 0 0 0 0 1
pinseq=1
}
T 350 1150 9 8 0 0 0 0 1
IO2
P 300 1200 0 1200 1 0 1
{
T -88 1250 5 8 1 1 0 0 1
pinnumber=IO2
T -88 1250 5 8 0 0 0 0 1
pinseq=2
}
T 350 850 9 8 0 0 0 0 1
INPUT1
P 300 900 0 900 1 0 1
{
T -376 950 5 8 1 1 0 0 1
pinnumber=INPUT1
T -376 950 5 8 0 0 0 0 1
pinseq=3
}
T 350 550 9 8 0 0 0 0 1
INPUT2
P 300 600 0 600 1 0 1
{
T -376 650 5 8 1 1 0 0 1
pinnumber=INPUT2
T -376 650 5 8 0 0 0 0 1
pinseq=4
}
T 1078 1150 9 8 0 0 0 0 1
OUTPUT1
P 1800 1200 2100 1200 1 0 1
{
T 1900 1250 5 8 1 1 0 0 1
pinnumber=OUTPUT1
T 1900 1250 5 8 0 0 0 0 1
pinseq=5
}
T 1078 850 9 8 0 0 0 0 1
OUTPUT2
V 1850 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1900 900 2100 900 1 0 1
{
T 1900 950 5 8 1 1 0 0 1
pinnumber=OUTPUT2
T 1900 950 5 8 0 0 0 0 1
pinseq=6
}
