

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon Sep 25 12:35:31 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        matrix_mult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      5.42|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   86|   86|        15|          3|          1|    25|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|     316|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     204|    154|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     492|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1012|    635|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |matrix_mult_mul_8bkb_U0  |matrix_mult_mul_8bkb  |        0|      0|  102|  77|
    |matrix_mult_mul_8bkb_U1  |matrix_mult_mul_8bkb  |        0|      0|  102|  77|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  204| 154|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_mult_mac_mcud_U2  |matrix_mult_mac_mcud  | i0 + i1 * i2 |
    |matrix_mult_mac_mcud_U3  |matrix_mult_mac_mcud  | i0 + i1 * i2 |
    |matrix_mult_mac_mdEe_U4  |matrix_mult_mac_mdEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_226_p2                  |     +    |      0|  14|   9|           3|           1|
    |indvar_flatten_next_fu_220_p2  |     +    |      0|  20|  10|           5|           1|
    |j_1_fu_310_p2                  |     +    |      0|  14|   9|           3|           1|
    |tmp_10_fu_347_p2               |     +    |      0|  23|  11|           6|           2|
    |tmp_11_fu_297_p2               |     +    |      0|  23|  11|           6|           3|
    |tmp_12_fu_280_p2               |     +    |      0|  17|   9|           4|           3|
    |tmp_13_fu_387_p2               |     +    |      0|  20|  10|           5|           4|
    |tmp_14_fu_323_p2               |     +    |      0|  20|  10|           5|           4|
    |tmp_15_fu_286_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_16_fu_392_p2               |     +    |      0|  23|  11|           6|           6|
    |tmp_3_4_fu_424_p2              |     +    |      0|  53|  21|          16|          16|
    |tmp_7_fu_268_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_8_fu_292_p2                |     +    |      0|  23|  11|           6|           1|
    |tmp_9_fu_342_p2                |     +    |      0|  23|  11|           6|           2|
    |exitcond_flatten_fu_214_p2     |   icmp   |      0|   0|   2|           5|           4|
    |exitcond_fu_232_p2             |   icmp   |      0|   0|   1|           3|           3|
    |i_cast6_mid2_v_fu_246_p3       |  select  |      0|   0|   3|           1|           3|
    |j_mid2_fu_238_p3               |  select  |      0|   0|   3|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 316| 167|          94|          70|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_address0                    |  21|          4|    5|         20|
    |a_address1                    |  15|          3|    5|         15|
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |b_address0                    |  21|          4|    5|         20|
    |b_address1                    |  15|          3|    5|         15|
    |i_phi_fu_187_p4               |   9|          2|    3|          6|
    |i_reg_183                     |   9|          2|    3|          6|
    |indvar_flatten_phi_fu_176_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_172        |   9|          2|    5|         10|
    |j_phi_fu_198_p4               |   9|          2|    3|          6|
    |j_reg_194                     |   9|          2|    3|          6|
    |reg_209                       |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 186|         38|   53|        140|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_load_1_reg_544                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp_16_reg_619  |   6|   0|    6|          0|
    |b_load_1_reg_539                 |   8|   0|    8|          0|
    |b_load_3_reg_604                 |   8|   0|    8|          0|
    |exitcond_flatten_reg_453         |   1|   0|    1|          0|
    |i_cast6_mid2_v_reg_471           |   3|   0|    3|          0|
    |i_reg_183                        |   3|   0|    3|          0|
    |indvar_flatten_next_reg_457      |   5|   0|    5|          0|
    |indvar_flatten_reg_172           |   5|   0|    5|          0|
    |j_1_reg_524                      |   3|   0|    3|          0|
    |j_cast5_cast3_reg_488            |   3|   0|    5|          2|
    |j_mid2_reg_462                   |   3|   0|    3|          0|
    |j_reg_194                        |   3|   0|    3|          0|
    |reg_205                          |   8|   0|    8|          0|
    |reg_209                          |   8|   0|    8|          0|
    |tmp1_reg_674                     |  16|   0|   16|          0|
    |tmp3_reg_679                     |  16|   0|   16|          0|
    |tmp4_reg_669                     |  16|   0|   16|          0|
    |tmp_10_reg_569                   |   6|   0|    6|          0|
    |tmp_11_reg_509                   |   6|   0|    6|          0|
    |tmp_12_reg_494                   |   4|   0|    4|          0|
    |tmp_13_reg_614                   |   5|   0|    5|          0|
    |tmp_14_reg_549                   |   5|   0|    5|          0|
    |tmp_15_reg_499                   |   5|   0|    5|          0|
    |tmp_16_reg_619                   |   6|   0|    6|          0|
    |tmp_2_1_reg_654                  |  16|   0|   16|          0|
    |tmp_2_4_reg_649                  |  16|   0|   16|          0|
    |tmp_3_4_reg_684                  |  16|   0|   16|          0|
    |tmp_7_reg_478                    |   6|   0|    6|          0|
    |tmp_8_reg_504                    |   6|   0|    6|          0|
    |tmp_9_reg_564                    |   6|   0|    6|          0|
    |exitcond_flatten_reg_453         |  64|  32|    1|          0|
    |j_cast5_cast3_reg_488            |  64|  32|    5|          2|
    |j_mid2_reg_462                   |  64|  32|    3|          0|
    |tmp_7_reg_478                    |  64|  32|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 492| 128|  253|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0     | out |    5|  ap_memory |       a      |     array    |
|a_ce0          | out |    1|  ap_memory |       a      |     array    |
|a_q0           |  in |    8|  ap_memory |       a      |     array    |
|a_address1     | out |    5|  ap_memory |       a      |     array    |
|a_ce1          | out |    1|  ap_memory |       a      |     array    |
|a_q1           |  in |    8|  ap_memory |       a      |     array    |
|b_address0     | out |    5|  ap_memory |       b      |     array    |
|b_ce0          | out |    1|  ap_memory |       b      |     array    |
|b_q0           |  in |    8|  ap_memory |       b      |     array    |
|b_address1     | out |    5|  ap_memory |       b      |     array    |
|b_ce1          | out |    1|  ap_memory |       b      |     array    |
|b_q1           |  in |    8|  ap_memory |       b      |     array    |
|prod_address0  | out |    5|  ap_memory |     prod     |     array    |
|prod_ce0       | out |    1|  ap_memory |     prod     |     array    |
|prod_we0       | out |    1|  ap_memory |     prod     |     array    |
|prod_d0        | out |   16|  ap_memory |     prod     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 3, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7

ST_1: StgValue_19 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %b) nounwind, !map !13

ST_1: StgValue_20 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod) nounwind, !map !17

ST_1: StgValue_21 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

ST_1: StgValue_22 (8)  [1/1] 1.59ns  loc: matrix_mult.cpp:10
:4  br label %1


 <State 2>: 4.33ns
ST_2: indvar_flatten (10)  [1/1] 0.00ns
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i (11)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:1  %i = phi i3 [ 0, %0 ], [ %i_cast6_mid2_v, %.reset ]

ST_2: j (12)  [1/1] 0.00ns
:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten (13)  [1/1] 3.31ns
:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

ST_2: indvar_flatten_next (14)  [1/1] 2.33ns
:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_28 (15)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: i_1 (17)  [1/1] 2.26ns  loc: matrix_mult.cpp:10
.reset:0  %i_1 = add i3 %i, 1

ST_2: exitcond (20)  [1/1] 2.07ns  loc: matrix_mult.cpp:12
.reset:3  %exitcond = icmp eq i3 %j, -3

ST_2: j_mid2 (21)  [1/1] 2.07ns  loc: matrix_mult.cpp:12
.reset:4  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: i_cast6_mid2_v (22)  [1/1] 2.07ns  loc: matrix_mult.cpp:10
.reset:5  %i_cast6_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i


 <State 3>: 2.35ns
ST_3: i_cast6_mid2_cast (23)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
.reset:6  %i_cast6_mid2_cast = zext i3 %i_cast6_mid2_v to i6

ST_3: tmp (24)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
.reset:7  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_cast6_mid2_v, i2 0)

ST_3: p_shl_cast (25)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:8  %p_shl_cast = zext i5 %tmp to i6

ST_3: tmp_7 (26)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
.reset:9  %tmp_7 = add i6 %i_cast6_mid2_cast, %p_shl_cast

ST_3: j_cast5_cast3 (43)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:26  %j_cast5_cast3 = zext i3 %j_mid2 to i5

ST_3: j_cast5_cast (44)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:27  %j_cast5_cast = zext i3 %j_mid2 to i4

ST_3: tmp_12 (46)  [1/1] 2.35ns  loc: matrix_mult.cpp:16
.reset:29  %tmp_12 = add i4 %j_cast5_cast, 5

ST_3: tmp_15 (55)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
.reset:38  %tmp_15 = add i5 %j_cast5_cast3, -12


 <State 4>: 2.32ns
ST_4: tmp_8 (29)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
.reset:12  %tmp_8 = add i6 %tmp_7, 1

ST_4: tmp_11 (38)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
.reset:21  %tmp_11 = add i6 %tmp_7, 4

ST_4: tmp_12_cast (47)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:30  %tmp_12_cast = zext i4 %tmp_12 to i32

ST_4: b_addr_1 (48)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:31  %b_addr_1 = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_12_cast

ST_4: tmp_15_cast (56)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:39  %tmp_15_cast = zext i5 %tmp_15 to i32

ST_4: b_addr_4 (57)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:40  %b_addr_4 = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_15_cast

ST_4: b_load_1 (71)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:54  %b_load_1 = load i8* %b_addr_1, align 1

ST_4: b_load_4 (86)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:69  %b_load_4 = load i8* %b_addr_4, align 1

ST_4: j_1 (95)  [1/1] 2.26ns  loc: matrix_mult.cpp:12
.reset:78  %j_1 = add i3 %j_mid2, 1


 <State 5>: 2.32ns
ST_5: tmp_8_cast (30)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:13  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_5: a_addr_1 (31)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:14  %a_addr_1 = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_8_cast

ST_5: tmp_11_cast (39)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:22  %tmp_11_cast = sext i6 %tmp_11 to i32

ST_5: a_addr_4 (40)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:23  %a_addr_4 = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_11_cast

ST_5: a_load_1 (69)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:52  %a_load_1 = load i8* %a_addr_1, align 1

ST_5: b_load_1 (71)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:54  %b_load_1 = load i8* %b_addr_1, align 1

ST_5: a_load_4 (84)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:67  %a_load_4 = load i8* %a_addr_4, align 1

ST_5: b_load_4 (86)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:69  %b_load_4 = load i8* %b_addr_4, align 1


 <State 6>: 2.32ns
ST_6: a_load_1 (69)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:52  %a_load_1 = load i8* %a_addr_1, align 1

ST_6: a_load_4 (84)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:67  %a_load_4 = load i8* %a_addr_4, align 1


 <State 7>: 5.42ns
ST_7: tmp_14 (52)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
.reset:35  %tmp_14 = add i5 %j_cast5_cast3, 15

ST_7: tmp_4 (85)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:68  %tmp_4 = sext i8 %a_load_4 to i16

ST_7: tmp_1_4 (87)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:70  %tmp_1_4 = sext i8 %b_load_4 to i16

ST_7: tmp_2_4 (88)  [5/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:71  %tmp_2_4 = mul i16 %tmp_4, %tmp_1_4


 <State 8>: 5.42ns
ST_8: tmp_9 (32)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
.reset:15  %tmp_9 = add i6 %tmp_7, 2

ST_8: tmp_10 (35)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
.reset:18  %tmp_10 = add i6 %tmp_7, 3

ST_8: tmp_14_cast (53)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:36  %tmp_14_cast = zext i5 %tmp_14 to i32

ST_8: b_addr_3 (54)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:37  %b_addr_3 = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_14_cast

ST_8: tmp_s (70)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:53  %tmp_s = sext i8 %a_load_1 to i16

ST_8: tmp_1_1 (72)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:55  %tmp_1_1 = sext i8 %b_load_1 to i16

ST_8: tmp_2_1 (73)  [5/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:56  %tmp_2_1 = mul i16 %tmp_s, %tmp_1_1

ST_8: b_load_3 (81)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:64  %b_load_3 = load i8* %b_addr_3, align 1

ST_8: tmp_2_4 (88)  [4/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:71  %tmp_2_4 = mul i16 %tmp_4, %tmp_1_4


 <State 9>: 5.42ns
ST_9: tmp_9_cast (33)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:16  %tmp_9_cast = sext i6 %tmp_9 to i32

ST_9: a_addr_2 (34)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:17  %a_addr_2 = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_9_cast

ST_9: tmp_10_cast (36)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:19  %tmp_10_cast = sext i6 %tmp_10 to i32

ST_9: a_addr_3 (37)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:20  %a_addr_3 = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_10_cast

ST_9: j_cast5 (41)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
.reset:24  %j_cast5 = zext i3 %j_mid2 to i32

ST_9: b_addr (45)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:28  %b_addr = getelementptr [25 x i8]* %b, i32 0, i32 %j_cast5

ST_9: b_load (66)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:49  %b_load = load i8* %b_addr, align 1

ST_9: tmp_2_1 (73)  [4/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:56  %tmp_2_1 = mul i16 %tmp_s, %tmp_1_1

ST_9: a_load_2 (74)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:57  %a_load_2 = load i8* %a_addr_2, align 1

ST_9: a_load_3 (79)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:62  %a_load_3 = load i8* %a_addr_3, align 1

ST_9: b_load_3 (81)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:64  %b_load_3 = load i8* %b_addr_3, align 1

ST_9: tmp_2_4 (88)  [3/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:71  %tmp_2_4 = mul i16 %tmp_4, %tmp_1_4


 <State 10>: 5.42ns
ST_10: tmp_7_cast (27)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:10  %tmp_7_cast = zext i6 %tmp_7 to i32

ST_10: a_addr (28)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:11  %a_addr = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_7_cast

ST_10: j_cast5_cast4 (42)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:25  %j_cast5_cast4 = zext i3 %j_mid2 to i6

ST_10: tmp_13 (49)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
.reset:32  %tmp_13 = add i5 %j_cast5_cast3, 10

ST_10: tmp_16 (58)  [1/1] 2.31ns  loc: matrix_mult.cpp:13
.reset:41  %tmp_16 = add i6 %tmp_7, %j_cast5_cast4

ST_10: a_load (64)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:47  %a_load = load i8* %a_addr, align 1

ST_10: b_load (66)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:49  %b_load = load i8* %b_addr, align 1

ST_10: tmp_2_1 (73)  [3/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:56  %tmp_2_1 = mul i16 %tmp_s, %tmp_1_1

ST_10: a_load_2 (74)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:57  %a_load_2 = load i8* %a_addr_2, align 1

ST_10: a_load_3 (79)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:62  %a_load_3 = load i8* %a_addr_3, align 1

ST_10: tmp_5 (80)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:63  %tmp_5 = sext i8 %a_load_3 to i16

ST_10: tmp_1_3 (82)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:65  %tmp_1_3 = sext i8 %b_load_3 to i16

ST_10: tmp_2_3 (83)  [3/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:66  %tmp_2_3 = mul i16 %tmp_5, %tmp_1_3

ST_10: tmp_2_4 (88)  [2/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:71  %tmp_2_4 = mul i16 %tmp_4, %tmp_1_4


 <State 11>: 5.42ns
ST_11: tmp_13_cast (50)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:33  %tmp_13_cast = zext i5 %tmp_13 to i32

ST_11: b_addr_2 (51)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:34  %b_addr_2 = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_13_cast

ST_11: a_load (64)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:47  %a_load = load i8* %a_addr, align 1

ST_11: tmp2 (65)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:48  %tmp2 = sext i8 %a_load to i16

ST_11: tmp_6 (67)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:50  %tmp_6 = sext i8 %b_load to i16

ST_11: tmp_2 (68)  [3/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:51  %tmp_2 = mul i16 %tmp2, %tmp_6

ST_11: tmp_2_1 (73)  [2/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:56  %tmp_2_1 = mul i16 %tmp_s, %tmp_1_1

ST_11: b_load_2 (76)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:59  %b_load_2 = load i8* %b_addr_2, align 1

ST_11: tmp_2_3 (83)  [2/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:66  %tmp_2_3 = mul i16 %tmp_5, %tmp_1_3

ST_11: tmp_2_4 (88)  [1/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:71  %tmp_2_4 = mul i16 %tmp_4, %tmp_1_4


 <State 12>: 5.42ns
ST_12: tmp_2 (68)  [2/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:51  %tmp_2 = mul i16 %tmp2, %tmp_6

ST_12: tmp_2_1 (73)  [1/5] 5.42ns  loc: matrix_mult.cpp:16
.reset:56  %tmp_2_1 = mul i16 %tmp_s, %tmp_1_1

ST_12: tmp_3 (75)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:58  %tmp_3 = sext i8 %a_load_2 to i16

ST_12: b_load_2 (76)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
.reset:59  %b_load_2 = load i8* %b_addr_2, align 1

ST_12: tmp_1_2 (77)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:60  %tmp_1_2 = sext i8 %b_load_2 to i16

ST_12: tmp_2_2 (78)  [3/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:61  %tmp_2_2 = mul i16 %tmp_3, %tmp_1_2

ST_12: tmp_2_3 (83)  [1/3] 0.00ns  loc: matrix_mult.cpp:16
.reset:66  %tmp_2_3 = mul i16 %tmp_5, %tmp_1_3

ST_12: tmp4 (90)  [1/1] 3.02ns  loc: matrix_mult.cpp:16
.reset:73  %tmp4 = add i16 %tmp_2_4, %tmp_2_3


 <State 13>: 3.02ns
ST_13: tmp_2 (68)  [1/3] 0.00ns  loc: matrix_mult.cpp:16
.reset:51  %tmp_2 = mul i16 %tmp2, %tmp_6

ST_13: tmp_2_2 (78)  [2/3] 1.05ns  loc: matrix_mult.cpp:16
.reset:61  %tmp_2_2 = mul i16 %tmp_3, %tmp_1_2

ST_13: tmp1 (89)  [1/1] 3.02ns  loc: matrix_mult.cpp:16
.reset:72  %tmp1 = add i16 %tmp_2_1, %tmp_2


 <State 14>: 3.02ns
ST_14: tmp_2_2 (78)  [1/3] 0.00ns  loc: matrix_mult.cpp:16
.reset:61  %tmp_2_2 = mul i16 %tmp_3, %tmp_1_2

ST_14: tmp3 (91)  [1/1] 3.02ns  loc: matrix_mult.cpp:16
.reset:74  %tmp3 = add i16 %tmp_2_2, %tmp4


 <State 15>: 2.39ns
ST_15: tmp_3_4 (92)  [1/1] 2.39ns  loc: matrix_mult.cpp:16
.reset:75  %tmp_3_4 = add i16 %tmp1, %tmp3


 <State 16>: 2.32ns
ST_16: StgValue_123 (18)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_16: empty (19)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

ST_16: tmp_16_cast (59)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:42  %tmp_16_cast = zext i6 %tmp_16 to i32

ST_16: prod_addr (60)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:43  %prod_addr = getelementptr [25 x i16]* %prod, i32 0, i32 %tmp_16_cast

ST_16: StgValue_127 (61)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
.reset:44  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_16: tmp_1 (62)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
.reset:45  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_16: StgValue_129 (63)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:46  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_16: StgValue_130 (93)  [1/1] 2.32ns  loc: matrix_mult.cpp:16
.reset:76  store i16 %tmp_3_4, i16* %prod_addr, align 2

ST_16: empty_2 (94)  [1/1] 0.00ns  loc: matrix_mult.cpp:18
.reset:77  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

ST_16: StgValue_132 (96)  [1/1] 0.00ns
.reset:79  br label %1


 <State 17>: 0.00ns
ST_17: StgValue_133 (98)  [1/1] 0.00ns  loc: matrix_mult.cpp:21
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18         (specbitsmap      ) [ 000000000000000000]
StgValue_19         (specbitsmap      ) [ 000000000000000000]
StgValue_20         (specbitsmap      ) [ 000000000000000000]
StgValue_21         (spectopmodule    ) [ 000000000000000000]
StgValue_22         (br               ) [ 011111111111111110]
indvar_flatten      (phi              ) [ 001000000000000000]
i                   (phi              ) [ 001000000000000000]
j                   (phi              ) [ 001000000000000000]
exitcond_flatten    (icmp             ) [ 001111111111111110]
indvar_flatten_next (add              ) [ 011111111111111110]
StgValue_28         (br               ) [ 000000000000000000]
i_1                 (add              ) [ 000000000000000000]
exitcond            (icmp             ) [ 000000000000000000]
j_mid2              (select           ) [ 001111111110000000]
i_cast6_mid2_v      (select           ) [ 011111111111111110]
i_cast6_mid2_cast   (zext             ) [ 000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000]
p_shl_cast          (zext             ) [ 000000000000000000]
tmp_7               (add              ) [ 001111111110000000]
j_cast5_cast3       (zext             ) [ 001111111110000000]
j_cast5_cast        (zext             ) [ 000000000000000000]
tmp_12              (add              ) [ 000010000000000000]
tmp_15              (add              ) [ 000010000000000000]
tmp_8               (add              ) [ 001001000000000000]
tmp_11              (add              ) [ 001001000000000000]
tmp_12_cast         (zext             ) [ 000000000000000000]
b_addr_1            (getelementptr    ) [ 001001000000000000]
tmp_15_cast         (zext             ) [ 000000000000000000]
b_addr_4            (getelementptr    ) [ 001001000000000000]
j_1                 (add              ) [ 011111111111111110]
tmp_8_cast          (zext             ) [ 000000000000000000]
a_addr_1            (getelementptr    ) [ 000100100000000000]
tmp_11_cast         (sext             ) [ 000000000000000000]
a_addr_4            (getelementptr    ) [ 000100100000000000]
b_load_1            (load             ) [ 001110111000000000]
b_load_4            (load             ) [ 000110110000000000]
a_load_1            (load             ) [ 001010011000000000]
a_load_4            (load             ) [ 000010010000000000]
tmp_14              (add              ) [ 001000001000000000]
tmp_4               (sext             ) [ 001110001111000000]
tmp_1_4             (sext             ) [ 001110001111000000]
tmp_9               (add              ) [ 000100000100000000]
tmp_10              (add              ) [ 000100000100000000]
tmp_14_cast         (zext             ) [ 000000000000000000]
b_addr_3            (getelementptr    ) [ 000100000100000000]
tmp_s               (sext             ) [ 001110000111100000]
tmp_1_1             (sext             ) [ 001110000111100000]
tmp_9_cast          (sext             ) [ 000000000000000000]
a_addr_2            (getelementptr    ) [ 000010000010000000]
tmp_10_cast         (sext             ) [ 000000000000000000]
a_addr_3            (getelementptr    ) [ 000010000010000000]
j_cast5             (zext             ) [ 000000000000000000]
b_addr              (getelementptr    ) [ 000010000010000000]
b_load_3            (load             ) [ 000010000010000000]
tmp_7_cast          (zext             ) [ 000000000000000000]
a_addr              (getelementptr    ) [ 001000000001000000]
j_cast5_cast4       (zext             ) [ 000000000000000000]
tmp_13              (add              ) [ 001000000001000000]
tmp_16              (add              ) [ 001110000001111110]
b_load              (load             ) [ 001000000001000000]
a_load_2            (load             ) [ 001100000001100000]
a_load_3            (load             ) [ 000000000000000000]
tmp_5               (sext             ) [ 001100000001100000]
tmp_1_3             (sext             ) [ 001100000001100000]
tmp_13_cast         (zext             ) [ 000000000000000000]
b_addr_2            (getelementptr    ) [ 000100000000100000]
a_load              (load             ) [ 000000000000000000]
tmp2                (sext             ) [ 000110000000110000]
tmp_6               (sext             ) [ 000110000000110000]
tmp_2_4             (mul              ) [ 000100000000100000]
tmp_2_1             (mul              ) [ 000010000000010000]
tmp_3               (sext             ) [ 001010000000011000]
b_load_2            (load             ) [ 000000000000000000]
tmp_1_2             (sext             ) [ 001010000000011000]
tmp_2_3             (mul              ) [ 000000000000000000]
tmp4                (add              ) [ 001010000000011000]
tmp_2               (mul              ) [ 000000000000000000]
tmp1                (add              ) [ 001100000000001100]
tmp_2_2             (mul              ) [ 000000000000000000]
tmp3                (add              ) [ 000100000000000100]
tmp_3_4             (add              ) [ 000010000000000010]
StgValue_123        (specloopname     ) [ 000000000000000000]
empty               (speclooptripcount) [ 000000000000000000]
tmp_16_cast         (zext             ) [ 000000000000000000]
prod_addr           (getelementptr    ) [ 000000000000000000]
StgValue_127        (specloopname     ) [ 000000000000000000]
tmp_1               (specregionbegin  ) [ 000000000000000000]
StgValue_129        (specpipeline     ) [ 000000000000000000]
StgValue_130        (store            ) [ 000000000000000000]
empty_2             (specregionend    ) [ 000000000000000000]
StgValue_132        (br               ) [ 011111111111111110]
StgValue_133        (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="b_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="b_addr_4_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="3" bw="5" slack="0"/>
<pin id="85" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
<pin id="86" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/4 b_load_4/4 b_load_3/8 b_load/9 b_load_2/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="a_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_addr_4_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="3" bw="5" slack="0"/>
<pin id="109" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/5 a_load_4/5 a_load_2/9 a_load_3/9 a_load/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="a_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="a_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="b_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="prod_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/16 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_130_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="1"/>
<pin id="170" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/16 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="1"/>
<pin id="196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="3" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_4 b_load "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_4 a_load_2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_flatten_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten_next_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_mid2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_cast6_mid2_v_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast6_mid2_v/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_cast6_mid2_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6_mid2_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="1"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="j_cast5_cast3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_cast3/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_cast5_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_cast/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_12_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_15_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_11_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_12_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_15_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="j_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="2"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_8_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_11_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="4"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_1_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_4/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_4/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="5"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_10_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="5"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_14_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="2"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_1_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="3"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_1/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_1/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_9_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_10_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_cast5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="7"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_7_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="7"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_cast5_cast4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="8"/>
<pin id="386" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5_cast4/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_13_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="7"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_16_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="7"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_1_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_3/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_13_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="2"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_2/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="2"/>
<pin id="426" dir="0" index="1" bw="16" slack="1"/>
<pin id="427" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_4/15 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_16_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="6"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/16 "/>
</bind>
</comp>

<comp id="432" class="1007" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2_3/10 tmp4/12 "/>
</bind>
</comp>

<comp id="439" class="1007" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/11 tmp1/13 "/>
</bind>
</comp>

<comp id="446" class="1007" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2_2/12 tmp3/14 "/>
</bind>
</comp>

<comp id="453" class="1005" name="exitcond_flatten_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="457" class="1005" name="indvar_flatten_next_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="462" class="1005" name="j_mid2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_cast6_mid2_v_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_cast6_mid2_v "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_7_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="1"/>
<pin id="480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="488" class="1005" name="j_cast5_cast3_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="4"/>
<pin id="490" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="j_cast5_cast3 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_12_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_15_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_8_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="1"/>
<pin id="506" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_11_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="1"/>
<pin id="511" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="514" class="1005" name="b_addr_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="1"/>
<pin id="516" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="b_addr_4_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="1"/>
<pin id="521" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="j_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="a_addr_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="1"/>
<pin id="531" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="a_addr_4_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="1"/>
<pin id="536" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="539" class="1005" name="b_load_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="3"/>
<pin id="541" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="a_load_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2"/>
<pin id="546" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_14_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="1"/>
<pin id="551" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_4_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_1_4_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_9_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_10_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="1"/>
<pin id="571" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="574" class="1005" name="b_addr_3_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="1"/>
<pin id="576" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_s_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_1_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="a_addr_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="1"/>
<pin id="591" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="a_addr_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="1"/>
<pin id="596" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="b_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="1"/>
<pin id="601" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="b_load_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_3 "/>
</bind>
</comp>

<comp id="609" class="1005" name="a_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_13_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_16_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="6"/>
<pin id="621" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_5_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_1_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="b_addr_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="1"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_6_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_2_4_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_4 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_2_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_1_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="1"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp4_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="2"/>
<pin id="671" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="2"/>
<pin id="676" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp3_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tmp_3_4_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="1"/>
<pin id="686" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="87"><net_src comp="66" pin="3"/><net_sink comp="80" pin=3"/></net>

<net id="88"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="96" pin="3"/><net_sink comp="103" pin=3"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="142"><net_src comp="120" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="103" pin=3"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="80" pin=3"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="80" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="103" pin="5"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="103" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="176" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="176" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="187" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="198" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="198" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="232" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="226" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="187" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="254" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="274" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="209" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="205" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="103" pin="5"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="411"><net_src comp="103" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="205" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="209" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="80" pin="5"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="437"><net_src comp="397" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="401" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="408" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="412" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="416" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="420" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="214" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="220" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="465"><net_src comp="238" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="474"><net_src comp="246" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="481"><net_src comp="268" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="491"><net_src comp="274" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="497"><net_src comp="280" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="502"><net_src comp="286" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="507"><net_src comp="292" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="512"><net_src comp="297" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="517"><net_src comp="66" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="522"><net_src comp="73" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="527"><net_src comp="310" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="532"><net_src comp="89" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="537"><net_src comp="96" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="542"><net_src comp="80" pin="5"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="547"><net_src comp="103" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="552"><net_src comp="323" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="557"><net_src comp="328" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="562"><net_src comp="332" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="567"><net_src comp="342" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="572"><net_src comp="347" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="577"><net_src comp="112" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="582"><net_src comp="356" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="587"><net_src comp="359" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="592"><net_src comp="120" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="597"><net_src comp="127" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="602"><net_src comp="134" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="607"><net_src comp="80" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="612"><net_src comp="144" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="617"><net_src comp="387" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="622"><net_src comp="392" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="627"><net_src comp="397" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="632"><net_src comp="401" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="637"><net_src comp="152" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="642"><net_src comp="408" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="647"><net_src comp="412" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="652"><net_src comp="336" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="657"><net_src comp="362" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="662"><net_src comp="416" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="667"><net_src comp="420" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="672"><net_src comp="432" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="677"><net_src comp="439" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="682"><net_src comp="446" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="687"><net_src comp="424" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {16 }
 - Input state : 
	Port: matrix_mult : a | {5 6 9 10 11 }
	Port: matrix_mult : b | {4 5 8 9 10 11 12 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_28 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		i_cast6_mid2_v : 2
	State 3
		p_shl_cast : 1
		tmp_7 : 2
		tmp_12 : 1
		tmp_15 : 1
	State 4
		b_addr_1 : 1
		b_addr_4 : 1
		b_load_1 : 2
		b_load_4 : 2
	State 5
		a_addr_1 : 1
		a_addr_4 : 1
		a_load_1 : 2
		a_load_4 : 2
	State 6
	State 7
		tmp_2_4 : 1
	State 8
		b_addr_3 : 1
		tmp_2_1 : 1
		b_load_3 : 2
	State 9
		a_addr_2 : 1
		a_addr_3 : 1
		b_addr : 1
		b_load : 2
		a_load_2 : 2
		a_load_3 : 2
	State 10
		a_addr : 1
		tmp_16 : 1
		a_load : 2
		tmp_5 : 1
		tmp_2_3 : 2
	State 11
		b_addr_2 : 1
		tmp2 : 1
		tmp_2 : 2
		b_load_2 : 2
	State 12
		tmp_1_2 : 1
		tmp_2_2 : 2
		tmp4 : 1
	State 13
		tmp1 : 1
	State 14
		tmp3 : 1
	State 15
	State 16
		prod_addr : 1
		StgValue_130 : 2
		empty_2 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_220 |    0    |    20   |    10   |
|          |         i_1_fu_226         |    0    |    14   |    9    |
|          |        tmp_7_fu_268        |    0    |    20   |    10   |
|          |        tmp_12_fu_280       |    0    |    17   |    9    |
|          |        tmp_15_fu_286       |    0    |    20   |    10   |
|          |        tmp_8_fu_292        |    0    |    23   |    11   |
|    add   |        tmp_11_fu_297       |    0    |    23   |    11   |
|          |         j_1_fu_310         |    0    |    14   |    9    |
|          |        tmp_14_fu_323       |    0    |    20   |    10   |
|          |        tmp_9_fu_342        |    0    |    23   |    11   |
|          |        tmp_10_fu_347       |    0    |    23   |    11   |
|          |        tmp_13_fu_387       |    0    |    20   |    10   |
|          |        tmp_16_fu_392       |    0    |    23   |    11   |
|          |       tmp_3_4_fu_424       |    0    |    53   |    21   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_336         |    0    |   102   |    77   |
|          |         grp_fu_362         |    0    |   102   |    77   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_238       |    0    |    0    |    3    |
|          |    i_cast6_mid2_v_fu_246   |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_214  |    0    |    0    |    2    |
|          |       exitcond_fu_232      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_432         |    1    |    0    |    0    |
|  muladd  |         grp_fu_439         |    1    |    0    |    0    |
|          |         grp_fu_446         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  i_cast6_mid2_cast_fu_254  |    0    |    0    |    0    |
|          |      p_shl_cast_fu_264     |    0    |    0    |    0    |
|          |    j_cast5_cast3_fu_274    |    0    |    0    |    0    |
|          |     j_cast5_cast_fu_277    |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_302     |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_306     |    0    |    0    |    0    |
|   zext   |      tmp_8_cast_fu_315     |    0    |    0    |    0    |
|          |     tmp_14_cast_fu_352     |    0    |    0    |    0    |
|          |       j_cast5_fu_376       |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_380     |    0    |    0    |    0    |
|          |    j_cast5_cast4_fu_384    |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_404     |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_428     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_257         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_11_cast_fu_319     |    0    |    0    |    0    |
|          |        tmp_4_fu_328        |    0    |    0    |    0    |
|          |       tmp_1_4_fu_332       |    0    |    0    |    0    |
|          |        tmp_s_fu_356        |    0    |    0    |    0    |
|          |       tmp_1_1_fu_359       |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_368     |    0    |    0    |    0    |
|   sext   |     tmp_10_cast_fu_372     |    0    |    0    |    0    |
|          |        tmp_5_fu_397        |    0    |    0    |    0    |
|          |       tmp_1_3_fu_401       |    0    |    0    |    0    |
|          |         tmp2_fu_408        |    0    |    0    |    0    |
|          |        tmp_6_fu_412        |    0    |    0    |    0    |
|          |        tmp_3_fu_416        |    0    |    0    |    0    |
|          |       tmp_1_2_fu_420       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |   517   |   316   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_addr_1_reg_529     |    5   |
|      a_addr_2_reg_589     |    5   |
|      a_addr_3_reg_594     |    5   |
|      a_addr_4_reg_534     |    5   |
|       a_addr_reg_609      |    5   |
|      a_load_1_reg_544     |    8   |
|      b_addr_1_reg_514     |    5   |
|      b_addr_2_reg_634     |    5   |
|      b_addr_3_reg_574     |    5   |
|      b_addr_4_reg_519     |    5   |
|       b_addr_reg_599      |    5   |
|      b_load_1_reg_539     |    8   |
|      b_load_3_reg_604     |    8   |
|  exitcond_flatten_reg_453 |    1   |
|   i_cast6_mid2_v_reg_471  |    3   |
|         i_reg_183         |    3   |
|indvar_flatten_next_reg_457|    5   |
|   indvar_flatten_reg_172  |    5   |
|        j_1_reg_524        |    3   |
|   j_cast5_cast3_reg_488   |    5   |
|       j_mid2_reg_462      |    3   |
|         j_reg_194         |    3   |
|          reg_205          |    8   |
|          reg_209          |    8   |
|        tmp1_reg_674       |   16   |
|        tmp2_reg_639       |   16   |
|        tmp3_reg_679       |   16   |
|        tmp4_reg_669       |   16   |
|       tmp_10_reg_569      |    6   |
|       tmp_11_reg_509      |    6   |
|       tmp_12_reg_494      |    4   |
|       tmp_13_reg_614      |    5   |
|       tmp_14_reg_549      |    5   |
|       tmp_15_reg_499      |    5   |
|       tmp_16_reg_619      |    6   |
|      tmp_1_1_reg_584      |   16   |
|      tmp_1_2_reg_664      |   16   |
|      tmp_1_3_reg_629      |   16   |
|      tmp_1_4_reg_559      |   16   |
|      tmp_2_1_reg_654      |   16   |
|      tmp_2_4_reg_649      |   16   |
|      tmp_3_4_reg_684      |   16   |
|       tmp_3_reg_659       |   16   |
|       tmp_4_reg_554       |   16   |
|       tmp_5_reg_624       |   16   |
|       tmp_6_reg_644       |   16   |
|       tmp_7_reg_478       |    6   |
|       tmp_8_reg_504       |    6   |
|       tmp_9_reg_564       |    6   |
|       tmp_s_reg_579       |   16   |
+---------------------------+--------+
|           Total           |   432  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   6  |   5  |   30   ||    33   |
|  grp_access_fu_80 |  p3  |   4  |   5  |   20   ||    21   |
| grp_access_fu_103 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_103 |  p3  |   4  |   5  |   20   ||    21   |
|      reg_209      |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_336    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_336    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_362    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_362    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_432    |  p0  |   3  |   8  |   24   ||    15   |
|     grp_fu_432    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_439    |  p0  |   3  |   8  |   24   ||    15   |
|     grp_fu_439    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_446    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_446    |  p1  |   3  |   8  |   24   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   300  ||  26.595 ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   517  |   316  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   225  |
|  Register |    -   |    -   |   432  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   26   |   949  |   541  |
+-----------+--------+--------+--------+--------+
