Loading plugins phase: Elapsed time ==> 0s.280ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -d CY8C4245AXI-483 -s D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.758ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LAB_FOUR.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 LAB_FOUR.v -verilog
======================================================================

======================================================================
Compiling:  LAB_FOUR.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 LAB_FOUR.v -verilog
======================================================================

======================================================================
Compiling:  LAB_FOUR.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 -verilog LAB_FOUR.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 26 14:31:53 2015


======================================================================
Compiling:  LAB_FOUR.v
Program  :   vpp
Options  :    -yv2 -q10 LAB_FOUR.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 26 14:31:53 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LAB_FOUR.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  LAB_FOUR.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 -verilog LAB_FOUR.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 26 14:31:53 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\codegentemp\LAB_FOUR.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\codegentemp\LAB_FOUR.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  LAB_FOUR.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 -verilog LAB_FOUR.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 26 14:31:54 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\codegentemp\LAB_FOUR.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\codegentemp\LAB_FOUR.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:Net_452\
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	\UART_1:Net_547\
	\UART_1:Net_891\
	\UART_1:Net_1001\
	\UART_1:Net_899\
	\ADC_1:Net_3125\
	\ADC_1:Net_3126\


Deleted 11 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P1_6_net_0
Aliasing \TIMER_1:Net_75\ to zero
Aliasing \TIMER_1:Net_69\ to tmpOE__P1_6_net_0
Aliasing \TIMER_1:Net_82\ to \TIMER_1:Net_66\
Aliasing \TIMER_1:Net_72\ to \TIMER_1:Net_66\
Aliasing tmpOE__P0_7_net_0 to tmpOE__P1_6_net_0
Aliasing \UART_1:Net_459\ to zero
Aliasing \UART_1:Net_1194\ to zero
Aliasing \UART_1:Net_1195\ to zero
Aliasing \UART_1:Net_1196\ to zero
Aliasing \UART_1:tmpOE__tx_net_0\ to tmpOE__P1_6_net_0
Aliasing \UART_1:tmpOE__rx_net_0\ to tmpOE__P1_6_net_0
Aliasing \UART_1:Net_747\ to zero
Aliasing \PWM_1:Net_75\ to zero
Aliasing \PWM_1:Net_69\ to tmpOE__P1_6_net_0
Aliasing \PWM_1:Net_66\ to zero
Aliasing \PWM_1:Net_82\ to zero
Aliasing \PWM_1:Net_72\ to zero
Aliasing tmpOE__P2_7_net_0 to tmpOE__P1_6_net_0
Aliasing \ADC_1:Net_3107\ to zero
Aliasing \ADC_1:Net_3106\ to zero
Aliasing \ADC_1:Net_3105\ to zero
Aliasing \ADC_1:Net_3104\ to zero
Aliasing \ADC_1:Net_3103\ to zero
Aliasing \ADC_1:Net_3207_1\ to zero
Aliasing \ADC_1:Net_3207_0\ to zero
Aliasing \ADC_1:Net_3235\ to zero
Aliasing tmpOE__P1_0_net_0 to tmpOE__P1_6_net_0
Aliasing tmpOE__P1_1_net_0 to tmpOE__P1_6_net_0
Aliasing tmpOE__P1_3_net_0 to tmpOE__P1_6_net_0
Aliasing tmpOE__P1_4_net_0 to tmpOE__P1_6_net_0
Aliasing tmpOE__P1_5_net_0 to tmpOE__P1_6_net_0
Aliasing tmpOE__P2_6_net_0 to tmpOE__P1_6_net_0
Removing Lhs of wire one[12] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \TIMER_1:Net_81\[22] = TIMER_1_CLK[20]
Removing Lhs of wire \TIMER_1:Net_75\[23] = zero[11]
Removing Lhs of wire \TIMER_1:Net_69\[24] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \TIMER_1:Net_66\[25] = USER_SW_1[33]
Removing Lhs of wire \TIMER_1:Net_82\[26] = USER_SW_1[33]
Removing Lhs of wire \TIMER_1:Net_72\[27] = USER_SW_1[33]
Removing Lhs of wire tmpOE__P0_7_net_0[37] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \UART_1:Net_459\[43] = zero[11]
Removing Lhs of wire \UART_1:Net_652\[44] = zero[11]
Removing Lhs of wire \UART_1:Net_1194\[46] = zero[11]
Removing Lhs of wire \UART_1:Net_1195\[47] = zero[11]
Removing Lhs of wire \UART_1:Net_1196\[48] = zero[11]
Removing Rhs of wire \UART_1:Net_654\[49] = \UART_1:Net_1197\[50]
Removing Lhs of wire \UART_1:Net_1170\[53] = \UART_1:Net_847\[42]
Removing Lhs of wire \UART_1:Net_990\[54] = zero[11]
Removing Lhs of wire \UART_1:Net_909\[55] = zero[11]
Removing Lhs of wire \UART_1:Net_663\[56] = zero[11]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[58] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[67] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \UART_1:Net_1175\[71] = zero[11]
Removing Lhs of wire \UART_1:Net_747\[72] = zero[11]
Removing Lhs of wire \PWM_1:Net_81\[100] = Net_2161[110]
Removing Lhs of wire \PWM_1:Net_75\[101] = zero[11]
Removing Lhs of wire \PWM_1:Net_69\[102] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \PWM_1:Net_66\[103] = zero[11]
Removing Lhs of wire \PWM_1:Net_82\[104] = zero[11]
Removing Lhs of wire \PWM_1:Net_72\[105] = zero[11]
Removing Lhs of wire tmpOE__P2_7_net_0[113] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire \ADC_1:Net_3107\[198] = zero[11]
Removing Lhs of wire \ADC_1:Net_3106\[199] = zero[11]
Removing Lhs of wire \ADC_1:Net_3105\[200] = zero[11]
Removing Lhs of wire \ADC_1:Net_3104\[201] = zero[11]
Removing Lhs of wire \ADC_1:Net_3103\[202] = zero[11]
Removing Lhs of wire \ADC_1:Net_17\[248] = \ADC_1:Net_1845\[125]
Removing Lhs of wire \ADC_1:Net_3207_1\[270] = zero[11]
Removing Lhs of wire \ADC_1:Net_3207_0\[271] = zero[11]
Removing Lhs of wire \ADC_1:Net_3235\[272] = zero[11]
Removing Lhs of wire tmpOE__P1_0_net_0[348] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire tmpOE__P1_1_net_0[359] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire tmpOE__P1_3_net_0[365] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire tmpOE__P1_4_net_0[375] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire tmpOE__P1_5_net_0[385] = tmpOE__P1_6_net_0[5]
Removing Lhs of wire tmpOE__P2_6_net_0[395] = tmpOE__P1_6_net_0[5]

------------------------------------------------------
Aliased 0 equations, 44 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -dcpsoc3 LAB_FOUR.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.795ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Wednesday, 26 August 2015 14:31:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\patternagents\PSoC_Workshop\projects\LAB_FOUR\LAB_FOUR.cydsn\LAB_FOUR.cyprj -d CY8C4245AXI-483 LAB_FOUR.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_1_intClock'. Signal=\ADC_1:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock'. Signal=Net_2161_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'CLK_TIMER_1'. Signal=TIMER_1_CLK_ff9
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P0_7(0)
        Attributes:
            Alias: BOOT_SW
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_7(0)__PA ,
            fb => USER_SW_1 ,
            annotation => Net_96 ,
            pad => P0_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_0(0)
        Attributes:
            Alias: D7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_0(0)__PA ,
            annotation => Net_2297 ,
            pad => P1_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_1(0)
        Attributes:
            Alias: D6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_1(0)__PA ,
            annotation => Net_2294 ,
            pad => P1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_3(0)
        Attributes:
            Alias: D2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_3(0)__PA ,
            annotation => Net_2307 ,
            pad => P1_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_4(0)
        Attributes:
            Alias: D3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_4(0)__PA ,
            annotation => Net_2310 ,
            pad => P1_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_5(0)
        Attributes:
            Alias: D4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_5(0)__PA ,
            annotation => Net_2313 ,
            pad => P1_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_6(0)
        Attributes:
            Alias: LED1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_6(0)__PA ,
            input => USER_LED_1 ,
            annotation => Net_81 ,
            pad => P1_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_6(0)
        Attributes:
            Alias: A1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_6(0)__PA ,
            analog_term => \ADC_1:mux_bus_plus_1\ ,
            pad => P2_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_7(0)
        Attributes:
            Alias: A0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_7(0)__PA ,
            analog_term => \ADC_1:mux_bus_plus_0\ ,
            pad => P2_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_654\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            input => \UART_1:Net_1062\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =PWM_1_IRQ
        PORT MAP (
            interrupt => Net_2155 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =TIMER_1_IRQ
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =USER_SW_1_IRQ
        PORT MAP (
            interrupt => USER_SW_1 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :   11 :   25 :   36 :  30.56%
UDB Macrocells                :    0 :   32 :   32 :   0.00%
UDB Unique Pterms             :    0 :   64 :   64 :   0.00%
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    4 :   28 :   32 :  12.50%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    1 :    0 :    1 : 100.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    2 :    2 :    4 :  50.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.639ms
Tech mapping phase: Elapsed time ==> 0s.702ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0211578s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0188096 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_1:Net_2580\ {
  }
  Net: \ADC_1:Net_3016\ {
    SARMUX0_temp
  }
  Net: \ADC_1:Net_3046\ {
  }
  Net: \ADC_1:Net_8\ {
  }
  Net: \ADC_1:mux_bus_minus_0\ {
  }
  Net: \ADC_1:mux_bus_minus_1\ {
  }
  Net: \ADC_1:mux_bus_plus_0\ {
    p2_7
  }
  Net: \ADC_1:mux_bus_plus_1\ {
    p2_6
  }
  Net: \DieTemp:Net_3\ {
  }
  Net: \ADC_1:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw7
    SARMUX0_sw6
    SARMUX0_sw17
  }
  Net: \ADC_1:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  SARMUX0_temp                                     -> \ADC_1:Net_3016\
  p2_7                                             -> \ADC_1:mux_bus_plus_0\
  p2_6                                             -> \ADC_1:mux_bus_plus_1\
  sarmux_vplus                                     -> \ADC_1:Net_2020\
  SARMUX0_sw7                                      -> AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw6                                      -> AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw17                                     -> AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_1:Net_124\
}
Mux Info {
  Mux: \ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_1:Net_2020\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_1:mux_bus_plus_0\
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 1 {
      Net:   \ADC_1:mux_bus_plus_1\
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 2 {
      Net:   \ADC_1:Net_3016\
      Outer: SARMUX0_sw17
      Inner: __open__
      Path {
        SARMUX0_sw17
        SARMUX0_temp
      }
    }
  }
  Mux: \ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_1:Net_124\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 26, final cost is 26 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =USER_SW_1_IRQ
        PORT MAP (
            interrupt => USER_SW_1 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =TIMER_1_IRQ
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =PWM_1_IRQ
        PORT MAP (
            interrupt => Net_2155 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = P0_7(0)
    Attributes:
        Alias: BOOT_SW
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_7(0)__PA ,
        fb => USER_SW_1 ,
        annotation => Net_96 ,
        pad => P0_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_0(0)
    Attributes:
        Alias: D7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_0(0)__PA ,
        annotation => Net_2297 ,
        pad => P1_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_1(0)
    Attributes:
        Alias: D6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_1(0)__PA ,
        annotation => Net_2294 ,
        pad => P1_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_3(0)
    Attributes:
        Alias: D2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_3(0)__PA ,
        annotation => Net_2307 ,
        pad => P1_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_4(0)
    Attributes:
        Alias: D3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_4(0)__PA ,
        annotation => Net_2310 ,
        pad => P1_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_5(0)
    Attributes:
        Alias: D4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_5(0)__PA ,
        annotation => Net_2313 ,
        pad => P1_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_6(0)
    Attributes:
        Alias: LED1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_6(0)__PA ,
        input => USER_LED_1 ,
        annotation => Net_81 ,
        pad => P1_6(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = P2_6(0)
    Attributes:
        Alias: A1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_6(0)__PA ,
        analog_term => \ADC_1:mux_bus_plus_1\ ,
        pad => P2_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_7(0)
    Attributes:
        Alias: A0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_7(0)__PA ,
        analog_term => \ADC_1:mux_bus_plus_0\ ,
        pad => P2_7(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_654\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        input => \UART_1:Net_1062\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC_1:Net_1845_ff7\ ,
            ff_div_2 => \UART_1:Net_847_ff2\ ,
            ff_div_8 => Net_2161_ff8 ,
            ff_div_9 => TIMER_1_CLK_ff9 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff2\ ,
            interrupt => Net_2373 ,
            rx => \UART_1:Net_654\ ,
            tx => \UART_1:Net_1062\ ,
            rts => \UART_1:Net_1053\ ,
            mosi_m => \UART_1:Net_1061\ ,
            select_m_3 => \UART_1:ss_3\ ,
            select_m_2 => \UART_1:ss_2\ ,
            select_m_1 => \UART_1:ss_1\ ,
            select_m_0 => \UART_1:ss_0\ ,
            sclk_m => \UART_1:Net_1059\ ,
            miso_s => \UART_1:Net_1055\ ,
            tx_req => Net_2376 ,
            rx_req => Net_2375 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\TIMER_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => TIMER_1_CLK_ff9 ,
            capture => zero ,
            count => tmpOE__P1_6_net_0 ,
            reload => USER_SW_1 ,
            stop => USER_SW_1 ,
            start => USER_SW_1 ,
            tr_underflow => Net_29 ,
            tr_overflow => Net_28 ,
            tr_compare_match => Net_30 ,
            line_out => Net_31 ,
            line_out_compl => Net_32 ,
            interrupt => Net_44 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2161_ff8 ,
            capture => zero ,
            count => tmpOE__P1_6_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2201 ,
            tr_overflow => Net_2200 ,
            tr_compare_match => Net_2202 ,
            line_out => USER_LED_1 ,
            line_out_compl => Net_2203 ,
            interrupt => Net_2155 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: 
    PSoC4 Temperature Sensor @ [FFB(TEMP,0)]: 
    p4tempcell: Name =\DieTemp:cy_psoc4_temp\
        PORT MAP (
            temp => \ADC_1:Net_3016\ ,
            vssa_kelvin => \DieTemp:Net_3\ );
        Properties:
        {
            cy_registers = ""
        }
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]: 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_1:Net_2020\ ,
            vminus => \ADC_1:Net_124\ ,
            vref => \ADC_1:Net_8\ ,
            ext_vref => \ADC_1:Net_43\ ,
            clock => \ADC_1:Net_1845_ff7\ ,
            sample_done => Net_2290 ,
            chan_id_valid => \ADC_1:Net_3108\ ,
            chan_id_3 => \ADC_1:Net_3109_3\ ,
            chan_id_2 => \ADC_1:Net_3109_2\ ,
            chan_id_1 => \ADC_1:Net_3109_1\ ,
            chan_id_0 => \ADC_1:Net_3109_0\ ,
            data_valid => \ADC_1:Net_3110\ ,
            data_11 => \ADC_1:Net_3111_11\ ,
            data_10 => \ADC_1:Net_3111_10\ ,
            data_9 => \ADC_1:Net_3111_9\ ,
            data_8 => \ADC_1:Net_3111_8\ ,
            data_7 => \ADC_1:Net_3111_7\ ,
            data_6 => \ADC_1:Net_3111_6\ ,
            data_5 => \ADC_1:Net_3111_5\ ,
            data_4 => \ADC_1:Net_3111_4\ ,
            data_3 => \ADC_1:Net_3111_3\ ,
            data_2 => \ADC_1:Net_3111_2\ ,
            data_1 => \ADC_1:Net_3111_1\ ,
            data_0 => \ADC_1:Net_3111_0\ ,
            eos_intr => Net_2291 ,
            irq => \ADC_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Mux @ <No Location>: 
    p4sarmuxcell: Name =\ADC_1:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_2 => \ADC_1:Net_3016\ ,
            muxin_plus_1 => \ADC_1:mux_bus_plus_1\ ,
            muxin_plus_0 => \ADC_1:mux_bus_plus_0\ ,
            muxin_minus_2 => \ADC_1:Net_3046\ ,
            muxin_minus_1 => \ADC_1:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_1:mux_bus_minus_0\ ,
            cmn_neg => \ADC_1:Net_2580\ ,
            vout_plus => \ADC_1:Net_2020\ ,
            vout_minus => \ADC_1:Net_124\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "000"
            muxin_width = 3
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------------------------
   0 |   7 |     * |      NONE |      RES_PULL_UP |        P0_7(0) | FB(USER_SW_1)
-----+-----+-------+-----------+------------------+----------------+-------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        P1_0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        P1_1(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |        P1_3(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |        P1_4(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |        P1_5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        P1_6(0) | In(USER_LED_1)
-----+-----+-------+-----------+------------------+----------------+-------------------------------
   2 |   6 |     * |      NONE |      HI_Z_ANALOG |        P2_6(0) | Analog(\ADC_1:mux_bus_plus_1\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        P2_7(0) | Analog(\ADC_1:mux_bus_plus_0\)
-----+-----+-------+-----------+------------------+----------------+-------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART_1:rx(0)\ | FB(\UART_1:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART_1:tx(0)\ | In(\UART_1:Net_1062\)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.702ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LAB_FOUR_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.338ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.416ms
API generation phase: Elapsed time ==> 2s.340ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
