

================================================================
== Vivado HLS Report for 'dut_digitrec'
================================================================
* Date:           Fri Oct  5 21:37:08 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1029955|  1191955|  1029955|  1191955|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_dut_knn_vote_fu_148    |dut_knn_vote    |  302|  302|  302|  302|   none  |
        |grp_dut_update_knn_fu_153  |dut_update_knn  |   54|   63|   54|   63|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |       50|       50|          5|          -|          -|    10|    no    |
        | + Loop 1.1  |        3|        3|          1|          -|          -|     3|    no    |
        |- L1800      |  1029600|  1191600| 572 ~ 662 |          -|          -|  1800|    no    |
        | + L10       |      570|      660|  57 ~ 66  |          -|          -|    10|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     72|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     265|    611|
|Memory           |       96|      -|      12|      3|
|Multiplexer      |        -|      -|       -|     57|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      0|     426|    743|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_dut_knn_vote_fu_148    |dut_knn_vote    |        0|      0|  155|  326|
    |grp_dut_update_knn_fu_153  |dut_update_knn  |        0|      0|  110|  285|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      0|  265|  611|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+------------------------------+---------+----+----+-------+-----+------+-------------+
    |       Memory      |            Module            | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------+---------+----+----+-------+-----+------+-------------+
    |knn_set_V_U        |dut_digitrec_knn_set_V        |        0|  12|   3|     30|    6|     1|          180|
    |training_data_V_U  |dut_digitrec_training_data_V  |       96|   0|   0|  18000|   48|     1|       864000|
    +-------------------+------------------------------+---------+----+----+-------+-----+------+-------------+
    |Total              |                              |       96|  12|   3|  18030|   54|     2|       864180|
    +-------------------+------------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_169_p2        |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_225_p2        |     +    |      0|  0|  11|          11|           1|
    |j_2_fu_241_p2        |     +    |      0|  0|   4|           4|           1|
    |k_3_fu_199_p2        |     +    |      0|  0|   2|           2|           1|
    |next_mul_fu_247_p2   |     +    |      0|  0|  15|          15|          11|
    |tmp_25_fu_209_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_26_fu_253_p2     |     +    |      0|  0|  15|          15|          15|
    |tmp_23_fu_187_p2     |     -    |      0|  0|   6|           6|           6|
    |exitcond7_fu_163_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond8_fu_219_p2  |   icmp   |      0|  0|   4|          11|           9|
    |exitcond9_fu_193_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_235_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  72|          84|          61|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   4|          9|    1|          9|
    |ap_return           |   4|          2|    4|          8|
    |i4_reg_114          |  11|          2|   11|         22|
    |i_reg_92            |   4|          2|    4|          8|
    |j_reg_125           |   4|          2|    4|          8|
    |k_reg_103           |   2|          2|    2|          4|
    |knn_set_V_address0  |   5|          4|    5|         20|
    |knn_set_V_ce0       |   1|          4|    1|          4|
    |knn_set_V_d0        |   6|          3|    6|         18|
    |knn_set_V_we0       |   1|          3|    1|          3|
    |phi_mul_reg_137     |  15|          2|   15|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  57|         35|   54|        134|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_reg_grp_dut_knn_vote_fu_148_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_dut_update_knn_fu_153_ap_start  |   1|   0|    1|          0|
    |ap_return_preg                             |   4|   0|    4|          0|
    |i4_reg_114                                 |  11|   0|   11|          0|
    |i_5_reg_271                                |   4|   0|    4|          0|
    |i_6_reg_292                                |  11|   0|   11|          0|
    |i_reg_92                                   |   4|   0|    4|          0|
    |j_2_reg_305                                |   4|   0|    4|          0|
    |j_reg_125                                  |   4|   0|    4|          0|
    |k_reg_103                                  |   2|   0|    2|          0|
    |next_mul_reg_310                           |  15|   0|   15|          0|
    |phi_mul_reg_137                            |  15|   0|   15|          0|
    |tmp_23_reg_276                             |   6|   0|    6|          0|
    |tmp_cast_19_reg_297                        |  11|   0|   15|          4|
    |training_instance_V_reg_320                |  48|   0|   48|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 149|   0|  153|          4|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_digitrec | return value |
|ap_return  | out |    4| ap_ctrl_hs | dut_digitrec | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond7)
	3  / (!exitcond7)
3 --> 
	2  / (exitcond9)
	3  / (!exitcond9)
4 --> 
	8  / (exitcond8)
	5  / (!exitcond8)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: input_V_read [1/1] 0.00ns
.preheader18.preheader:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_V [1/1] 2.39ns
.preheader18.preheader:1  %knn_set_V = alloca [30 x i6], align 1

ST_1: stg_11 [1/1] 1.57ns
.preheader18.preheader:2  br label %.preheader18


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.preheader18:0  %i = phi i4 [ 0, %.preheader18.preheader ], [ %i_5, %.preheader17 ]

ST_2: exitcond7 [1/1] 1.88ns
.preheader18:1  %exitcond7 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.preheader18:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_5 [1/1] 0.80ns
.preheader18:3  %i_5 = add i4 %i, 1

ST_2: stg_16 [1/1] 1.57ns
.preheader18:4  br i1 %exitcond7, label %.preheader, label %.preheader17.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader17.preheader:0  %tmp_cast = zext i4 %i to i6

ST_2: tmp_s [1/1] 0.00ns
.preheader17.preheader:1  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

ST_2: tmp_23 [1/1] 1.72ns
.preheader17.preheader:2  %tmp_23 = sub i6 %tmp_s, %tmp_cast

ST_2: stg_20 [1/1] 1.57ns
.preheader17.preheader:3  br label %.preheader17


 <State 3>: 4.11ns
ST_3: k [1/1] 0.00ns
.preheader17:0  %k = phi i2 [ %k_3, %0 ], [ 0, %.preheader17.preheader ]

ST_3: exitcond9 [1/1] 1.36ns
.preheader17:1  %exitcond9 = icmp eq i2 %k, -1

ST_3: empty_17 [1/1] 0.00ns
.preheader17:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: k_3 [1/1] 0.80ns
.preheader17:3  %k_3 = add i2 %k, 1

ST_3: stg_25 [1/1] 0.00ns
.preheader17:4  br i1 %exitcond9, label %.preheader18, label %0

ST_3: tmp_28_cast [1/1] 0.00ns
:0  %tmp_28_cast = zext i2 %k to i6

ST_3: tmp_25 [1/1] 1.72ns
:1  %tmp_25 = add i6 %tmp_23, %tmp_28_cast

ST_3: tmp_32_cast [1/1] 0.00ns
:2  %tmp_32_cast = sext i6 %tmp_25 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:3  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_32_cast

ST_3: stg_30 [1/1] 2.39ns
:4  store i6 -14, i6* %knn_set_V_addr, align 1

ST_3: stg_31 [1/1] 0.00ns
:5  br label %.preheader17


 <State 4>: 2.11ns
ST_4: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i_6, %4 ], [ 0, %.preheader18 ]

ST_4: exitcond8 [1/1] 2.11ns
.preheader:1  %exitcond8 = icmp eq i11 %i4, -248

ST_4: empty_18 [1/1] 0.00ns
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_4: i_6 [1/1] 1.84ns
.preheader:3  %i_6 = add i11 %i4, 1

ST_4: stg_36 [1/1] 0.00ns
.preheader:4  br i1 %exitcond8, label %5, label %1

ST_4: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_4: tmp_24 [1/1] 0.00ns
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

ST_4: tmp_cast_19 [1/1] 0.00ns
:2  %tmp_cast_19 = zext i11 %i4 to i15

ST_4: stg_40 [1/1] 1.57ns
:3  br label %2

ST_4: agg_result_V1 [2/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @dut_knn_vote([30 x i6]* %knn_set_V)


 <State 5>: 4.35ns
ST_5: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %1 ], [ %j_2, %3 ]

ST_5: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %1 ], [ %next_mul, %3 ]

ST_5: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %j, -6

ST_5: empty_20 [1/1] 0.00ns
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_5: j_2 [1/1] 0.80ns
:4  %j_2 = add i4 %j, 1

ST_5: stg_47 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3

ST_5: next_mul [1/1] 1.96ns
:1  %next_mul = add i15 %phi_mul, 1800

ST_5: tmp_26 [1/1] 1.96ns
:2  %tmp_26 = add i15 %phi_mul, %tmp_cast_19

ST_5: tmp_34_cast [1/1] 0.00ns
:3  %tmp_34_cast = zext i15 %tmp_26 to i64

ST_5: training_data_V_addr [1/1] 0.00ns
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_34_cast

ST_5: training_instance_V [2/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_5: empty_21 [1/1] 0.00ns
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_24)

ST_5: stg_54 [1/1] 0.00ns
:1  br label %.preheader


 <State 6>: 5.33ns
ST_6: training_instance_V [1/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_6: stg_56 [2/2] 2.94ns
:6  call fastcc void @dut_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)


 <State 7>: 0.00ns
ST_7: stg_57 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_7: stg_58 [1/2] 0.00ns
:6  call fastcc void @dut_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)

ST_7: stg_59 [1/1] 0.00ns
:7  br label %2


 <State 8>: 0.00ns
ST_8: agg_result_V1 [1/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @dut_knn_vote([30 x i6]* %knn_set_V)

ST_8: stg_61 [1/1] 0.00ns
:1  ret i4 %agg_result_V1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 001111110]
knn_set_V            (alloca           ) [ 001111111]
stg_11               (br               ) [ 011100000]
i                    (phi              ) [ 001000000]
exitcond7            (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_5                  (add              ) [ 011100000]
stg_16               (br               ) [ 001111110]
tmp_cast             (zext             ) [ 000000000]
tmp_s                (bitconcatenate   ) [ 000000000]
tmp_23               (sub              ) [ 000100000]
stg_20               (br               ) [ 001100000]
k                    (phi              ) [ 000100000]
exitcond9            (icmp             ) [ 001100000]
empty_17             (speclooptripcount) [ 000000000]
k_3                  (add              ) [ 001100000]
stg_25               (br               ) [ 011100000]
tmp_28_cast          (zext             ) [ 000000000]
tmp_25               (add              ) [ 000000000]
tmp_32_cast          (sext             ) [ 000000000]
knn_set_V_addr       (getelementptr    ) [ 000000000]
stg_30               (store            ) [ 000000000]
stg_31               (br               ) [ 001100000]
i4                   (phi              ) [ 000010000]
exitcond8            (icmp             ) [ 000011110]
empty_18             (speclooptripcount) [ 000000000]
i_6                  (add              ) [ 001011110]
stg_36               (br               ) [ 000000000]
stg_37               (specloopname     ) [ 000000000]
tmp_24               (specregionbegin  ) [ 000001110]
tmp_cast_19          (zext             ) [ 000001110]
stg_40               (br               ) [ 000011110]
j                    (phi              ) [ 000001110]
phi_mul              (phi              ) [ 000001000]
exitcond             (icmp             ) [ 000011110]
empty_20             (speclooptripcount) [ 000000000]
j_2                  (add              ) [ 000011110]
stg_47               (br               ) [ 000000000]
next_mul             (add              ) [ 000011110]
tmp_26               (add              ) [ 000000000]
tmp_34_cast          (zext             ) [ 000000000]
training_data_V_addr (getelementptr    ) [ 000000100]
empty_21             (specregionend    ) [ 000000000]
stg_54               (br               ) [ 001011110]
training_instance_V  (load             ) [ 000000010]
stg_57               (specloopname     ) [ 000000000]
stg_58               (call             ) [ 000000000]
stg_59               (br               ) [ 000011110]
agg_result_V1        (call             ) [ 000000000]
stg_61               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_knn_vote"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_update_knn"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="knn_set_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="49" slack="0"/>
<pin id="64" dir="0" index="1" bw="49" slack="0"/>
<pin id="65" dir="1" index="2" bw="49" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="knn_set_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="knn_set_V_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_30_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_30/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="training_data_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="48" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="15" slack="0"/>
<pin id="89" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V/5 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="k_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="k_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i4_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i4_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="phi_mul_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="1"/>
<pin id="139" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="phi_mul_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_dut_knn_vote_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_dut_update_knn_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="49" slack="4"/>
<pin id="156" dir="0" index="2" bw="48" slack="0"/>
<pin id="157" dir="0" index="3" bw="6" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="4" slack="1"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_56/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond7_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_5_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_28_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_25_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_32_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond8_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_cast_19_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_19/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="next_mul_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="15" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_26_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="15" slack="0"/>
<pin id="255" dir="0" index="1" bw="11" slack="1"/>
<pin id="256" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_34_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="input_V_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="49" slack="4"/>
<pin id="265" dir="1" index="1" bw="49" slack="4"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_5_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_23_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="1"/>
<pin id="278" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="284" class="1005" name="k_3_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_6_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_cast_19_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="1"/>
<pin id="299" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_19 "/>
</bind>
</comp>

<comp id="305" class="1005" name="j_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="next_mul_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="315" class="1005" name="training_data_V_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="1"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="training_instance_V_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="48" slack="1"/>
<pin id="322" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="87" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="125" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="167"><net_src comp="96" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="96" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="96" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="96" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="175" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="107" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="107" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="107" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="223"><net_src comp="118" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="118" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="118" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="129" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="129" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="141" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="141" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="266"><net_src comp="62" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="274"><net_src comp="169" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="279"><net_src comp="187" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="287"><net_src comp="199" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="295"><net_src comp="225" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="300"><net_src comp="231" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="308"><net_src comp="241" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="313"><net_src comp="247" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="318"><net_src comp="80" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="323"><net_src comp="87" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="153" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_data_V | {}
 - Input state : 
	Port: dut_digitrec : input_V | {1 }
	Port: dut_digitrec : training_data_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		i_5 : 1
		stg_16 : 2
		tmp_cast : 1
		tmp_s : 1
		tmp_23 : 2
	State 3
		exitcond9 : 1
		k_3 : 1
		stg_25 : 2
		tmp_28_cast : 1
		tmp_25 : 2
		tmp_32_cast : 3
		knn_set_V_addr : 4
		stg_30 : 5
	State 4
		exitcond8 : 1
		i_6 : 1
		stg_36 : 2
		tmp_cast_19 : 1
	State 5
		exitcond : 1
		j_2 : 1
		stg_47 : 2
		next_mul : 1
		tmp_26 : 1
		tmp_34_cast : 2
		training_data_V_addr : 3
		training_instance_V : 4
	State 6
		stg_56 : 1
	State 7
	State 8
		stg_61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|   call   |  grp_dut_knn_vote_fu_148  |    0    |  12.936 |   167   |   277   |
|          | grp_dut_update_knn_fu_153 |    0    |  4.713  |   246   |   228   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         i_5_fu_169        |    0    |    0    |    0    |    4    |
|          |         k_3_fu_199        |    0    |    0    |    0    |    2    |
|          |       tmp_25_fu_209       |    0    |    0    |    0    |    6    |
|    add   |         i_6_fu_225        |    0    |    0    |    0    |    11   |
|          |         j_2_fu_241        |    0    |    0    |    0    |    4    |
|          |      next_mul_fu_247      |    0    |    0    |    0    |    15   |
|          |       tmp_26_fu_253       |    0    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      exitcond7_fu_163     |    0    |    0    |    0    |    2    |
|   icmp   |      exitcond9_fu_193     |    0    |    0    |    0    |    1    |
|          |      exitcond8_fu_219     |    0    |    0    |    0    |    4    |
|          |      exitcond_fu_235      |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|    sub   |       tmp_23_fu_187       |    0    |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |  input_V_read_read_fu_62  |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      tmp_cast_fu_175      |    0    |    0    |    0    |    0    |
|   zext   |     tmp_28_cast_fu_205    |    0    |    0    |    0    |    0    |
|          |     tmp_cast_19_fu_231    |    0    |    0    |    0    |    0    |
|          |     tmp_34_cast_fu_258    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_179       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   sext   |     tmp_32_cast_fu_214    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    0    |  17.649 |   413   |   577   |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|knn_set_V|    0   |   12   |    3   |
+---------+--------+--------+--------+
|  Total  |    0   |   12   |    3   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i4_reg_114         |   11   |
|         i_5_reg_271        |    4   |
|         i_6_reg_292        |   11   |
|          i_reg_92          |    4   |
|    input_V_read_reg_263    |   49   |
|         j_2_reg_305        |    4   |
|          j_reg_125         |    4   |
|         k_3_reg_284        |    2   |
|          k_reg_103         |    2   |
|      next_mul_reg_310      |   15   |
|       phi_mul_reg_137      |   15   |
|       tmp_23_reg_276       |    6   |
|     tmp_cast_19_reg_297    |   15   |
|training_data_V_addr_reg_315|   15   |
| training_instance_V_reg_320|   48   |
+----------------------------+--------+
|            Total           |   205  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_87     |  p0  |   2  |  15  |   30   ||    15   |
|         j_reg_125         |  p0  |   2  |   4  |    8   ||    4    |
| grp_dut_update_knn_fu_153 |  p2  |   2  |  48  |   96   ||    48   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   134  ||  4.713  ||    67   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   17   |   413  |   577  |
|   Memory  |    0   |    -   |   12   |    3   |
|Multiplexer|    -   |    4   |    -   |   67   |
|  Register |    -   |    -   |   205  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   22   |   630  |   647  |
+-----------+--------+--------+--------+--------+
