// Seed: 2505630050
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
);
  type_17(
      id_2, 1, id_1
  );
  logic id_9;
  logic id_10;
  assign id_0 = 1;
  assign id_4[1'd0] = id_3 - 1;
  logic id_11;
endmodule
