{"title":"ADDPS â€” Add Packed Single-Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`ADDPS xmm1, xmm2/m128`\n`VADDPS xmm1,xmm2, xmm3/m128`\n`VADDPS ymm1, ymm2, ymm3/m256`\n`VADDPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst`\n`VADDPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst`\n`VADDPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst {er}`"},{"name":"Description","value":"Add four, eight or sixteen packed single-precision floating-point values from the first source operand with the second source operand, and stores the packed single-precision floating-point results in the destination operand."},{"name":"\u200b","value":"EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1."},{"name":"\u200b","value":"VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding ZMM register destination are zeroed."},{"name":"\u200b","value":"VEX.128 encoded version: the first source operand is a XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed."},{"name":"\u200b","value":"128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper Bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified."},{"name":"C/C++ Intrinsics","value":"`VADDPS __m512 _mm512_add_ps (__m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VADDPS __m512 _mm512_mask_add_ps (__m512 s, __mmask16 k, __m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VADDPS __m512 _mm512_maskz_add_ps (__mmask16 k, __m512 a, __m512 b);\n`"},{"name":"\u200b","value":"`VADDPS __m256 _mm256_mask_add_ps (__m256 s, __mmask8 k, __m256 a, __m256 b);\n`"},{"name":"\u200b","value":"`VADDPS __m256 _mm256_maskz_add_ps (__mmask8 k, __m256 a, __m256 b);\n`"},{"name":"\u200b","value":"`VADDPS __m128 _mm_mask_add_ps (__m128d s, __mmask8 k, __m128 a, __m128 b);\n`"},{"name":"\u200b","value":"`VADDPS __m128 _mm_maskz_add_ps (__mmask8 k, __m128 a, __m128 b);\n`"},{"name":"\u200b","value":"`VADDPS __m512 _mm512_add_round_ps (__m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`VADDPS __m512 _mm512_mask_add_round_ps (__m512 s, __mmask16 k, __m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`VADDPS __m512 _mm512_maskz_add_round_ps (__mmask16 k, __m512 a, __m512 b, int);\n`"},{"name":"\u200b","value":"`ADDPS __m256 _mm256_add_ps (__m256 a, __m256 b);\n`"},{"name":"\u200b","value":"`ADDPS __m128 _mm_add_ps (__m128 a, __m128 b);\n`"},{"name":"CPUID Flags","value":"SSE"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}