// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mlp_dance3_calculate (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_q0,
        a_address1,
        a_ce1,
        a_q1,
        b_address0,
        b_ce0,
        b_q0,
        b_address1,
        b_ce1,
        b_q1,
        b_offset,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] a_address0;
output   a_ce0;
input  [31:0] a_q0;
output  [6:0] a_address1;
output   a_ce1;
input  [31:0] a_q1;
output  [9:0] b_address0;
output   b_ce0;
input  [31:0] b_q0;
output  [9:0] b_address1;
output   b_ce1;
input  [31:0] b_q1;
input  [4:0] b_offset;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] a_address0;
reg a_ce0;
reg[6:0] a_address1;
reg a_ce1;
reg[9:0] b_address0;
reg b_ce0;
reg[9:0] b_address1;
reg b_ce1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state32_pp0_stage15_iter1;
wire    ap_block_state48_pp0_stage15_iter2;
wire    ap_block_state64_pp0_stage15_iter3;
wire    ap_block_state80_pp0_stage15_iter4;
wire    ap_block_state96_pp0_stage15_iter5;
wire    ap_block_state112_pp0_stage15_iter6;
wire    ap_block_state128_pp0_stage15_iter7;
wire    ap_block_state144_pp0_stage15_iter8;
wire    ap_block_state160_pp0_stage15_iter9;
wire    ap_block_pp0_stage15_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state34_pp0_stage1_iter2;
wire    ap_block_state50_pp0_stage1_iter3;
wire    ap_block_state66_pp0_stage1_iter4;
wire    ap_block_state82_pp0_stage1_iter5;
wire    ap_block_state98_pp0_stage1_iter6;
wire    ap_block_state114_pp0_stage1_iter7;
wire    ap_block_state130_pp0_stage1_iter8;
wire    ap_block_state146_pp0_stage1_iter9;
wire    ap_block_state162_pp0_stage1_iter10;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state37_pp0_stage4_iter2;
wire    ap_block_state53_pp0_stage4_iter3;
wire    ap_block_state69_pp0_stage4_iter4;
wire    ap_block_state85_pp0_stage4_iter5;
wire    ap_block_state101_pp0_stage4_iter6;
wire    ap_block_state117_pp0_stage4_iter7;
wire    ap_block_state133_pp0_stage4_iter8;
wire    ap_block_state149_pp0_stage4_iter9;
wire    ap_block_state165_pp0_stage4_iter10;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state40_pp0_stage7_iter2;
wire    ap_block_state56_pp0_stage7_iter3;
wire    ap_block_state72_pp0_stage7_iter4;
wire    ap_block_state88_pp0_stage7_iter5;
wire    ap_block_state104_pp0_stage7_iter6;
wire    ap_block_state120_pp0_stage7_iter7;
wire    ap_block_state136_pp0_stage7_iter8;
wire    ap_block_state152_pp0_stage7_iter9;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state43_pp0_stage10_iter2;
wire    ap_block_state59_pp0_stage10_iter3;
wire    ap_block_state75_pp0_stage10_iter4;
wire    ap_block_state91_pp0_stage10_iter5;
wire    ap_block_state107_pp0_stage10_iter6;
wire    ap_block_state123_pp0_stage10_iter7;
wire    ap_block_state139_pp0_stage10_iter8;
wire    ap_block_state155_pp0_stage10_iter9;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state46_pp0_stage13_iter2;
wire    ap_block_state62_pp0_stage13_iter3;
wire    ap_block_state78_pp0_stage13_iter4;
wire    ap_block_state94_pp0_stage13_iter5;
wire    ap_block_state110_pp0_stage13_iter6;
wire    ap_block_state126_pp0_stage13_iter7;
wire    ap_block_state142_pp0_stage13_iter8;
wire    ap_block_state158_pp0_stage13_iter9;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state35_pp0_stage2_iter2;
wire    ap_block_state51_pp0_stage2_iter3;
wire    ap_block_state67_pp0_stage2_iter4;
wire    ap_block_state83_pp0_stage2_iter5;
wire    ap_block_state99_pp0_stage2_iter6;
wire    ap_block_state115_pp0_stage2_iter7;
wire    ap_block_state131_pp0_stage2_iter8;
wire    ap_block_state147_pp0_stage2_iter9;
wire    ap_block_state163_pp0_stage2_iter10;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state38_pp0_stage5_iter2;
wire    ap_block_state54_pp0_stage5_iter3;
wire    ap_block_state70_pp0_stage5_iter4;
wire    ap_block_state86_pp0_stage5_iter5;
wire    ap_block_state102_pp0_stage5_iter6;
wire    ap_block_state118_pp0_stage5_iter7;
wire    ap_block_state134_pp0_stage5_iter8;
wire    ap_block_state150_pp0_stage5_iter9;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state41_pp0_stage8_iter2;
wire    ap_block_state57_pp0_stage8_iter3;
wire    ap_block_state73_pp0_stage8_iter4;
wire    ap_block_state89_pp0_stage8_iter5;
wire    ap_block_state105_pp0_stage8_iter6;
wire    ap_block_state121_pp0_stage8_iter7;
wire    ap_block_state137_pp0_stage8_iter8;
wire    ap_block_state153_pp0_stage8_iter9;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state44_pp0_stage11_iter2;
wire    ap_block_state60_pp0_stage11_iter3;
wire    ap_block_state76_pp0_stage11_iter4;
wire    ap_block_state92_pp0_stage11_iter5;
wire    ap_block_state108_pp0_stage11_iter6;
wire    ap_block_state124_pp0_stage11_iter7;
wire    ap_block_state140_pp0_stage11_iter8;
wire    ap_block_state156_pp0_stage11_iter9;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state47_pp0_stage14_iter2;
wire    ap_block_state63_pp0_stage14_iter3;
wire    ap_block_state79_pp0_stage14_iter4;
wire    ap_block_state95_pp0_stage14_iter5;
wire    ap_block_state111_pp0_stage14_iter6;
wire    ap_block_state127_pp0_stage14_iter7;
wire    ap_block_state143_pp0_stage14_iter8;
wire    ap_block_state159_pp0_stage14_iter9;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state36_pp0_stage3_iter2;
wire    ap_block_state52_pp0_stage3_iter3;
wire    ap_block_state68_pp0_stage3_iter4;
wire    ap_block_state84_pp0_stage3_iter5;
wire    ap_block_state100_pp0_stage3_iter6;
wire    ap_block_state116_pp0_stage3_iter7;
wire    ap_block_state132_pp0_stage3_iter8;
wire    ap_block_state148_pp0_stage3_iter9;
wire    ap_block_state164_pp0_stage3_iter10;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state39_pp0_stage6_iter2;
wire    ap_block_state55_pp0_stage6_iter3;
wire    ap_block_state71_pp0_stage6_iter4;
wire    ap_block_state87_pp0_stage6_iter5;
wire    ap_block_state103_pp0_stage6_iter6;
wire    ap_block_state119_pp0_stage6_iter7;
wire    ap_block_state135_pp0_stage6_iter8;
wire    ap_block_state151_pp0_stage6_iter9;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state42_pp0_stage9_iter2;
wire    ap_block_state58_pp0_stage9_iter3;
wire    ap_block_state74_pp0_stage9_iter4;
wire    ap_block_state90_pp0_stage9_iter5;
wire    ap_block_state106_pp0_stage9_iter6;
wire    ap_block_state122_pp0_stage9_iter7;
wire    ap_block_state138_pp0_stage9_iter8;
wire    ap_block_state154_pp0_stage9_iter9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state45_pp0_stage12_iter2;
wire    ap_block_state61_pp0_stage12_iter3;
wire    ap_block_state77_pp0_stage12_iter4;
wire    ap_block_state93_pp0_stage12_iter5;
wire    ap_block_state109_pp0_stage12_iter6;
wire    ap_block_state125_pp0_stage12_iter7;
wire    ap_block_state141_pp0_stage12_iter8;
wire    ap_block_state157_pp0_stage12_iter9;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage15_11001;
wire   [31:0] grp_fu_712_p2;
reg   [31:0] reg_793;
reg   [31:0] reg_798;
reg   [31:0] reg_803;
reg   [31:0] reg_808;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state33_pp0_stage0_iter2;
wire    ap_block_state49_pp0_stage0_iter3;
wire    ap_block_state65_pp0_stage0_iter4;
wire    ap_block_state81_pp0_stage0_iter5;
wire    ap_block_state97_pp0_stage0_iter6;
wire    ap_block_state113_pp0_stage0_iter7;
wire    ap_block_state129_pp0_stage0_iter8;
wire    ap_block_state145_pp0_stage0_iter9;
wire    ap_block_state161_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_813;
wire   [31:0] grp_fu_717_p2;
reg   [31:0] reg_818;
reg   [31:0] reg_823;
reg   [31:0] reg_828;
reg   [31:0] reg_833;
reg   [31:0] reg_838;
wire   [9:0] tmp_fu_843_p3;
reg   [9:0] tmp_reg_1291;
wire   [31:0] grp_fu_721_p2;
reg   [31:0] mul_reg_1425;
wire   [31:0] grp_fu_727_p2;
reg   [31:0] mul_1_reg_1430;
reg   [31:0] mul_2_reg_1455;
reg   [31:0] mul_3_reg_1460;
reg   [31:0] mul_4_reg_1485;
reg   [31:0] mul_4_reg_1485_pp0_iter1_reg;
reg   [31:0] mul_5_reg_1490;
reg   [31:0] mul_5_reg_1490_pp0_iter1_reg;
reg   [31:0] mul_6_reg_1515;
reg   [31:0] mul_6_reg_1515_pp0_iter1_reg;
reg   [31:0] mul_7_reg_1520;
reg   [31:0] mul_7_reg_1520_pp0_iter1_reg;
reg   [31:0] mul_7_reg_1520_pp0_iter2_reg;
reg   [31:0] mul_8_reg_1545;
reg   [31:0] mul_8_reg_1545_pp0_iter1_reg;
reg   [31:0] mul_8_reg_1545_pp0_iter2_reg;
reg   [31:0] mul_9_reg_1550;
reg   [31:0] mul_9_reg_1550_pp0_iter1_reg;
reg   [31:0] mul_9_reg_1550_pp0_iter2_reg;
reg   [31:0] mul_s_reg_1575;
reg   [31:0] mul_s_reg_1575_pp0_iter1_reg;
reg   [31:0] mul_s_reg_1575_pp0_iter2_reg;
reg   [31:0] mul_10_reg_1580;
reg   [31:0] mul_10_reg_1580_pp0_iter1_reg;
reg   [31:0] mul_10_reg_1580_pp0_iter2_reg;
reg   [31:0] mul_10_reg_1580_pp0_iter3_reg;
reg   [31:0] mul_11_reg_1605;
reg   [31:0] mul_11_reg_1605_pp0_iter1_reg;
reg   [31:0] mul_11_reg_1605_pp0_iter2_reg;
reg   [31:0] mul_11_reg_1605_pp0_iter3_reg;
reg   [31:0] mul_12_reg_1610;
reg   [31:0] mul_12_reg_1610_pp0_iter1_reg;
reg   [31:0] mul_12_reg_1610_pp0_iter2_reg;
reg   [31:0] mul_12_reg_1610_pp0_iter3_reg;
reg   [31:0] mul_13_reg_1635;
reg   [31:0] mul_13_reg_1635_pp0_iter1_reg;
reg   [31:0] mul_13_reg_1635_pp0_iter2_reg;
reg   [31:0] mul_13_reg_1635_pp0_iter3_reg;
reg   [31:0] mul_14_reg_1640;
reg   [31:0] mul_14_reg_1640_pp0_iter1_reg;
reg   [31:0] mul_14_reg_1640_pp0_iter2_reg;
reg   [31:0] mul_14_reg_1640_pp0_iter3_reg;
reg   [31:0] mul_14_reg_1640_pp0_iter4_reg;
reg   [31:0] mul_15_reg_1665;
reg   [31:0] mul_15_reg_1665_pp0_iter1_reg;
reg   [31:0] mul_15_reg_1665_pp0_iter2_reg;
reg   [31:0] mul_15_reg_1665_pp0_iter3_reg;
reg   [31:0] mul_15_reg_1665_pp0_iter4_reg;
reg   [31:0] mul_16_reg_1670;
reg   [31:0] mul_16_reg_1670_pp0_iter1_reg;
reg   [31:0] mul_16_reg_1670_pp0_iter2_reg;
reg   [31:0] mul_16_reg_1670_pp0_iter3_reg;
reg   [31:0] mul_16_reg_1670_pp0_iter4_reg;
reg   [31:0] mul_17_reg_1695;
reg   [31:0] mul_17_reg_1695_pp0_iter1_reg;
reg   [31:0] mul_17_reg_1695_pp0_iter2_reg;
reg   [31:0] mul_17_reg_1695_pp0_iter3_reg;
reg   [31:0] mul_17_reg_1695_pp0_iter4_reg;
reg   [31:0] mul_17_reg_1695_pp0_iter5_reg;
reg   [31:0] mul_18_reg_1700;
reg   [31:0] mul_18_reg_1700_pp0_iter1_reg;
reg   [31:0] mul_18_reg_1700_pp0_iter2_reg;
reg   [31:0] mul_18_reg_1700_pp0_iter3_reg;
reg   [31:0] mul_18_reg_1700_pp0_iter4_reg;
reg   [31:0] mul_18_reg_1700_pp0_iter5_reg;
reg   [31:0] mul_19_reg_1725;
reg   [31:0] mul_19_reg_1725_pp0_iter1_reg;
reg   [31:0] mul_19_reg_1725_pp0_iter2_reg;
reg   [31:0] mul_19_reg_1725_pp0_iter3_reg;
reg   [31:0] mul_19_reg_1725_pp0_iter4_reg;
reg   [31:0] mul_19_reg_1725_pp0_iter5_reg;
reg   [31:0] mul_20_reg_1730;
reg   [31:0] mul_20_reg_1730_pp0_iter1_reg;
reg   [31:0] mul_20_reg_1730_pp0_iter2_reg;
reg   [31:0] mul_20_reg_1730_pp0_iter3_reg;
reg   [31:0] mul_20_reg_1730_pp0_iter4_reg;
reg   [31:0] mul_20_reg_1730_pp0_iter5_reg;
reg   [31:0] mul_21_reg_1755;
reg   [31:0] mul_21_reg_1755_pp0_iter1_reg;
reg   [31:0] mul_21_reg_1755_pp0_iter2_reg;
reg   [31:0] mul_21_reg_1755_pp0_iter3_reg;
reg   [31:0] mul_21_reg_1755_pp0_iter4_reg;
reg   [31:0] mul_21_reg_1755_pp0_iter5_reg;
reg   [31:0] mul_21_reg_1755_pp0_iter6_reg;
reg   [31:0] mul_22_reg_1760;
reg   [31:0] mul_22_reg_1760_pp0_iter1_reg;
reg   [31:0] mul_22_reg_1760_pp0_iter2_reg;
reg   [31:0] mul_22_reg_1760_pp0_iter3_reg;
reg   [31:0] mul_22_reg_1760_pp0_iter4_reg;
reg   [31:0] mul_22_reg_1760_pp0_iter5_reg;
reg   [31:0] mul_22_reg_1760_pp0_iter6_reg;
reg   [31:0] mul_23_reg_1785;
reg   [31:0] mul_23_reg_1785_pp0_iter2_reg;
reg   [31:0] mul_23_reg_1785_pp0_iter3_reg;
reg   [31:0] mul_23_reg_1785_pp0_iter4_reg;
reg   [31:0] mul_23_reg_1785_pp0_iter5_reg;
reg   [31:0] mul_23_reg_1785_pp0_iter6_reg;
reg   [31:0] mul_23_reg_1785_pp0_iter7_reg;
reg   [31:0] mul_24_reg_1790;
reg   [31:0] mul_24_reg_1790_pp0_iter2_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter3_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter4_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter5_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter6_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter7_reg;
reg   [31:0] mul_24_reg_1790_pp0_iter8_reg;
reg   [31:0] mul_25_reg_1795;
reg   [31:0] mul_25_reg_1795_pp0_iter2_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter3_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter4_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter5_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter6_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter7_reg;
reg   [31:0] mul_25_reg_1795_pp0_iter8_reg;
reg   [31:0] mul_26_reg_1800;
reg   [31:0] mul_26_reg_1800_pp0_iter2_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter3_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter4_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter5_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter6_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter7_reg;
reg   [31:0] mul_26_reg_1800_pp0_iter8_reg;
reg   [31:0] mul_27_reg_1805;
reg   [31:0] mul_27_reg_1805_pp0_iter2_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter3_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter4_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter5_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter6_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter7_reg;
reg   [31:0] mul_27_reg_1805_pp0_iter8_reg;
reg   [31:0] mul_28_reg_1810;
reg   [31:0] mul_28_reg_1810_pp0_iter2_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter3_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter4_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter5_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter6_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter7_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter8_reg;
reg   [31:0] mul_28_reg_1810_pp0_iter9_reg;
reg   [31:0] mul_29_reg_1815;
reg   [31:0] mul_29_reg_1815_pp0_iter2_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter3_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter4_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter5_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter6_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter7_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter8_reg;
reg   [31:0] mul_29_reg_1815_pp0_iter9_reg;
reg   [31:0] mul_30_reg_1820;
reg   [31:0] mul_30_reg_1820_pp0_iter2_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter3_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter4_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter5_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter6_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter7_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter8_reg;
reg   [31:0] mul_30_reg_1820_pp0_iter9_reg;
reg   [31:0] product_409_reg_1825;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln19_fu_851_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_s_fu_862_p3;
wire   [63:0] tmp_413_fu_876_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_414_fu_890_p3;
wire   [63:0] tmp_415_fu_904_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_416_fu_918_p3;
wire   [63:0] tmp_417_fu_932_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_418_fu_946_p3;
wire   [63:0] tmp_419_fu_960_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_420_fu_974_p3;
wire   [63:0] tmp_421_fu_988_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_422_fu_1002_p3;
wire   [63:0] tmp_423_fu_1016_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_424_fu_1030_p3;
wire   [63:0] tmp_425_fu_1044_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_426_fu_1058_p3;
wire   [63:0] tmp_427_fu_1072_p3;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_428_fu_1086_p3;
wire   [63:0] tmp_429_fu_1100_p3;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_430_fu_1114_p3;
wire   [63:0] tmp_431_fu_1128_p3;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_432_fu_1142_p3;
wire   [63:0] tmp_433_fu_1156_p3;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_434_fu_1170_p3;
wire   [63:0] tmp_435_fu_1184_p3;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_436_fu_1198_p3;
wire   [63:0] tmp_437_fu_1212_p3;
wire    ap_block_pp0_stage13;
wire   [63:0] tmp_438_fu_1226_p3;
wire   [63:0] tmp_439_fu_1240_p3;
wire    ap_block_pp0_stage14;
wire   [63:0] tmp_440_fu_1254_p3;
wire   [63:0] tmp_441_fu_1268_p3;
wire    ap_block_pp0_stage15;
wire   [63:0] tmp_442_fu_1282_p3;
reg   [31:0] grp_fu_712_p0;
reg   [31:0] grp_fu_712_p1;
reg   [31:0] grp_fu_717_p0;
reg   [31:0] grp_fu_717_p1;
wire   [9:0] or_ln19_fu_856_p2;
wire   [9:0] or_ln19_409_fu_871_p2;
wire   [9:0] or_ln19_410_fu_885_p2;
wire   [9:0] or_ln19_411_fu_899_p2;
wire   [9:0] or_ln19_412_fu_913_p2;
wire   [9:0] or_ln19_413_fu_927_p2;
wire   [9:0] or_ln19_414_fu_941_p2;
wire   [9:0] or_ln19_415_fu_955_p2;
wire   [9:0] or_ln19_416_fu_969_p2;
wire   [9:0] or_ln19_417_fu_983_p2;
wire   [9:0] or_ln19_418_fu_997_p2;
wire   [9:0] or_ln19_419_fu_1011_p2;
wire   [9:0] or_ln19_420_fu_1025_p2;
wire   [9:0] or_ln19_421_fu_1039_p2;
wire   [9:0] or_ln19_422_fu_1053_p2;
wire   [9:0] or_ln19_423_fu_1067_p2;
wire   [9:0] or_ln19_424_fu_1081_p2;
wire   [9:0] or_ln19_425_fu_1095_p2;
wire   [9:0] or_ln19_426_fu_1109_p2;
wire   [9:0] or_ln19_427_fu_1123_p2;
wire   [9:0] or_ln19_428_fu_1137_p2;
wire   [9:0] or_ln19_429_fu_1151_p2;
wire   [9:0] or_ln19_430_fu_1165_p2;
wire   [9:0] or_ln19_431_fu_1179_p2;
wire   [9:0] or_ln19_432_fu_1193_p2;
wire   [9:0] or_ln19_433_fu_1207_p2;
wire   [9:0] or_ln19_434_fu_1221_p2;
wire   [9:0] or_ln19_435_fu_1235_p2;
wire   [9:0] or_ln19_436_fu_1249_p2;
wire   [9:0] or_ln19_437_fu_1263_p2;
wire   [9:0] or_ln19_438_fu_1277_p2;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to10;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_712_p0),
    .din1(grp_fu_712_p1),
    .ce(1'b1),
    .dout(grp_fu_712_p2)
);

mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_717_p0),
    .din1(grp_fu_717_p1),
    .ce(1'b1),
    .dout(grp_fu_717_p2)
);

mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_q1),
    .din1(b_q1),
    .ce(1'b1),
    .dout(grp_fu_721_p2)
);

mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_q0),
    .din1(b_q0),
    .ce(1'b1),
    .dout(grp_fu_727_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_10_reg_1580 <= grp_fu_727_p2;
        mul_s_reg_1575 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_10_reg_1580_pp0_iter1_reg <= mul_10_reg_1580;
        mul_10_reg_1580_pp0_iter2_reg <= mul_10_reg_1580_pp0_iter1_reg;
        mul_10_reg_1580_pp0_iter3_reg <= mul_10_reg_1580_pp0_iter2_reg;
        mul_s_reg_1575_pp0_iter1_reg <= mul_s_reg_1575;
        mul_s_reg_1575_pp0_iter2_reg <= mul_s_reg_1575_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_11_reg_1605 <= grp_fu_721_p2;
        mul_12_reg_1610 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_11_reg_1605_pp0_iter1_reg <= mul_11_reg_1605;
        mul_11_reg_1605_pp0_iter2_reg <= mul_11_reg_1605_pp0_iter1_reg;
        mul_11_reg_1605_pp0_iter3_reg <= mul_11_reg_1605_pp0_iter2_reg;
        mul_12_reg_1610_pp0_iter1_reg <= mul_12_reg_1610;
        mul_12_reg_1610_pp0_iter2_reg <= mul_12_reg_1610_pp0_iter1_reg;
        mul_12_reg_1610_pp0_iter3_reg <= mul_12_reg_1610_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_13_reg_1635 <= grp_fu_721_p2;
        mul_14_reg_1640 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_13_reg_1635_pp0_iter1_reg <= mul_13_reg_1635;
        mul_13_reg_1635_pp0_iter2_reg <= mul_13_reg_1635_pp0_iter1_reg;
        mul_13_reg_1635_pp0_iter3_reg <= mul_13_reg_1635_pp0_iter2_reg;
        mul_14_reg_1640_pp0_iter1_reg <= mul_14_reg_1640;
        mul_14_reg_1640_pp0_iter2_reg <= mul_14_reg_1640_pp0_iter1_reg;
        mul_14_reg_1640_pp0_iter3_reg <= mul_14_reg_1640_pp0_iter2_reg;
        mul_14_reg_1640_pp0_iter4_reg <= mul_14_reg_1640_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_15_reg_1665 <= grp_fu_721_p2;
        mul_16_reg_1670 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_15_reg_1665_pp0_iter1_reg <= mul_15_reg_1665;
        mul_15_reg_1665_pp0_iter2_reg <= mul_15_reg_1665_pp0_iter1_reg;
        mul_15_reg_1665_pp0_iter3_reg <= mul_15_reg_1665_pp0_iter2_reg;
        mul_15_reg_1665_pp0_iter4_reg <= mul_15_reg_1665_pp0_iter3_reg;
        mul_16_reg_1670_pp0_iter1_reg <= mul_16_reg_1670;
        mul_16_reg_1670_pp0_iter2_reg <= mul_16_reg_1670_pp0_iter1_reg;
        mul_16_reg_1670_pp0_iter3_reg <= mul_16_reg_1670_pp0_iter2_reg;
        mul_16_reg_1670_pp0_iter4_reg <= mul_16_reg_1670_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_17_reg_1695 <= grp_fu_721_p2;
        mul_18_reg_1700 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_17_reg_1695_pp0_iter1_reg <= mul_17_reg_1695;
        mul_17_reg_1695_pp0_iter2_reg <= mul_17_reg_1695_pp0_iter1_reg;
        mul_17_reg_1695_pp0_iter3_reg <= mul_17_reg_1695_pp0_iter2_reg;
        mul_17_reg_1695_pp0_iter4_reg <= mul_17_reg_1695_pp0_iter3_reg;
        mul_17_reg_1695_pp0_iter5_reg <= mul_17_reg_1695_pp0_iter4_reg;
        mul_18_reg_1700_pp0_iter1_reg <= mul_18_reg_1700;
        mul_18_reg_1700_pp0_iter2_reg <= mul_18_reg_1700_pp0_iter1_reg;
        mul_18_reg_1700_pp0_iter3_reg <= mul_18_reg_1700_pp0_iter2_reg;
        mul_18_reg_1700_pp0_iter4_reg <= mul_18_reg_1700_pp0_iter3_reg;
        mul_18_reg_1700_pp0_iter5_reg <= mul_18_reg_1700_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_19_reg_1725 <= grp_fu_721_p2;
        mul_20_reg_1730 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_19_reg_1725_pp0_iter1_reg <= mul_19_reg_1725;
        mul_19_reg_1725_pp0_iter2_reg <= mul_19_reg_1725_pp0_iter1_reg;
        mul_19_reg_1725_pp0_iter3_reg <= mul_19_reg_1725_pp0_iter2_reg;
        mul_19_reg_1725_pp0_iter4_reg <= mul_19_reg_1725_pp0_iter3_reg;
        mul_19_reg_1725_pp0_iter5_reg <= mul_19_reg_1725_pp0_iter4_reg;
        mul_20_reg_1730_pp0_iter1_reg <= mul_20_reg_1730;
        mul_20_reg_1730_pp0_iter2_reg <= mul_20_reg_1730_pp0_iter1_reg;
        mul_20_reg_1730_pp0_iter3_reg <= mul_20_reg_1730_pp0_iter2_reg;
        mul_20_reg_1730_pp0_iter4_reg <= mul_20_reg_1730_pp0_iter3_reg;
        mul_20_reg_1730_pp0_iter5_reg <= mul_20_reg_1730_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_1_reg_1430 <= grp_fu_727_p2;
        mul_reg_1425 <= grp_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_21_reg_1755 <= grp_fu_721_p2;
        mul_22_reg_1760 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_21_reg_1755_pp0_iter1_reg <= mul_21_reg_1755;
        mul_21_reg_1755_pp0_iter2_reg <= mul_21_reg_1755_pp0_iter1_reg;
        mul_21_reg_1755_pp0_iter3_reg <= mul_21_reg_1755_pp0_iter2_reg;
        mul_21_reg_1755_pp0_iter4_reg <= mul_21_reg_1755_pp0_iter3_reg;
        mul_21_reg_1755_pp0_iter5_reg <= mul_21_reg_1755_pp0_iter4_reg;
        mul_21_reg_1755_pp0_iter6_reg <= mul_21_reg_1755_pp0_iter5_reg;
        mul_22_reg_1760_pp0_iter1_reg <= mul_22_reg_1760;
        mul_22_reg_1760_pp0_iter2_reg <= mul_22_reg_1760_pp0_iter1_reg;
        mul_22_reg_1760_pp0_iter3_reg <= mul_22_reg_1760_pp0_iter2_reg;
        mul_22_reg_1760_pp0_iter4_reg <= mul_22_reg_1760_pp0_iter3_reg;
        mul_22_reg_1760_pp0_iter5_reg <= mul_22_reg_1760_pp0_iter4_reg;
        mul_22_reg_1760_pp0_iter6_reg <= mul_22_reg_1760_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_23_reg_1785 <= grp_fu_721_p2;
        mul_24_reg_1790 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_23_reg_1785_pp0_iter2_reg <= mul_23_reg_1785;
        mul_23_reg_1785_pp0_iter3_reg <= mul_23_reg_1785_pp0_iter2_reg;
        mul_23_reg_1785_pp0_iter4_reg <= mul_23_reg_1785_pp0_iter3_reg;
        mul_23_reg_1785_pp0_iter5_reg <= mul_23_reg_1785_pp0_iter4_reg;
        mul_23_reg_1785_pp0_iter6_reg <= mul_23_reg_1785_pp0_iter5_reg;
        mul_23_reg_1785_pp0_iter7_reg <= mul_23_reg_1785_pp0_iter6_reg;
        mul_24_reg_1790_pp0_iter2_reg <= mul_24_reg_1790;
        mul_24_reg_1790_pp0_iter3_reg <= mul_24_reg_1790_pp0_iter2_reg;
        mul_24_reg_1790_pp0_iter4_reg <= mul_24_reg_1790_pp0_iter3_reg;
        mul_24_reg_1790_pp0_iter5_reg <= mul_24_reg_1790_pp0_iter4_reg;
        mul_24_reg_1790_pp0_iter6_reg <= mul_24_reg_1790_pp0_iter5_reg;
        mul_24_reg_1790_pp0_iter7_reg <= mul_24_reg_1790_pp0_iter6_reg;
        mul_24_reg_1790_pp0_iter8_reg <= mul_24_reg_1790_pp0_iter7_reg;
        tmp_reg_1291[9 : 5] <= tmp_fu_843_p3[9 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_25_reg_1795 <= grp_fu_721_p2;
        mul_26_reg_1800 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_25_reg_1795_pp0_iter2_reg <= mul_25_reg_1795;
        mul_25_reg_1795_pp0_iter3_reg <= mul_25_reg_1795_pp0_iter2_reg;
        mul_25_reg_1795_pp0_iter4_reg <= mul_25_reg_1795_pp0_iter3_reg;
        mul_25_reg_1795_pp0_iter5_reg <= mul_25_reg_1795_pp0_iter4_reg;
        mul_25_reg_1795_pp0_iter6_reg <= mul_25_reg_1795_pp0_iter5_reg;
        mul_25_reg_1795_pp0_iter7_reg <= mul_25_reg_1795_pp0_iter6_reg;
        mul_25_reg_1795_pp0_iter8_reg <= mul_25_reg_1795_pp0_iter7_reg;
        mul_26_reg_1800_pp0_iter2_reg <= mul_26_reg_1800;
        mul_26_reg_1800_pp0_iter3_reg <= mul_26_reg_1800_pp0_iter2_reg;
        mul_26_reg_1800_pp0_iter4_reg <= mul_26_reg_1800_pp0_iter3_reg;
        mul_26_reg_1800_pp0_iter5_reg <= mul_26_reg_1800_pp0_iter4_reg;
        mul_26_reg_1800_pp0_iter6_reg <= mul_26_reg_1800_pp0_iter5_reg;
        mul_26_reg_1800_pp0_iter7_reg <= mul_26_reg_1800_pp0_iter6_reg;
        mul_26_reg_1800_pp0_iter8_reg <= mul_26_reg_1800_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_27_reg_1805 <= grp_fu_721_p2;
        mul_28_reg_1810 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_27_reg_1805_pp0_iter2_reg <= mul_27_reg_1805;
        mul_27_reg_1805_pp0_iter3_reg <= mul_27_reg_1805_pp0_iter2_reg;
        mul_27_reg_1805_pp0_iter4_reg <= mul_27_reg_1805_pp0_iter3_reg;
        mul_27_reg_1805_pp0_iter5_reg <= mul_27_reg_1805_pp0_iter4_reg;
        mul_27_reg_1805_pp0_iter6_reg <= mul_27_reg_1805_pp0_iter5_reg;
        mul_27_reg_1805_pp0_iter7_reg <= mul_27_reg_1805_pp0_iter6_reg;
        mul_27_reg_1805_pp0_iter8_reg <= mul_27_reg_1805_pp0_iter7_reg;
        mul_28_reg_1810_pp0_iter2_reg <= mul_28_reg_1810;
        mul_28_reg_1810_pp0_iter3_reg <= mul_28_reg_1810_pp0_iter2_reg;
        mul_28_reg_1810_pp0_iter4_reg <= mul_28_reg_1810_pp0_iter3_reg;
        mul_28_reg_1810_pp0_iter5_reg <= mul_28_reg_1810_pp0_iter4_reg;
        mul_28_reg_1810_pp0_iter6_reg <= mul_28_reg_1810_pp0_iter5_reg;
        mul_28_reg_1810_pp0_iter7_reg <= mul_28_reg_1810_pp0_iter6_reg;
        mul_28_reg_1810_pp0_iter8_reg <= mul_28_reg_1810_pp0_iter7_reg;
        mul_28_reg_1810_pp0_iter9_reg <= mul_28_reg_1810_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_29_reg_1815 <= grp_fu_721_p2;
        mul_30_reg_1820 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_29_reg_1815_pp0_iter2_reg <= mul_29_reg_1815;
        mul_29_reg_1815_pp0_iter3_reg <= mul_29_reg_1815_pp0_iter2_reg;
        mul_29_reg_1815_pp0_iter4_reg <= mul_29_reg_1815_pp0_iter3_reg;
        mul_29_reg_1815_pp0_iter5_reg <= mul_29_reg_1815_pp0_iter4_reg;
        mul_29_reg_1815_pp0_iter6_reg <= mul_29_reg_1815_pp0_iter5_reg;
        mul_29_reg_1815_pp0_iter7_reg <= mul_29_reg_1815_pp0_iter6_reg;
        mul_29_reg_1815_pp0_iter8_reg <= mul_29_reg_1815_pp0_iter7_reg;
        mul_29_reg_1815_pp0_iter9_reg <= mul_29_reg_1815_pp0_iter8_reg;
        mul_30_reg_1820_pp0_iter2_reg <= mul_30_reg_1820;
        mul_30_reg_1820_pp0_iter3_reg <= mul_30_reg_1820_pp0_iter2_reg;
        mul_30_reg_1820_pp0_iter4_reg <= mul_30_reg_1820_pp0_iter3_reg;
        mul_30_reg_1820_pp0_iter5_reg <= mul_30_reg_1820_pp0_iter4_reg;
        mul_30_reg_1820_pp0_iter6_reg <= mul_30_reg_1820_pp0_iter5_reg;
        mul_30_reg_1820_pp0_iter7_reg <= mul_30_reg_1820_pp0_iter6_reg;
        mul_30_reg_1820_pp0_iter8_reg <= mul_30_reg_1820_pp0_iter7_reg;
        mul_30_reg_1820_pp0_iter9_reg <= mul_30_reg_1820_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_2_reg_1455 <= grp_fu_721_p2;
        mul_3_reg_1460 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_4_reg_1485 <= grp_fu_721_p2;
        mul_5_reg_1490 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_4_reg_1485_pp0_iter1_reg <= mul_4_reg_1485;
        mul_5_reg_1490_pp0_iter1_reg <= mul_5_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_1515 <= grp_fu_721_p2;
        mul_7_reg_1520 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_6_reg_1515_pp0_iter1_reg <= mul_6_reg_1515;
        mul_7_reg_1520_pp0_iter1_reg <= mul_7_reg_1520;
        mul_7_reg_1520_pp0_iter2_reg <= mul_7_reg_1520_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_8_reg_1545 <= grp_fu_721_p2;
        mul_9_reg_1550 <= grp_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_8_reg_1545_pp0_iter1_reg <= mul_8_reg_1545;
        mul_8_reg_1545_pp0_iter2_reg <= mul_8_reg_1545_pp0_iter1_reg;
        mul_9_reg_1550_pp0_iter1_reg <= mul_9_reg_1550;
        mul_9_reg_1550_pp0_iter2_reg <= mul_9_reg_1550_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        product_409_reg_1825 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_793 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_798 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_803 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_808 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_813 <= grp_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_818 <= grp_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_823 <= grp_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_828 <= grp_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_833 <= grp_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_838 <= grp_fu_717_p2;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            a_address0 = 64'd31;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            a_address0 = 64'd29;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            a_address0 = 64'd27;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            a_address0 = 64'd25;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            a_address0 = 64'd23;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            a_address0 = 64'd21;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            a_address0 = 64'd19;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            a_address0 = 64'd17;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            a_address0 = 64'd15;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            a_address0 = 64'd13;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            a_address0 = 64'd11;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            a_address0 = 64'd9;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            a_address0 = 64'd7;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            a_address0 = 64'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            a_address0 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            a_address0 = 64'd1;
        end else begin
            a_address0 = 'bx;
        end
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            a_address1 = 64'd30;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            a_address1 = 64'd28;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            a_address1 = 64'd26;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            a_address1 = 64'd24;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            a_address1 = 64'd22;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            a_address1 = 64'd20;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            a_address1 = 64'd18;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            a_address1 = 64'd16;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            a_address1 = 64'd14;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            a_address1 = 64'd12;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            a_address1 = 64'd10;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            a_address1 = 64'd8;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            a_address1 = 64'd6;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            a_address1 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            a_address1 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            a_address1 = 64'd0;
        end else begin
            a_address1 = 'bx;
        end
    end else begin
        a_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        a_ce1 = 1'b1;
    end else begin
        a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to10 = 1'b1;
    end else begin
        ap_idle_pp0_1to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            b_address0 = tmp_442_fu_1282_p3;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            b_address0 = tmp_440_fu_1254_p3;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            b_address0 = tmp_438_fu_1226_p3;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            b_address0 = tmp_436_fu_1198_p3;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            b_address0 = tmp_434_fu_1170_p3;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            b_address0 = tmp_432_fu_1142_p3;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            b_address0 = tmp_430_fu_1114_p3;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            b_address0 = tmp_428_fu_1086_p3;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            b_address0 = tmp_426_fu_1058_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            b_address0 = tmp_424_fu_1030_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            b_address0 = tmp_422_fu_1002_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            b_address0 = tmp_420_fu_974_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            b_address0 = tmp_418_fu_946_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            b_address0 = tmp_416_fu_918_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            b_address0 = tmp_414_fu_890_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            b_address0 = tmp_s_fu_862_p3;
        end else begin
            b_address0 = 'bx;
        end
    end else begin
        b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            b_address1 = tmp_441_fu_1268_p3;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            b_address1 = tmp_439_fu_1240_p3;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            b_address1 = tmp_437_fu_1212_p3;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            b_address1 = tmp_435_fu_1184_p3;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            b_address1 = tmp_433_fu_1156_p3;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            b_address1 = tmp_431_fu_1128_p3;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            b_address1 = tmp_429_fu_1100_p3;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            b_address1 = tmp_427_fu_1072_p3;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            b_address1 = tmp_425_fu_1044_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            b_address1 = tmp_423_fu_1016_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            b_address1 = tmp_421_fu_988_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            b_address1 = tmp_419_fu_960_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            b_address1 = tmp_417_fu_932_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            b_address1 = tmp_415_fu_904_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            b_address1 = tmp_413_fu_876_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            b_address1 = zext_ln19_fu_851_p1;
        end else begin
            b_address1 = 'bx;
        end
    end else begin
        b_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_ce0 = 1'b1;
    end else begin
        b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        b_ce1 = 1'b1;
    end else begin
        b_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_712_p0 = reg_813;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_712_p0 = reg_808;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_712_p0 = reg_803;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_712_p0 = reg_798;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_712_p0 = reg_793;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_712_p0 = mul_reg_1425;
    end else begin
        grp_fu_712_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_712_p1 = mul_14_reg_1640_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_712_p1 = mul_13_reg_1635_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_712_p1 = mul_12_reg_1610_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_712_p1 = mul_11_reg_1605_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_712_p1 = mul_10_reg_1580_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_712_p1 = mul_s_reg_1575_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_712_p1 = mul_9_reg_1550_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_712_p1 = mul_8_reg_1545_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_712_p1 = mul_7_reg_1520_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_712_p1 = mul_6_reg_1515_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_712_p1 = mul_5_reg_1490_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_712_p1 = mul_4_reg_1485_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_712_p1 = mul_3_reg_1460;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_712_p1 = mul_2_reg_1455;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_712_p1 = mul_1_reg_1430;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_712_p1 = 32'd0;
    end else begin
        grp_fu_712_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_717_p0 = reg_838;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_717_p0 = reg_833;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_717_p0 = reg_828;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_717_p0 = reg_823;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_717_p0 = reg_818;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_717_p0 = product_409_reg_1825;
    end else begin
        grp_fu_717_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_717_p1 = mul_30_reg_1820_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_717_p1 = mul_29_reg_1815_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_717_p1 = mul_28_reg_1810_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_717_p1 = mul_27_reg_1805_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_717_p1 = mul_26_reg_1800_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_717_p1 = mul_25_reg_1795_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_717_p1 = mul_24_reg_1790_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_717_p1 = mul_23_reg_1785_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_717_p1 = mul_22_reg_1760_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_717_p1 = mul_21_reg_1755_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_717_p1 = mul_20_reg_1730_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_717_p1 = mul_19_reg_1725_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_717_p1 = mul_18_reg_1700_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_717_p1 = mul_17_reg_1695_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_717_p1 = mul_16_reg_1670_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_717_p1 = mul_15_reg_1665_pp0_iter4_reg;
    end else begin
        grp_fu_717_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to10 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage15_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage13_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage14_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage15_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage10_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage11_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage12_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage13_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage14_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage15_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = grp_fu_717_p2;

assign or_ln19_409_fu_871_p2 = (tmp_reg_1291 | 10'd2);

assign or_ln19_410_fu_885_p2 = (tmp_reg_1291 | 10'd3);

assign or_ln19_411_fu_899_p2 = (tmp_reg_1291 | 10'd4);

assign or_ln19_412_fu_913_p2 = (tmp_reg_1291 | 10'd5);

assign or_ln19_413_fu_927_p2 = (tmp_reg_1291 | 10'd6);

assign or_ln19_414_fu_941_p2 = (tmp_reg_1291 | 10'd7);

assign or_ln19_415_fu_955_p2 = (tmp_reg_1291 | 10'd8);

assign or_ln19_416_fu_969_p2 = (tmp_reg_1291 | 10'd9);

assign or_ln19_417_fu_983_p2 = (tmp_reg_1291 | 10'd10);

assign or_ln19_418_fu_997_p2 = (tmp_reg_1291 | 10'd11);

assign or_ln19_419_fu_1011_p2 = (tmp_reg_1291 | 10'd12);

assign or_ln19_420_fu_1025_p2 = (tmp_reg_1291 | 10'd13);

assign or_ln19_421_fu_1039_p2 = (tmp_reg_1291 | 10'd14);

assign or_ln19_422_fu_1053_p2 = (tmp_reg_1291 | 10'd15);

assign or_ln19_423_fu_1067_p2 = (tmp_reg_1291 | 10'd16);

assign or_ln19_424_fu_1081_p2 = (tmp_reg_1291 | 10'd17);

assign or_ln19_425_fu_1095_p2 = (tmp_reg_1291 | 10'd18);

assign or_ln19_426_fu_1109_p2 = (tmp_reg_1291 | 10'd19);

assign or_ln19_427_fu_1123_p2 = (tmp_reg_1291 | 10'd20);

assign or_ln19_428_fu_1137_p2 = (tmp_reg_1291 | 10'd21);

assign or_ln19_429_fu_1151_p2 = (tmp_reg_1291 | 10'd22);

assign or_ln19_430_fu_1165_p2 = (tmp_reg_1291 | 10'd23);

assign or_ln19_431_fu_1179_p2 = (tmp_reg_1291 | 10'd24);

assign or_ln19_432_fu_1193_p2 = (tmp_reg_1291 | 10'd25);

assign or_ln19_433_fu_1207_p2 = (tmp_reg_1291 | 10'd26);

assign or_ln19_434_fu_1221_p2 = (tmp_reg_1291 | 10'd27);

assign or_ln19_435_fu_1235_p2 = (tmp_reg_1291 | 10'd28);

assign or_ln19_436_fu_1249_p2 = (tmp_reg_1291 | 10'd29);

assign or_ln19_437_fu_1263_p2 = (tmp_reg_1291 | 10'd30);

assign or_ln19_438_fu_1277_p2 = (tmp_reg_1291 | 10'd31);

assign or_ln19_fu_856_p2 = (tmp_fu_843_p3 | 10'd1);

assign tmp_413_fu_876_p3 = {{54'd0}, {or_ln19_409_fu_871_p2}};

assign tmp_414_fu_890_p3 = {{54'd0}, {or_ln19_410_fu_885_p2}};

assign tmp_415_fu_904_p3 = {{54'd0}, {or_ln19_411_fu_899_p2}};

assign tmp_416_fu_918_p3 = {{54'd0}, {or_ln19_412_fu_913_p2}};

assign tmp_417_fu_932_p3 = {{54'd0}, {or_ln19_413_fu_927_p2}};

assign tmp_418_fu_946_p3 = {{54'd0}, {or_ln19_414_fu_941_p2}};

assign tmp_419_fu_960_p3 = {{54'd0}, {or_ln19_415_fu_955_p2}};

assign tmp_420_fu_974_p3 = {{54'd0}, {or_ln19_416_fu_969_p2}};

assign tmp_421_fu_988_p3 = {{54'd0}, {or_ln19_417_fu_983_p2}};

assign tmp_422_fu_1002_p3 = {{54'd0}, {or_ln19_418_fu_997_p2}};

assign tmp_423_fu_1016_p3 = {{54'd0}, {or_ln19_419_fu_1011_p2}};

assign tmp_424_fu_1030_p3 = {{54'd0}, {or_ln19_420_fu_1025_p2}};

assign tmp_425_fu_1044_p3 = {{54'd0}, {or_ln19_421_fu_1039_p2}};

assign tmp_426_fu_1058_p3 = {{54'd0}, {or_ln19_422_fu_1053_p2}};

assign tmp_427_fu_1072_p3 = {{54'd0}, {or_ln19_423_fu_1067_p2}};

assign tmp_428_fu_1086_p3 = {{54'd0}, {or_ln19_424_fu_1081_p2}};

assign tmp_429_fu_1100_p3 = {{54'd0}, {or_ln19_425_fu_1095_p2}};

assign tmp_430_fu_1114_p3 = {{54'd0}, {or_ln19_426_fu_1109_p2}};

assign tmp_431_fu_1128_p3 = {{54'd0}, {or_ln19_427_fu_1123_p2}};

assign tmp_432_fu_1142_p3 = {{54'd0}, {or_ln19_428_fu_1137_p2}};

assign tmp_433_fu_1156_p3 = {{54'd0}, {or_ln19_429_fu_1151_p2}};

assign tmp_434_fu_1170_p3 = {{54'd0}, {or_ln19_430_fu_1165_p2}};

assign tmp_435_fu_1184_p3 = {{54'd0}, {or_ln19_431_fu_1179_p2}};

assign tmp_436_fu_1198_p3 = {{54'd0}, {or_ln19_432_fu_1193_p2}};

assign tmp_437_fu_1212_p3 = {{54'd0}, {or_ln19_433_fu_1207_p2}};

assign tmp_438_fu_1226_p3 = {{54'd0}, {or_ln19_434_fu_1221_p2}};

assign tmp_439_fu_1240_p3 = {{54'd0}, {or_ln19_435_fu_1235_p2}};

assign tmp_440_fu_1254_p3 = {{54'd0}, {or_ln19_436_fu_1249_p2}};

assign tmp_441_fu_1268_p3 = {{54'd0}, {or_ln19_437_fu_1263_p2}};

assign tmp_442_fu_1282_p3 = {{54'd0}, {or_ln19_438_fu_1277_p2}};

assign tmp_fu_843_p3 = {{b_offset}, {5'd0}};

assign tmp_s_fu_862_p3 = {{54'd0}, {or_ln19_fu_856_p2}};

assign zext_ln19_fu_851_p1 = tmp_fu_843_p3;

always @ (posedge ap_clk) begin
    tmp_reg_1291[4:0] <= 5'b00000;
end

endmodule //mlp_dance3_calculate
