// Seed: 1192906535
module module_0 #(
    parameter id_21 = 32'd69
) (
    input uwire id_0,
    output tri0 id_1,
    output supply1 id_2
);
  wire id_4, id_5, id_6, id_7;
  parameter id_8 = 1'b0 - -1'b0;
  assign {1'b0, id_4, id_0, 1, id_0, id_5, id_0 - -1, 1, id_4, id_8(
      id_0, id_0 * id_8 - 1
  ), 1, 1'h0, id_5, id_4, (1)} = id_8;
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45;
  assign module_1.id_32 = 0;
  assign id_26[id_21]   = -1;
endmodule
module module_1 #(
    parameter id_22 = 32'd99,
    parameter id_37 = 32'd43,
    parameter id_39 = 32'd46
) (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wand id_9,
    input wor id_10,
    output supply0 id_11,
    input uwire id_12,
    input wand id_13,
    input supply1 id_14,
    output wor id_15,
    output wor id_16,
    input supply1 id_17,
    input wire id_18,
    output tri1 id_19,
    input uwire id_20,
    input supply1 id_21,
    output wor _id_22,
    input tri id_23,
    input tri0 id_24,
    input uwire id_25,
    output wor id_26,
    input uwire id_27,
    input wire id_28,
    input tri id_29,
    output wand id_30,
    input tri0 id_31,
    input wand id_32,
    output tri1 id_33,
    input wand id_34,
    output wor id_35,
    output tri id_36,
    input uwire _id_37,
    input supply0 id_38,
    input supply0 _id_39,
    output supply1 id_40
);
  assign id_40 = -1 ==? -1 - 1'b0;
  wire id_42;
  logic [id_37  +  -1 : (  id_22  )] id_43;
  logic id_44;
  logic [7:0] id_45;
  assign id_45[id_39] = -1;
  assign id_36 = 1;
  logic id_46;
  ;
  module_0 modCall_1 (
      id_18,
      id_36,
      id_16
  );
  assign id_42 = id_8;
  assign id_4  = id_13;
  logic id_47 = id_18;
endmodule
