# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-17.10"
module \unnamed_block_decl
  attribute \src "dut.sv:1.27-1.28"
  wire width 32 output 1 signed \z
  attribute \src "dut.sv:3.2-16.5"
  process $proc$dut.sv:3$1
    sync always
    sync init
      update \z 5
  end
end
