\XtoCValidation{L2Norm FiP16 CPU dsPIC33EP256MC502}
\begin{tabular}{l l}
\textbf{Date of Test} & 2017-03-02 \tabularnewline
\textbf{Target controller} & dsPIC33EP256MC502 \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for Math block L2Norm.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & 3 & 4 & ... & 94 \tabularnewline \hline
\textbf{CPU cycles} & 68 & 68 & 68 & 67 & ... & 68 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{u1 (DSP)} & 0 & 32767 & 0 & 32767 & ... & 26214 \tabularnewline \hline
\textbf{u2 (DSP)} & 0 & 0 & 32767 & 32767 & ... & 6554 \tabularnewline \hline
\textbf{u1} & 0 & 1 & 0 & 1 & ... & 0.8 \tabularnewline \hline
\textbf{u2} & 0 & 0 & 1 & 1 & ... & 0.2 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 0 & 1 & 1 & 1 & ... & 0.825 \tabularnewline \hline
\textbf{Exp. Out} & 0 & 1 & 1 & 1 & ... & 0.825 \tabularnewline \hline
\textbf{Out (DSP)} & 0 & 32766 & 32766 & 32766 & ... & 27020 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 0 & 32767 & 32767 & 32767 & ... & 27021 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$1.5259e-03 ($\pm$50 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 67 \tabularnewline \hline
Max CPU cycles & 68 \tabularnewline \hline
Avg CPU cycles & 67 \tabularnewline \hline
\end{XtoCtabular}
