

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 15:54:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.054 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 7 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_1 = alloca i32 1"   --->   Operation 9 'alloca' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 10 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_0_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %a_0"   --->   Operation 11 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 12 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %a_0_read, i8192 %a_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_18 = load i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 17 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln533 = icmp_eq  i8 %i_18, i8 168" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 19 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln533 = add i8 %i_18, i8 1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 20 'add' 'add_ln533' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.split_ifconv, void %for.body.for.end_crit_edge.exitStub" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 21 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_42_cast = zext i8 %i_18" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 22 'zext' 'i_42_cast' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_42_cast" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 23 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 24 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 3 <SV = 2> <Delay = 5.05>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ctr_1_load = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 25 'load' 'ctr_1_load' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%a_1_load = load i8192 %a_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 26 'load' 'a_1_load' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 27 'load' 'buf_load' <Predicate = (!icmp_ln533)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%t0 = trunc i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:535]   --->   Operation 28 'trunc' 't0' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i4 %t0" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 29 'zext' 'zext_ln526' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load, i32 4, i32 7" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.72ns)   --->   "%icmp_ln537 = icmp_ult  i4 %t0, i4 9" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 31 'icmp' 'icmp_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.80ns)   --->   "%sub_ln537 = sub i5 4, i5 %zext_ln526" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 32 'sub' 'sub_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%sext_ln537 = sext i5 %sub_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 33 'sext' 'sext_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.14ns)   --->   "%ctr_2 = add i32 %ctr_1_load, i32 1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 34 'add' 'ctr_2' <Predicate = (!icmp_ln533)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 35 'trunc' 'trunc_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln537, i5 0" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i13 %tmp" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 37 'zext' 'zext_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%shl_ln537 = shl i8192 4294967295, i8192 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 38 'shl' 'shl_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%xor_ln537 = xor i8192 %shl_ln537, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 39 'xor' 'xor_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%and_ln537 = and i8192 %a_1_load, i8192 %xor_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 40 'and' 'and_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%zext_ln537_1 = zext i32 %sext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 41 'zext' 'zext_ln537_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%shl_ln537_1 = shl i8192 %zext_ln537_1, i8192 %zext_ln537" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 42 'shl' 'shl_ln537_1' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln537)   --->   "%or_ln537 = or i8192 %and_ln537, i8192 %shl_ln537_1" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 43 'or' 'or_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln537 = select i1 %icmp_ln537, i8192 %or_ln537, i8192 %a_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 44 'select' 'select_ln537' <Predicate = (!icmp_ln533)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns)   --->   "%ctr_3 = select i1 %icmp_ln537, i32 %ctr_2, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 45 'select' 'ctr_3' <Predicate = (!icmp_ln533)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln523 = trunc i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 46 'trunc' 'trunc_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%icmp_ln538 = icmp_ult  i8 %buf_load, i8 144" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 47 'icmp' 'icmp_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "%icmp_ln538_1 = icmp_eq  i24 %tmp_1, i24 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 49 'icmp' 'icmp_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.90ns)   --->   "%ctr_4 = add i9 %trunc_ln523, i9 1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 50 'add' 'ctr_4' <Predicate = (!icmp_ln533)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln538 = trunc i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 51 'trunc' 'trunc_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.14ns)   --->   "%and_ln538 = and i1 %icmp_ln538, i1 %icmp_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 52 'and' 'and_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ctr_5)   --->   "%select_ln538_1 = select i1 %and_ln538, i9 %ctr_4, i9 256" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 53 'select' 'select_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ctr_5)   --->   "%zext_ln538_1 = zext i9 %select_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 54 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.38ns) (out node of the LUT)   --->   "%ctr_5 = select i1 %icmp_ln538, i32 %zext_ln538_1, i32 %ctr_3" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 55 'select' 'ctr_5' <Predicate = (!icmp_ln533)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_5, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 56 'partselect' 'tmp_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.87ns)   --->   "%icmp_ln539 = icmp_eq  i24 %tmp_3, i24 0" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 57 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln539, void %for.body.split_ifconv.for.end_crit_edge.exitStub, void %for.inc" [HLS_Final_vitis_src/spu.cpp:539]   --->   Operation 58 'br' 'br_ln539' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln533 = store i8 %add_ln533, i8 %i" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 59 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln533 = store i32 %ctr_5, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 60 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 168, i64 84" [HLS_Final_vitis_src/spu.cpp:534]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS_Final_vitis_src/spu.cpp:523]   --->   Operation 62 'specloopname' 'specloopname_ln523' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln526_1 = zext i4 %trunc_ln" [HLS_Final_vitis_src/spu.cpp:526]   --->   Operation 63 'zext' 'zext_ln526_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.80ns)   --->   "%sub_ln538 = sub i5 4, i5 %zext_ln526_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 64 'sub' 'sub_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%sext_ln538 = sext i5 %sub_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 65 'sext' 'sext_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln538, i5 0" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %tmp_2" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 67 'zext' 'zext_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%shl_ln538 = shl i8192 4294967295, i8192 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 68 'shl' 'shl_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%xor_ln538 = xor i8192 %shl_ln538, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 69 'xor' 'xor_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%and_ln538_1 = and i8192 %select_ln537, i8192 %xor_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 70 'and' 'and_ln538_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%zext_ln538_2 = zext i32 %sext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 71 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%shl_ln538_1 = shl i8192 %zext_ln538_2, i8192 %zext_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 72 'shl' 'shl_ln538_1' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln538)   --->   "%or_ln538 = or i8192 %and_ln538_1, i8192 %shl_ln538_1" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 73 'or' 'or_ln538' <Predicate = (!icmp_ln533 & and_ln538)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln538 = select i1 %and_ln538, i8192 %or_ln538, i8192 %select_ln537" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 74 'select' 'select_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln533 = store i8192 %select_ln538, i8192 %a_1" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 75 'store' 'store_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.46>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 76 'br' 'br_ln533' <Predicate = (!icmp_ln533 & icmp_ln539)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %a_1_out, i8192 %a_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 77 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load" [HLS_Final_vitis_src/spu.cpp:537]   --->   Operation 78 'write' 'write_ln537' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln538 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %select_ln538_out, i8192 %select_ln538" [HLS_Final_vitis_src/spu.cpp:538]   --->   Operation 79 'write' 'write_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln533)> <Delay = 0.46>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %for.body.split_ifconv.for.end_crit_edge.exitStub"   --->   Operation 81 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%ctr_1_load_1 = load i32 %ctr_1"   --->   Operation 83 'load' 'ctr_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%a_1_load_1 = load i8192 %a_1"   --->   Operation 84 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %a_1_out, i8192 %a_1_load_1"   --->   Operation 85 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_1_load_1"   --->   Operation 86 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('a_1') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'a_0_read' on local variable 'a_1' [13]  (0.46 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:533) on local variable 'i' [18]  (0 ns)
	'getelementptr' operation ('buf_addr', HLS_Final_vitis_src/spu.cpp:535) [29]  (0 ns)
	'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:535) on array 'buf_r' [30]  (1.3 ns)

 <State 3>: 5.05ns
The critical path consists of the following:
	'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:535) on array 'buf_r' [30]  (1.3 ns)
	'icmp' operation ('icmp_ln537', HLS_Final_vitis_src/spu.cpp:537) [35]  (0.724 ns)
	'select' operation ('ctr', HLS_Final_vitis_src/spu.cpp:537) [49]  (0.286 ns)
	'icmp' operation ('icmp_ln538_1', HLS_Final_vitis_src/spu.cpp:538) [53]  (0.876 ns)
	'and' operation ('and_ln538', HLS_Final_vitis_src/spu.cpp:538) [66]  (0.148 ns)
	'select' operation ('select_ln538_1', HLS_Final_vitis_src/spu.cpp:538) [68]  (0 ns)
	'select' operation ('ctr', HLS_Final_vitis_src/spu.cpp:538) [70]  (0.387 ns)
	'icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539) [72]  (0.876 ns)
	blocking operation 0.46 ns on control path)

 <State 4>: 3.19ns
The critical path consists of the following:
	'sub' operation ('sub_ln538', HLS_Final_vitis_src/spu.cpp:538) [54]  (0.809 ns)
	'shl' operation ('shl_ln538_1', HLS_Final_vitis_src/spu.cpp:538) [64]  (0 ns)
	'or' operation ('or_ln538', HLS_Final_vitis_src/spu.cpp:538) [65]  (0 ns)
	'select' operation ('select_ln538', HLS_Final_vitis_src/spu.cpp:538) [67]  (1.92 ns)
	'store' operation ('store_ln533', HLS_Final_vitis_src/spu.cpp:533) of variable 'select_ln538', HLS_Final_vitis_src/spu.cpp:538 on local variable 'a_1' [75]  (0.46 ns)

 <State 5>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [91]  (0.46 ns)
	'phi' operation ('UnifiedRetVal') [91]  (0 ns)

 <State 6>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [91]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
