Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Oct 14 14:51:30 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.71e-02    0.170 1.10e+07    0.208 100.0
  U0_ALU (ALU_test_1)                  2.49e-05 1.30e-02 4.23e+06 1.73e-02   8.3
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.8
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.6
  U1_RST_SYNC (RST_SYNC_test_1)        6.43e-07 1.64e-04 2.77e+04 1.92e-04   0.1
  U0_RST_SYNC (RST_SYNC_test_0)        1.68e-05 2.13e-03 3.01e+04 2.17e-03   1.0
  U0_CLK_GATE (CLK_GATE)               1.84e-03 4.73e-03 3.71e+04 6.61e-03   3.2
  U0_REGFILE (RegFile_test_1)          2.48e-03    0.105 3.40e+06    0.111  53.3
  U0_UART (UART_test_1)                2.74e-04 3.79e-03 1.55e+06 5.61e-03   2.7
    U0_UART_RX (UART_RX_test_1)        2.71e-04 2.38e-03 8.69e+05 3.52e-03   1.7
      rx_fsm (uart_rx_fsm_test_1)      3.24e-05 3.39e-04 1.53e+05 5.24e-04   0.3
      oversampling (data_sampling_test_1)
                                       7.01e-05 4.32e-04 2.56e+05 7.58e-04   0.4
      counter (edge_counter_test_1)    1.59e-04 7.01e-04 1.57e+05 1.02e-03   0.5
      deserializer (DeSerializer_test_1)
                                          0.000 6.21e-04 1.28e+05 7.49e-04   0.4
      U0_stop_check (STOP_CHECK_test_1)
                                          0.000 7.29e-05 2.18e+04 9.46e-05   0.0
      U0_parity_check (Parity_Check_test_1)
                                       8.08e-06 1.40e-04 1.25e+05 2.73e-04   0.1
      start_check (STRT_CHECK_test_1)     0.000 7.91e-05 2.33e+04 1.02e-04   0.0
    U0_uarttx (TOP_TX_test_1)          3.07e-06 1.40e-03 6.77e+05 2.08e-03   1.0
      MUX_tx (MUX4x1_test_1)              0.000 5.90e-05 4.76e+04 1.07e-04   0.1
      SER1 (Serializer_test_1)            0.000 6.05e-04 2.39e+05 8.44e-04   0.4
      parity (PARITY_CALC_test_1)      1.50e-06 5.18e-04 2.68e+05 7.88e-04   0.4
      fsm_tx (FSM_test_1)                 0.000 2.18e-04 1.17e+05 3.35e-04   0.2
  U0_SYS_CTRL (SYS_CTRL_test_1)        8.14e-04 2.82e-02 9.37e+05 3.00e-02  14.4
    U0_CTRL_TX (CTRL_TX_test_1)        8.74e-05 2.85e-03 1.64e+05 3.11e-03   1.5
    U0_CTRL_RX (CTRL_RX_test_1)        4.78e-04 2.54e-02 7.64e+05 2.66e-02  12.8
  U0_ClkDiv (ClkDiv_test_1)            4.11e-05 4.59e-04 2.28e+05 7.28e-04   0.3
  U0_bit_sync (BIT_SYNC_test_1)           0.000 1.47e-03 2.40e+04 1.49e-03   0.7
  U1_uart_sync (DATA_SYNC_test_1)         0.000 6.51e-04 1.76e+05 8.28e-04   0.4
  U0_ref_sync (DATA_SYNC_test_0)          0.000 8.84e-03 1.92e+05 9.03e-03   4.3
  U5_mux2X1 (mux2X1_1)                 4.13e-08 1.88e-07 1.42e+04 1.44e-05   0.0
  U4_mux2X1 (mux2X1_2)                 9.02e-06 4.11e-05 1.40e+04 6.41e-05   0.0
  U3_mux2X1 (mux2X1_3)                 5.85e-05 4.81e-05 1.37e+04 1.20e-04   0.1
  U2_mux2X1 (mux2X1_4)                 9.94e-06 2.47e-06 1.37e+04 2.61e-05   0.0
  U1_mux2X1 (mux2X1_5)                 7.37e-05 1.97e-05 1.37e+04 1.07e-04   0.1
  U0_mux2X1 (mux2X1_0)                 2.09e-02 1.26e-03 1.34e+04 2.21e-02  10.6
1
