# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:41:23 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# 	sim_lut
# End time: 16:41:23 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:41:23 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# ** Warning: Fetch_tb.v(46): (vopt-2685) [TFMPC] - Too few port connections for 'uF'.  Expected 17, found 12.
# 
# ** Warning: Fetch_tb.v(46): (vopt-2718) [TFMPC] - Missing connection for port 'ltready'.
# 
# ** Warning: Fetch_tb.v(46): (vopt-2718) [TFMPC] - Missing connection for port 'ltlast'.
# 
# ** Warning: Fetch_tb.v(46): (vopt-2718) [TFMPC] - Missing connection for port 'ltvalid'.
# 
# ** Warning: Fetch_tb.v(46): (vopt-2718) [TFMPC] - Missing connection for port 'ltdata'.
# 
# ** Warning: Fetch_tb.v(46): (vopt-2718) [TFMPC] - Missing connection for port 'Fsync'.
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
add wave -position insertpoint sim:/test/uF/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:42:54 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# 	sim_lut
# End time: 16:42:55 on Nov 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:42:55 on Nov 19,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
run 5us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
# Causality operation skipped due to absence of debug database file
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:57:20 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# ** Error: (vlog-13069) Fetch_tb.v(90): near "output": syntax error, unexpected output, expecting .* or '.'.
# 
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# End time: 16:57:20 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim.tcl line 9
# C:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -work work *.v"
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:57:54 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 16:57:54 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:57:55 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "sim_lut(fast)".
# 
# ** Warning: Fetch_tb.v(49): (vopt-2685) [TFMPC] - Too few port connections for 'uF'.  Expected 17, found 16.
# 
# ** Warning: Fetch_tb.v(49): (vopt-2718) [TFMPC] - Missing connection for port 'Fsync'.
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Fetch_tb.v(49): [PCDPC] - Port size (8) does not match connection size (1) for port 'ltdata'. The port definition is at: Fetch.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF File: Fetch.v
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
# ** Warning: (vsim-3015) Fetch_tb.v(85): [PCDPC] - Port size (8) does not match connection size (1) for port 'ltdata'. The port definition is at: sim_lut.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/sl File: sim_lut.v
# ** Warning: (vsim-7) Failed to open readmem file "./SIGNED HEX_LUT.txt" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : sim_lut.v(17)
#    Time: 0 ps  Iteration: 0  Instance: /test/sl
run 4us
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:59:11 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 16:59:11 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:59:11 on Nov 19,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Fetch_tb.v(49): [PCDPC] - Port size (8) does not match connection size (1) for port 'ltdata'. The port definition is at: Fetch.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF File: Fetch.v
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
# ** Warning: (vsim-3015) Fetch_tb.v(85): [PCDPC] - Port size (8) does not match connection size (1) for port 'ltdata'. The port definition is at: sim_lut.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /test/sl File: sim_lut.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:00:19 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:00:19 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:00:19 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Warning: Fetch_tb.v(54): (vopt-2685) [TFMPC] - Too few port connections for 'uF'.  Expected 17, found 16.
# 
# ** Warning: Fetch_tb.v(54): (vopt-2718) [TFMPC] - Missing connection for port 'Fsync'.
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:02 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:03:02 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:03:02 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Error: Fetch_tb.v(54): (vopt-2135) Too many port connections. Expected 15, found 16.
# 
# ** Error: Fetch_tb.v(54): (vopt-2912) Port 'yint' not found in module 'Fetch' (11th connection).
# 
# ** Error: Fetch_tb.v(54): (vopt-2912) Port 'xint' not found in module 'Fetch' (12th connection).
# 
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 11
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:03:26 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:03:26 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:03:26 on Nov 19,2018
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "sim_video(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "sim_lut(fast)".
# 
# ** Warning: Fetch_tb.v(54): (vopt-2685) [TFMPC] - Too few port connections for 'uF'.  Expected 15, found 14.
# 
# ** Warning: Fetch_tb.v(54): (vopt-2718) [TFMPC] - Missing connection for port 'Fsync'.
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:09:30 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:09:30 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:09:30 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:16:16 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:16:16 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:16:17 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:18:37 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:18:37 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:18:37 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:19:44 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:19:44 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:19:44 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:21:18 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 17:21:18 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:21:18 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 18:05:36 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 18:05:36 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:05:36 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/TEST/Graduation_Rectify/Fetch/wave.do
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable simprims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unimacro_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisim are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable unisims_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable xilinxcorelib_ver are found, only first occurence will be considered.
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying C:/modeltech64_10.4/win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 19:26:17 on Nov 19,2018
# vlog -reportprogress 300 -work work Fetch.v Fetch_tb.v Img_Buf.v bram_sd.v sim_lut.v sim_video.v 
# -- Compiling module Fetch
# -- Compiling module test
# -- Compiling module Img_Buf
# -- Compiling module bram_sd
# -- Compiling module sim_lut
# -- Compiling module sim_video
# 
# Top level modules:
# 	test
# End time: 19:26:18 on Nov 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 19:26:18 on Nov 19,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "Fetch(fast)".
# 
# Loading work.test(fast)
# Loading work.Fetch(fast)
# Loading work.Img_Buf(fast)
# Loading work.bram_sd(fast)
# Loading work.sim_video(fast)
# Loading work.sim_lut(fast)
# ** Warning: (vsim-3015) Img_Buf.v(169): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram1 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(183): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram2 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(197): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram3 File: bram_sd.v
# ** Warning: (vsim-3015) Img_Buf.v(211): [PCDPC] - Port size (1) does not match connection size (32) for port 're'. The port definition is at: bram_sd.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /test/uF/u_BUF/Bram4 File: bram_sd.v
