#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000216f3ddef60 .scope module, "tb_ALU" "tb_ALU" 2 2;
 .timescale 0 0;
v00000216f3e5d210_0 .var "a", 15 0;
v00000216f3e5dc10_0 .var "b", 15 0;
v00000216f3e5c4f0_0 .net "eq", 0 0, v00000216f3e5b9e0_0;  1 drivers
v00000216f3e5c1d0_0 .net "gt", 0 0, v00000216f3e5bf80_0;  1 drivers
v00000216f3e5d350_0 .net "lt", 0 0, v00000216f3e5b620_0;  1 drivers
v00000216f3e5dcb0_0 .var "mode", 0 0;
v00000216f3e5c950_0 .var "opcode", 2 0;
v00000216f3e5c3b0_0 .net "outALU", 31 0, v00000216f3e5b120_0;  1 drivers
v00000216f3e5c270_0 .net "za", 0 0, v00000216f3e5bbc0_0;  1 drivers
v00000216f3e5da30_0 .net "zb", 0 0, v00000216f3e5d7b0_0;  1 drivers
S_00000216f3df8f10 .scope module, "d1" "ALU" 2 13, 3 4 0, S_00000216f3ddef60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "outALU";
    .port_info 5 /OUTPUT 1 "za";
    .port_info 6 /OUTPUT 1 "zb";
    .port_info 7 /OUTPUT 1 "eq";
    .port_info 8 /OUTPUT 1 "gt";
    .port_info 9 /OUTPUT 1 "lt";
v00000216f3e5b4e0_0 .net "a", 15 0, v00000216f3e5d210_0;  1 drivers
v00000216f3e5b580_0 .net "b", 15 0, v00000216f3e5dc10_0;  1 drivers
v00000216f3e5b9e0_0 .var "eq", 0 0;
v00000216f3e5bf80_0 .var "gt", 0 0;
v00000216f3e5b620_0 .var "lt", 0 0;
v00000216f3e5b6c0_0 .net "mode", 0 0, v00000216f3e5dcb0_0;  1 drivers
v00000216f3e5b080_0 .net "opcode", 2 0, v00000216f3e5c950_0;  1 drivers
v00000216f3e5b120_0 .var "outALU", 31 0;
v00000216f3e5bc60_0 .net "outau", 31 0, v00000216f3db2fb0_0;  1 drivers
v00000216f3e5b1c0_0 .net "outlu", 31 0, v00000216f3e5b440_0;  1 drivers
v00000216f3e5b800_0 .net "teq", 0 0, v00000216f3e5b760_0;  1 drivers
v00000216f3e5b8a0_0 .net "tgt", 0 0, v00000216f3e5be40_0;  1 drivers
v00000216f3e5b940_0 .net "tlt", 0 0, v00000216f3e5bda0_0;  1 drivers
v00000216f3e5ba80_0 .net "tza", 0 0, v00000216f3e5bd00_0;  1 drivers
v00000216f3e5bb20_0 .net "tzb", 0 0, v00000216f3e5bee0_0;  1 drivers
v00000216f3e5bbc0_0 .var "za", 0 0;
v00000216f3e5d7b0_0 .var "zb", 0 0;
E_00000216f3dd7860 .event anyedge, v00000216f3df92d0_0, v00000216f3e5b6c0_0, v00000216f3df1f00_0, v00000216f3df9230_0;
S_00000216f3df90a0 .scope module, "a1" "arith" 3 21, 4 1 0, S_00000216f3df8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 32 "outau";
v00000216f3df9230_0 .net "a", 15 0, v00000216f3e5d210_0;  alias, 1 drivers
v00000216f3df1f00_0 .net "b", 15 0, v00000216f3e5dc10_0;  alias, 1 drivers
v00000216f3df92d0_0 .net "opcode", 2 0, v00000216f3e5c950_0;  alias, 1 drivers
v00000216f3db2fb0_0 .var "outau", 31 0;
E_00000216f3dd7aa0 .event anyedge, v00000216f3df92d0_0, v00000216f3df1f00_0, v00000216f3df9230_0;
S_00000216f3db3050 .scope module, "l1" "logic_unit" 3 22, 5 1 0, S_00000216f3df8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 32 "outlu";
    .port_info 4 /OUTPUT 1 "za";
    .port_info 5 /OUTPUT 1 "zb";
    .port_info 6 /OUTPUT 1 "eq";
    .port_info 7 /OUTPUT 1 "gt";
    .port_info 8 /OUTPUT 1 "lt";
v00000216f3e5b300_0 .net "a", 15 0, v00000216f3e5d210_0;  alias, 1 drivers
v00000216f3e5b3a0_0 .net "b", 15 0, v00000216f3e5dc10_0;  alias, 1 drivers
v00000216f3e5b760_0 .var "eq", 0 0;
v00000216f3e5be40_0 .var "gt", 0 0;
v00000216f3e5bda0_0 .var "lt", 0 0;
v00000216f3e5b260_0 .net "opcode", 2 0, v00000216f3e5c950_0;  alias, 1 drivers
v00000216f3e5b440_0 .var "outlu", 31 0;
v00000216f3e5bd00_0 .var "za", 0 0;
v00000216f3e5bee0_0 .var "zb", 0 0;
E_00000216f3dd82a0 .event anyedge, v00000216f3df1f00_0, v00000216f3df9230_0;
    .scope S_00000216f3df90a0;
T_0 ;
    %wait E_00000216f3dd7aa0;
    %load/vec4 v00000216f3df92d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3df9230_0;
    %load/vec4 v00000216f3df1f00_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000216f3df9230_0;
    %pad/u 32;
    %load/vec4 v00000216f3df1f00_0;
    %pad/u 32;
    %mul;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000216f3df1f00_0;
    %load/vec4 v00000216f3df9230_0;
    %cmp/u;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v00000216f3df9230_0;
    %pad/u 32;
    %load/vec4 v00000216f3df1f00_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000216f3df1f00_0;
    %pad/u 32;
    %load/vec4 v00000216f3df9230_0;
    %pad/u 32;
    %sub;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
T_0.7 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000216f3df1f00_0;
    %load/vec4 v00000216f3df9230_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v00000216f3df9230_0;
    %pad/u 32;
    %load/vec4 v00000216f3df1f00_0;
    %pad/u 32;
    %div;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000216f3df1f00_0;
    %pad/u 32;
    %load/vec4 v00000216f3df9230_0;
    %pad/u 32;
    %div;
    %store/vec4 v00000216f3db2fb0_0, 0, 32;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000216f3db3050;
T_1 ;
    %wait E_00000216f3dd7aa0;
    %load/vec4 v00000216f3e5b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %and;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %or;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b3a0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000216f3e5b440_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000216f3db3050;
T_2 ;
    %wait E_00000216f3dd82a0;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5b760_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5b760_0, 0, 1;
T_2.1 ;
    %load/vec4 v00000216f3e5b3a0_0;
    %load/vec4 v00000216f3e5b300_0;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5be40_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5be40_0, 0, 1;
T_2.3 ;
    %load/vec4 v00000216f3e5b300_0;
    %load/vec4 v00000216f3e5b3a0_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5bda0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5bda0_0, 0, 1;
T_2.5 ;
    %load/vec4 v00000216f3e5b300_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5bd00_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5bd00_0, 0, 1;
T_2.7 ;
    %load/vec4 v00000216f3e5b3a0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5bee0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5bee0_0, 0, 1;
T_2.9 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000216f3df8f10;
T_3 ;
    %wait E_00000216f3dd7860;
    %load/vec4 v00000216f3e5b6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000216f3e5bc60_0;
    %store/vec4 v00000216f3e5b120_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000216f3e5b6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000216f3e5b1c0_0;
    %store/vec4 v00000216f3e5b120_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216f3e5b120_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %load/vec4 v00000216f3e5ba80_0;
    %store/vec4 v00000216f3e5bbc0_0, 0, 1;
    %load/vec4 v00000216f3e5bb20_0;
    %store/vec4 v00000216f3e5d7b0_0, 0, 1;
    %load/vec4 v00000216f3e5b800_0;
    %store/vec4 v00000216f3e5b9e0_0, 0, 1;
    %load/vec4 v00000216f3e5b8a0_0;
    %store/vec4 v00000216f3e5bf80_0, 0, 1;
    %load/vec4 v00000216f3e5b940_0;
    %store/vec4 v00000216f3e5b620_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000216f3ddef60;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000216f3e5d210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000216f3e5dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216f3e5dcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000216f3e5c950_0, 0;
    %end;
    .thread T_4;
    .scope S_00000216f3ddef60;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216f3e5dcb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000216f3e5d210_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v00000216f3e5dc10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000216f3e5d210_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 272, 0, 16;
    %store/vec4 v00000216f3e5dc10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216f3e5dcb0_0, 0, 1;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000216f3e5d210_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v00000216f3e5dc10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 233, 0, 16;
    %store/vec4 v00000216f3e5d210_0, 0, 16;
    %pushi/vec4 233, 0, 16;
    %store/vec4 v00000216f3e5dc10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000216f3e5c950_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000216f3e5d210_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000216f3e5dc10_0, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "./ALU.v";
    "./Arithmetic.v";
    "./LogicUnit.v";
