library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

package bus_multiplexer_pkg is
        type array_std_logic is array(natural range <>) of std_logic_vector;
end package;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.bus_multiplexer_pkg.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity switch_to_message is
    generic(
        default_length : natural := 63
    );
    port(
        clk     : in  std_logic;
        reset   : in  std_logic;
        sw_state_i : in  std_logic_vector (15 downto 0);
        text1_o : out array_std_logic(default_length downto 0)(5 downto 0);
        text_o : out String(default_length-1 downto 0);
        text_length : out Integer
    );
end switch_to_message;