\doxysubsubsection{CMSIS NVIC}
\label{group___c_m_s_i_s___n_v_i_c}\index{CMSIS NVIC@{CMSIS NVIC}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\textbf{ CMSIS SCB}
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Type definitions for the Cortex-\/M NVIC Registers 

\doxysubsubsubsection{Macro Definition Documentation}
\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752} 
\index{CMSIS NVIC@{CMSIS NVIC}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!CMSIS NVIC@{CMSIS NVIC}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos})}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8} 
\index{CMSIS NVIC@{CMSIS NVIC}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!CMSIS NVIC@{CMSIS NVIC}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0}

STIR\+: INTLINESNUM Position \input{group___c_m_s_i_s___s_c_b}
