  {
    "name": "RISC-V SAIL (RV32)",
    "alias": ["RISC-V (RV32S)", "RISC-V32S", "risc-v32S", "RV32S", "rv32s"],
    "file": "RISC_V_RV32S",
    "img": "./images/risc-v_logo.png",
    "alt": "RISC-V32S",
    "id": "select_confRISV32",
    "examples":["default"],
    "description": "RISC-V RV32 is an instruction set architecture (ISA) based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.",
    "guide":"./docs/risc_v_reference_guide.pdf",
    "available": 1
  },
  {
    "name": "RISC-V SAIL (RV64)",
    "alias": ["RISC-V (RV64S)", "RISC-V64S", "risc-v64S", "RV64S", "RV64S", "rv64s"],
    "file": "RISC_V_RV64S",
    "img": "./images/risc-v_logo.png",
    "alt": "RISC-V64S",
    "id": "select_confRISV64",
    "examples":["default"],
    "description": "RISC-V RV64 is an instruction set architecture (ISA) based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.",
    "guide":"./docs/risc_v_reference_guide.pdf",
    "available": 1
  },




  {
    "name": "RISC-V (RV32IMFD)",
    "alias": ["RISC-V (RV32IMFD)", "RISC-V", "risc-v", "RV", "rv", "RV32", "rv32"],
    "file": "RISC_V_RV32IMFD",
    "img": "./images/risc-v_logo.png",
    "alt": "RISC-V",
    "id": "select_confRISV",
    "examples":["default"],
    "description": "RISC-V is an instruction set architecture (ISA) based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.",
    "guide":"./docs/risc_v_reference_guide.pdf",
    "available": 1
  },
  {
    "name": "MIPS-32",
    "alias": ["MIPS-32", "mips-32", "MIPS32", "mips32"],
    "file": "MIPS_32",
    "img": "./images/mips_logo.png",
    "alt":"MIPS-32",
    "id": "select_confMIPS",
    "examples":["default"],
    "description": "The MIPS processor was developed by Dr.John Hennessey and his graduate students at Stanford University in the early 1980s. It is currently one of the major processors in the embedded processor market.",
    "guide":"./docs/mips_32_reference_guide.pdf",
    "available": 1
  },