// Seed: 3393651440
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6
);
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  module_2(
      id_8, id_9, id_8
  );
  wire id_10;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri1  id_3
);
  wor id_5 = 1;
  module_0(
      id_3, id_3, id_2, id_3, id_0, id_1, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    if (id_2) begin
      wire id_4, id_5;
    end else begin
      wire id_6;
      initial begin
        $display(1);
      end
    end
  endgenerate
endmodule
