m255
K3
13
cModel Technology
Z0 dE:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Test_Pattern_Generator\tb_Test_Pattern_Generator
Eio_buf_opdrn
Z1 w1382638996
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dE:\FPGA\SOC\Quartus\quartus\dsp_builder\design\VIP_LIB\Test_Pattern_Generator\tb_Test_Pattern_Generator
Z5 8E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate.vhd
Z6 FE:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate.vhd
l0
L264
VDRZ`<h?IKNmb7fNIAcN0]0
!s100 9D]o5KVjKYUj0GRP6nWEK0
Z7 OL;C;10.1c;51
31
!i10b 1
Z8 !s108 1423622202.065000
Z9 !s90 -93|-quiet|-explicit|-work|./sgate|E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate.vhd|
Z10 !s107 E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate.vhd|
Z11 o-93 -quiet -explicit -work ./sgate
Z12 tExplicit 1
Asim_arch
R2
R3
DEx4 work 12 io_buf_opdrn 0 22 DRZ`<h?IKNmb7fNIAcN0]0
l273
L272
VT7^lMeM3]>T@NDegNXf7H0
!s100 ?DUb4C;`8n4ZZQ=>c>9Y60
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eio_buf_tri
R1
R2
R3
R4
R5
R6
l0
L240
VRFNenSJ[4DihkHGN6IBlO2
!s100 VXHDAJhiB8ZoVBjdaNYZQ0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R2
R3
DEx4 work 10 io_buf_tri 0 22 RFNenSJ[4DihkHGN6IBlO2
l250
L249
Vd4BUa=zB5XVFG4Xjnj3K<1
!s100 0PH8=Q=eTRJ3490BdH:030
R7
31
!i10b 1
R8
R9
R10
R11
R12
Emux21
R1
R2
R3
R4
R5
R6
l0
L214
VlPchG[2bXC<9KaGca=6R>2
!s100 `ZnZ;5m?M>UglRAML@Zg[0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R2
R3
DEx4 work 5 mux21 0 22 lPchG[2bXC<9KaGca=6R>2
l226
L224
V@gkKU:dB=ZSViXj9FJRkL2
!s100 =@B<e5=V1MojQX8eJ`caT2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_add
R1
Z13 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z14 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R2
R3
R4
R5
R6
l0
L22
V4`@NEQdPbPC>@??IENE_<2
!s100 T]VGKSM>eTc?igfMV`Vn41
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R13
R14
R2
R3
DEx4 work 8 oper_add 0 22 4`@NEQdPbPC>@??IENE_<2
l46
L40
VFGgZ_V@07j[>K>o;ZG^z=3
!s100 @UWh@Jn3AoIHzZ:J]AFBK0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_addsub
R1
R13
R14
R2
R3
R4
R5
R6
l0
L119
V`7j9<fiGoh>Ec7joW42E73
!s100 iVR_R?_W5XWCe>>[UO3d41
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R13
R14
R2
R3
DEx4 work 11 oper_addsub 0 22 `7j9<fiGoh>Ec7joW42E73
l142
L136
VY`H^m?GhCQ^Y:iT:f@B4S0
!s100 VNXP9c^FZXkPif34cT:9W0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_bus_mux
R1
R2
R3
R4
R5
R6
l0
L1186
V3fSXO<cRJGXX9Om`RhfYE1
!s100 ]GB:UYJTDBL[;oz<>gBjg2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R2
R3
DEx4 work 12 oper_bus_mux 0 22 3fSXO<cRJGXX9Om`RhfYE1
l1205
L1203
Va?UTEY29BzF?b?Sj=Ocb23
!s100 e6eN?>6c5H^dLhD64S13M3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_decoder
R1
R14
R2
R3
R4
R5
R6
l0
L1135
V@<BKOzUHNNC:GAUAfMlbz3
!s100 U<0E7THP6DLH;^Jc_;l[c3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R14
R2
R3
DEx4 work 12 oper_decoder 0 22 @<BKOzUHNNC:GAUAfMlbz3
l1156
L1148
V_8BWZ?k5hocVLWm5oRQ^A0
!s100 ecYKCiPibQj1Jz26^S9ig0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_div
R1
Z15 DPx3 lpm 14 lpm_components 0 22 mmDIc;7OR_6cznQS62G`42
R14
R2
R3
R4
R5
R6
l0
L419
ViGdX8m?9A6Ao12CCZ=]Nz3
!s100 @OkaVY2Ll^Voh5BkX1H<91
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R15
R14
R2
R3
DEx4 work 8 oper_div 0 22 iGdX8m?9A6Ao12CCZ=]Nz3
l448
L435
VK2O]J;0W=18@kdf`97E@l1
!s100 G?^C0fMm<J5SIJS>ll7>b3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_latch
R1
R14
R2
R3
R4
R5
R6
l0
L1245
V4739l:PIJ:>hadk75>_ki3
!s100 U_faX5lLG834ND5:7U0h?0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R14
R2
R3
DEx4 work 10 oper_latch 0 22 4739l:PIJ:>hadk75>_ki3
l1258
L1256
V^YblSiTK9X<FbJFADE>WG3
!s100 ;dQ194:Fi;JVemc?kE3<C2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_left_shift
R1
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R14
R2
R3
R4
R5
R6
l0
L590
VP?0]SD2[?;SNOVmViT6YV2
!s100 LA14oA4;mn``c9fDTbbDS1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R16
R14
R2
R3
DEx4 work 15 oper_left_shift 0 22 P?0]SD2[?;SNOVmViT6YV2
l613
L607
V=iPcZ:>mL:Lz3@_A9i>i^0
!s100 e36hk@KPoJ:`DV:>SiD7A3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_less_than
R1
R14
R2
R3
R4
R5
R6
l0
L915
VTb[a0[WoAM^VAjRkPWO@60
!s100 d?N8ST2_ICeE[j]ZCR?Rd0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R14
R2
R3
DEx4 work 14 oper_less_than 0 22 Tb[a0[WoAM^VAjRkPWO@60
l933
L931
V4HcbjBiiATYSfNYBOE12k2
!s100 b9KWM2l@L^n@Y`lg@:RLE2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_mod
R1
R15
R2
R3
R4
R5
R6
l0
L506
VSD@KfER@Z8h[JhH1bG:f:3
!s100 LS7a2?Z_f9LY?6kT:Ddgl0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R15
R2
R3
DEx4 work 8 oper_mod 0 22 SD@KfER@Z8h[JhH1bG:f:3
l535
L522
V9_fP6^O3Z[QOSjYF>JB<O3
!s100 SSNDPcie1iD2ko2SK[Y@j3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_mult
R1
R13
R14
R2
R3
R4
R5
R6
l0
L338
V_YCz1Zf5NCnc1P2<VLhHH2
!s100 7e5zYVjUa2z<[kKbz87Yo1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R13
R14
R2
R3
DEx4 work 9 oper_mult 0 22 _YCz1Zf5NCnc1P2<VLhHH2
l360
L354
VBB;F0RO5K6EJG>d`T3z`e2
!s100 NTJO52U59g[CoUSCAFY:o0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_mux
R1
Z17 DPx5 sgate 10 sgate_pack 0 22 :K3]C>:f@SfV=;K`nib[00
R2
R3
R4
R5
R6
l0
L1000
V9d>?zzU=W`BlnVT]kWaoO0
!s100 25]4G21W9]W5RRO1;nI0C0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R17
R2
R3
DEx4 work 8 oper_mux 0 22 9d>?zzU=W`BlnVT]kWaoO0
l1018
L1015
VYj:U3mT`6I3Z7]cK6T;8Q0
!s100 IKihKW6S;W:g0WDCCcD<U1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_prio_selector
R1
R13
R14
R2
R3
R4
R5
R6
l0
L1103
VQ[@[W44jVR4BdX=S9DQSo0
!s100 Qj30WV;Vn:gPm;g]107_i3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R13
R14
R2
R3
DEx4 work 18 oper_prio_selector 0 22 Q[@[W44jVR4BdX=S9DQSo0
l1119
L1118
VDja46^i>NNlJ]0Jc:@n<>1
!s100 kmWa8U;[n@o`DT?D@:4TN1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_right_shift
R1
R16
R14
R2
R3
R4
R5
R6
l0
L670
V6[0^fzEP_V_EbC4`I7G3`3
!s100 @@?QA;2fS?3Ld^hJ;5`XC1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R16
R14
R2
R3
DEx4 work 16 oper_right_shift 0 22 6[0^fzEP_V_EbC4`I7G3`3
l701
L687
V@zMf3X7QIEh0SbHUm9j2W0
!s100 mGMg_DJ?41SRfm6PzRc;@2
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_rotate_left
R1
R15
R2
R3
R4
R5
R6
l0
L759
V_?BmL3IAA8dBdBd^NjQ>e1
!s100 ^8lWWkDG03haa`kYP_CWS3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R15
R2
R3
DEx4 work 16 oper_rotate_left 0 22 _?BmL3IAA8dBdBd^NjQ>e1
l780
L775
V;c2NTZ8bFS^>Gcl:3h52=3
!s100 XFnSF2R2emX:5TZU5]HQ=3
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_rotate_right
R1
R15
R2
R3
R4
R5
R6
l0
L838
Vn`YJlJ_0NE^eC>hU3mBgX2
!s100 _Hlo^ifbX]gZ]6iiPkE?J1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R15
R2
R3
DEx4 work 17 oper_rotate_right 0 22 n`YJlJ_0NE^eC>hU3mBgX2
l859
L854
VmOj@Z[Pgj_L_;7zFmH5z01
!s100 If7CL4TFMW2m5=:D8:dK;1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Eoper_selector
R1
R2
R3
R4
R5
R6
l0
L1047
V=PK@^0]loR5bTCHi2MXfB3
!s100 @VRV10OM9nRB?Jb3FzRUk1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R2
R3
DEx4 work 13 oper_selector 0 22 =PK@^0]loR5bTCHi2MXfB3
l1062
L1061
V<JSUeS2BARJPjK<Ul3_@E1
!s100 jPKWdWES3><e0>VG3=fGf1
R7
31
!i10b 1
R8
R9
R10
R11
R12
Psgate_pack
R2
R3
Z18 w1382638997
R4
Z19 8E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate_pack.vhd
Z20 FE:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate_pack.vhd
l0
L19
V:K3]C>:f@SfV=;K`nib[00
R7
31
b1
Z21 !s108 1423622201.895000
Z22 !s90 -93|-quiet|-explicit|-work|./sgate|E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate_pack.vhd|
Z23 !s107 E:/FPGA/SOC/Quartus/quartus/eda/sim_lib/sgate_pack.vhd|
R11
R12
!s100 fSGJ60kf_378nmfC4`AW11
!i10b 1
Bbody
DPx4 work 10 sgate_pack 0 22 :K3]C>:f@SfV=;K`nib[00
R2
R3
l0
L316
V[:o_akl:kl?G<3g25bB9@2
R7
31
R21
R22
R23
R11
R12
nbody
!s100 5^OYV=K0=AdLWZUeD=L;L1
!i10b 1
Etri_bus
R1
R2
R3
R4
R5
R6
l0
L290
V42VfFMBz1h>]Ql?7c6TRl0
!s100 WdIMK^0Q5FJQ=hj0kiffS0
R7
31
!i10b 1
R8
R9
R10
R11
R12
Asim_arch
R2
R3
DEx4 work 7 tri_bus 0 22 42VfFMBz1h>]Ql?7c6TRl0
l306
L304
V[<z19egOVRi6]UTD>HLe82
!s100 _dYlda?W86YfFT2<gBM8K2
R7
31
!i10b 1
R8
R9
R10
R11
R12
