# multi_cycle_processor
This is the multi-cycle processor simulation using Verilog.
