#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Mon Jun 10 16:25:57 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 6)] Port xge_rx_data_err has been placed at location J24, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 7)] Port xgmii_tx_ready has been placed at location J22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 14)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 15)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 11 warning(s), out of 15 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 4487 lut, soft packing 2216.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2017.
Mapping instance LinkMain/CLKBUFG_u/gopclkbufg to USCM_359_930.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_882.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_888.
Base clock placement takes 0.00 sec.

Design Utilization : 4%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.19 sec.
Build SRB system takes 0.52 sec.
[GP] Init timing API takes 6.88 sec.
[GP] Init GP graph takes 7.58 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 441.33019066 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 1754064.21, average node move: 202.36
[GP] SA handle 1 clusters.
[GP] SA init_cost=588731.157143 final_cost=535210.142857 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 66103, net size: 12570
[GP] Design graph total memory: 235.67743874 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.287 secs: WL=12006.24 OF=0.963738
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.155 secs: WL=17369.20 OF=0.928994
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.111 secs: WL=19192.15 OF=0.905235
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.125 secs: WL=20678.24 OF=0.879875
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.129 secs: WL=22334.79 OF=0.845239
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.141 secs: WL=23830.94 OF=0.787794
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.137 secs: WL=25213.36 OF=0.728492
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.149 secs: WL=26885.12 OF=0.664438
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.134 secs: WL=28795.55 OF=0.625010
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.137 secs: WL=30988.87 OF=0.566852
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.146 secs: WL=33114.12 OF=0.497289
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.147 secs: WL=34868.80 OF=0.431348
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.107 secs: WL=36063.68 OF=0.371769
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.121 secs: WL=37276.19 OF=0.311500
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.105 secs: WL=38421.92 OF=0.252557
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.104 secs: WL=39723.35 OF=0.194706
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.247 secs: WL=41643.82 OF=0.143214
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 17 take 0.921 secs: WL=42704.08 OF=0.109897
[GP] Best WL=43577.694882 OF=0.084303, take 19.916000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 462062.95, average node move: 53.31
[GP] Placer use memory: 42.15411758 MB
[GP] GP graph memory: 454.96470547 MB
Wirelength after clock region global placement is 43110 and checksum is A2E238A652D0C25C.
1st GP placement takes 6.41 sec.

Wirelength after Pre Global Placement is 43110 and checksum is A2E238A652D0C25C.
Pre global placement takes 6.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed group with base inst xge_rx_data_err_obuf/opit_1 on IOLHR_16_1206.
Placed fixed group with base inst xgmii_tx_ready_obuf/opit_1 on IOLHR_16_1158.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFG_u/gopclkbufg on USCM_359_930.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2017.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2016.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_888.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.02 sec.
DRC Placement End.
DRCP end, takes 0.019 secs.
Process placement takes 0.05 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.03 sec
PBM of GP end, takes 0.05 sec.
Design Utilization : 4%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 43110 and checksum is 78B493CF8C4FF0DA.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.43 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 449.30896664 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 324491.68, average node move: 37.44
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 65896, net size: 12570
[GP] Design graph total memory: 242.13869762 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.281 secs: WL=17078.86 OF=0.926686
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.096 secs: WL=20497.11 OF=0.879328
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.109 secs: WL=22280.32 OF=0.842691
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.083 secs: WL=23222.41 OF=0.808638
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.093 secs: WL=24110.11 OF=0.778289
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.094 secs: WL=25155.48 OF=0.742496
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.099 secs: WL=26569.46 OF=0.702868
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.082 secs: WL=28305.63 OF=0.656900
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.107 secs: WL=30757.13 OF=0.592828
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.106 secs: WL=33568.67 OF=0.522050
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.109 secs: WL=35502.76 OF=0.461078
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.104 secs: WL=36482.13 OF=0.396731
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.114 secs: WL=37595.52 OF=0.328822
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.100 secs: WL=38575.11 OF=0.269117
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.118 secs: WL=39591.10 OF=0.209396
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.121 secs: WL=40758.35 OF=0.154066
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.261 secs: WL=42570.06 OF=0.113087
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 17 take 0.914 secs: WL=43382.31 OF=0.085777
[GP] Best WL=43382.311940 OF=0.085777, take 18.781000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 75611.16, average node move: 8.73
[GP] Placer use memory: 51.43037796 MB
[GP] GP graph memory: 455.48448849 MB
2nd GP placement takes 5.45 sec.

Wirelength after global placement is 43015 and checksum is 6C55FF8756ADE4DD.
Global placement takes 5.55 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 43015 and checksum is 1F5B2D80699F088.
Macro cell placement takes 0.03 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 4%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 43015 and checksum is 1F5B2D80699F088.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.45 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 448.79318905 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 65870, net size: 12569
[GP] Design graph total memory: 241.62292004 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.402 secs: WL=43856.96 OF=0.086109
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.920 secs: WL=42372.31 OF=0.109675
[GP] Best WL=42967.351892 OF=0.092612, take 1.476000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 4595.28, average node move: 0.53
[GP] Placer use memory: 47.58833694 MB
[GP] GP graph memory: 454.96864223 MB
3rd GP placement takes 0.66 sec.

Wirelength after post global placement is 42700 and checksum is 1D233E5E1E2B48A1.
I: Soft packing 2243 LUT6D, real packing 2244(100.02%) LUT6D.
The total number of packing LUT6D is 2244.
Worst slack after packing LUT6D is 1617.
Wirelength after packing LUT6D is 42714 and checksum is 6E98C69774A93EC5.
Packing LUT6D takes 0.16 sec.
Post global placement takes 1.05 sec.

Optimize timing started.
Start lp timing optimize, WNS: 1617, TNS: 0.
End lp timing optimize, WNS: 1617, TNS: 0.
Timing driven place optimize takes 0.05 sec.
Wirelength after timing drive place optimize is 42714 and checksum is 6E98C69774A93EC5.
Phase 4 Legalization started.
The average distance in LP is 0.327611.
Wirelength after legalization is 47829 and checksum is EC9BF30A3E1EE37B.
Legalization takes 0.27 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 1651, TNS before Replication Place is 0. 
Replication placement takes 0.09 sec.

Wirelength after replication placement is 47829 and checksum is EC9BF30A3E1EE37B.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1651, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 1651, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 47829 and checksum is EC9BF30A3E1EE37B.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 1655, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.03 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1775     | 42050         | 5                  
|   FF                        | 7693     | 336400        | 3                  
|   LUT                       | 4278     | 168200        | 3                  
|   LUT-FF pairs              | 2629     | 168200        | 2                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 686      | 18850         | 4                  
|   FF                        | 2935     | 150800        | 2                  
|   LUT                       | 1615     | 75400         | 3                  
|   LUT-FF pairs              | 940      | 75400         | 2                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 43       | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 8        | 480           | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 2        | 168           | 2                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 12       | 500           | 3                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 2        | 72            | 3                  
|   IOBS                      | 5        | 182           | 3                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 2        | 150           | 2                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 9        | 350           | 3                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 14.22 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:1m:17s
Action place: CPU time elapsed is 0h:0m:16s
Action place: Process CPU time elapsed is 0h:0m:40s
Action place: Peak memory pool usage is 3,209 MB

Current time: Mon Jun 10 16:27:12 2024
