Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 070A594BF02
	for <lists+qemu-devel@lfdr.de>; Thu,  8 Aug 2024 16:03:59 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sc3k2-0001NW-62; Thu, 08 Aug 2024 10:03:46 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1sc3jt-00017C-K8
 for qemu-devel@nongnu.org; Thu, 08 Aug 2024 10:03:37 -0400
Received: from mgamail.intel.com ([192.198.163.11])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <xiaoyao.li@intel.com>)
 id 1sc3jr-0002UF-9W
 for qemu-devel@nongnu.org; Thu, 08 Aug 2024 10:03:37 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
 t=1723125815; x=1754661815;
 h=message-id:date:mime-version:subject:to:cc:references:
 from:in-reply-to:content-transfer-encoding;
 bh=UsZTpiFNWcWDl35JCrcZNFVXxxpGtRnzxGm6I4/qAzE=;
 b=T6IJo40/iVEGUhW30GgMqY0ZItZA49kSccZLeHiwxjAo5ZypEkjfwCha
 W8ru6beFR3mXQ50GRkmxI5our8pYz2XhnKgxBROF6pR15JRH3V60JArTC
 vauLOPb0GCjf8TMYNDZaBKp17LJUBQ1y2BNGZqCBhLdQHG6pPBlB6aHyR
 oO3QU9QaW45NvgZ/bbE9pe5efMaOaG/gEkGZeEQnMsu6yVUmV4GfN9ChP
 kgxtldHQ9kGQHDRAupqhnENiyjUe6z0p+5vP5Ua27RtbZEexsr601YsYS
 ZKYZ6qi/oWj7xhtjjB+WAvlbejOnUQlAwfsPvm2p5fSp0ZXbugBHF/dsT w==;
X-CSE-ConnectionGUID: c60ug1plRwGb+Uz0g/umbA==
X-CSE-MsgGUID: beTPdRz7RbisJgyQ00nlXw==
X-IronPort-AV: E=McAfee;i="6700,10204,11158"; a="31882844"
X-IronPort-AV: E=Sophos;i="6.09,273,1716274800"; d="scan'208";a="31882844"
Received: from fmviesa006.fm.intel.com ([10.60.135.146])
 by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 08 Aug 2024 07:03:32 -0700
X-CSE-ConnectionGUID: lLU5RaJgS2GRHyiJ1gxuWw==
X-CSE-MsgGUID: eAG8tuoRSUWK/yCT7+qh4Q==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.09,273,1716274800"; d="scan'208";a="56905041"
Received: from xiaoyaol-hp-g830.ccr.corp.intel.com (HELO [10.124.228.22])
 ([10.124.228.22])
 by fmviesa006-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
 08 Aug 2024 07:03:28 -0700
Message-ID: <5a066d07-9239-4cfa-9faf-e02e6caa0c0e@intel.com>
Date: Thu, 8 Aug 2024 22:03:25 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] i386/cpu: Introduce enable_cpuid_0x1f to force exposing
 CPUID 0x1f
To: Igor Mammedov <imammedo@redhat.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>, Manish <manish.mishra@nutanix.com>,
 John Levon <john.levon@nutanix.com>, zhao1.liu@intel.com,
 "Michael S. Tsirkin" <mst@redhat.com>,
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
 Marcelo Tosatti <mtosatti@redhat.com>, qemu-devel@nongnu.org
References: <20240802072426.4016194-1-xiaoyao.li@intel.com>
 <20240808112902.3e25609f@imammedo.users.ipa.redhat.com>
Content-Language: en-US
From: Xiaoyao Li <xiaoyao.li@intel.com>
In-Reply-To: <20240808112902.3e25609f@imammedo.users.ipa.redhat.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=192.198.163.11; envelope-from=xiaoyao.li@intel.com;
 helo=mgamail.intel.com
X-Spam_score_int: -44
X-Spam_score: -4.5
X-Spam_bar: ----
X-Spam_report: (-4.5 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.141,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 HK_RANDOM_ENVFROM=0.001, HK_RANDOM_FROM=0.001, RCVD_IN_DNSWL_MED=-2.3,
 RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 8/8/2024 5:29 PM, Igor Mammedov wrote:
> On Fri,  2 Aug 2024 03:24:26 -0400
> Xiaoyao Li <xiaoyao.li@intel.com> wrote:
> 
>> Currently, QEMU exposes CPUID 0x1f to guest only when necessary, i.e.,
>> when topology level that cannot be enumerated by leaf 0xB, e.g., die or
>> module level, are configured for the guest.
> 
> above implies that there could be a workaround to enable this leaf by
> tweaking -smp CLI, so I'd suggest to put it here. So users would be able
> to boot Windows without requiring to set this property.

sure. will add such statement.

>> However, 1) TDX architecture forces to require CPUID 0x1f to configure CPU
>> topology. and 2) There is a bug in Windows that Windows expects valid
>> 0x1f leafs when the maximum basic leaf > 0x1f[1].
> 
> Which Windows versions are affected by this?

@Manish and @John, can you answer it?

>> Introduce a bool flag enable_cpuid_0x1f in CPU for the cases that
>> requires CPUID leaf 0x1f to be exposed to guest. For case 2), introduce
>> a user settable property as well, which provides an opt-in interface
>> for people to run the buggy Windows as a workaround. The default value
>> of the property is set to false, thus making no effect on existing
>> setup.
> 
> 
>> Opportunistically rename x86_has_extended_topo() to
>> x86_has_v2_extended_topo() because per Intel SDM, leaf 0xb is for extended
>> topology enumeration leaf and leaf 0x1f is v2 extended topology enumration
>> leaf.
> I don't see any point in renaming, just drop it

ok

>   
>> [1] https://lore.kernel.org/qemu-devel/21ca5c19-677b-4fac-84d4-72413577f260@nutanix.com/
>>
>> Signed-off-by: Xiaoyao Li <xiaoyao.li@intel.com>
>> ---
>>   include/hw/i386/topology.h |  9 ---------
>>   target/i386/cpu.c          | 18 ++++++++++++++++--
>>   target/i386/cpu.h          |  4 ++++
>>   target/i386/kvm/kvm.c      |  2 +-
>>   4 files changed, 21 insertions(+), 12 deletions(-)
>>
>> diff --git a/include/hw/i386/topology.h b/include/hw/i386/topology.h
>> index dff49fce1154..b63bce2f4c82 100644
>> --- a/include/hw/i386/topology.h
>> +++ b/include/hw/i386/topology.h
>> @@ -207,13 +207,4 @@ static inline apic_id_t x86_apicid_from_cpu_idx(X86CPUTopoInfo *topo_info,
>>       return x86_apicid_from_topo_ids(topo_info, &topo_ids);
>>   }
>>   
>> -/*
>> - * Check whether there's extended topology level (module or die)?
>> - */
>> -static inline bool x86_has_extended_topo(unsigned long *topo_bitmap)
>> -{
>> -    return test_bit(CPU_TOPO_LEVEL_MODULE, topo_bitmap) ||
>> -           test_bit(CPU_TOPO_LEVEL_DIE, topo_bitmap);
>> -}
>> -
>>   #endif /* HW_I386_TOPOLOGY_H */
>> diff --git a/target/i386/cpu.c b/target/i386/cpu.c
>> index 4688d140c2d9..b5b7ac96c272 100644
>> --- a/target/i386/cpu.c
>> +++ b/target/i386/cpu.c
>> @@ -300,6 +300,19 @@ static void encode_cache_cpuid4(CPUCacheInfo *cache,
>>              (cache->complex_indexing ? CACHE_COMPLEX_IDX : 0);
>>   }
>>   
>> +/*
>> + * Check whether there's v2 extended topology level (module or die)?
>> + */
>> +bool x86_has_v2_extended_topo(X86CPU *cpu)
>> +{
>> +    if (cpu->enable_cpuid_0x1f) {
>> +        return true;
>> +    }
>> +
>> +    return test_bit(CPU_TOPO_LEVEL_MODULE, cpu->env.avail_cpu_topo) ||
>> +           test_bit(CPU_TOPO_LEVEL_DIE, cpu->env.avail_cpu_topo);
>> +}
>> +
>>   static uint32_t num_threads_by_topo_level(X86CPUTopoInfo *topo_info,
>>                                             enum CPUTopoLevel topo_level)
>>   {
>> @@ -6637,7 +6650,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
>>           break;
>>       case 0x1F:
>>           /* V2 Extended Topology Enumeration Leaf */
>> -        if (!x86_has_extended_topo(env->avail_cpu_topo)) {
>> +        if (!x86_has_v2_extended_topo(cpu)) {
>>               *eax = *ebx = *ecx = *edx = 0;
>>               break;
>>           }
>> @@ -7450,7 +7463,7 @@ void x86_cpu_expand_features(X86CPU *cpu, Error **errp)
>>            * cpu->vendor_cpuid_only has been unset for compatibility with older
>>            * machine types.
>>            */
>> -        if (x86_has_extended_topo(env->avail_cpu_topo) &&
>> +        if (x86_has_v2_extended_topo(cpu) &&
>>               (IS_INTEL_CPU(env) || !cpu->vendor_cpuid_only)) {
>>               x86_cpu_adjust_level(cpu, &env->cpuid_min_level, 0x1F);
>>           }
>> @@ -8316,6 +8329,7 @@ static Property x86_cpu_properties[] = {
>>       DEFINE_PROP_BOOL("full-cpuid-auto-level", X86CPU, full_cpuid_auto_level, true),
>>       DEFINE_PROP_STRING("hv-vendor-id", X86CPU, hyperv_vendor),
>>       DEFINE_PROP_BOOL("cpuid-0xb", X86CPU, enable_cpuid_0xb, true),
>> +    DEFINE_PROP_BOOL("cpuid-0x1f", X86CPU, enable_cpuid_0x1f, false),
> if we ever add this knob, rename it to 'x-cpuid-0x1f'
> meaning: internal/unstable: use it on your own risk subject
> to removal without notice

I agree it now. Because exposing it as a user-settable interface is only 
for the case of Windows bug. For TDX case, QEMU can set it internally.

>>       DEFINE_PROP_BOOL("x-vendor-cpuid-only", X86CPU, vendor_cpuid_only, true),
>>       DEFINE_PROP_BOOL("x-amd-topoext-features-only", X86CPU, amd_topoext_features_only, true),
>>       DEFINE_PROP_BOOL("lmce", X86CPU, enable_lmce, false),
>> diff --git a/target/i386/cpu.h b/target/i386/cpu.h
>> index c6cc035df3d8..211a42ffbfa6 100644
>> --- a/target/i386/cpu.h
>> +++ b/target/i386/cpu.h
>> @@ -2110,6 +2110,9 @@ struct ArchCPU {
>>       /* Compatibility bits for old machine types: */
>>       bool enable_cpuid_0xb;
>>   
>> +    /* Force to expose cpuid 0x1f */
>> +    bool enable_cpuid_0x1f;
>> +
>>       /* Enable auto level-increase for all CPUID leaves */
>>       bool full_cpuid_auto_level;
>>   
>> @@ -2368,6 +2371,7 @@ void cpu_set_apic_feature(CPUX86State *env);
>>   void host_cpuid(uint32_t function, uint32_t count,
>>                   uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx);
>>   bool cpu_has_x2apic_feature(CPUX86State *env);
>> +bool x86_has_v2_extended_topo(X86CPU *cpu);
>>   
>>   /* helper.c */
>>   void x86_cpu_set_a20(X86CPU *cpu, int a20_state);
>> diff --git a/target/i386/kvm/kvm.c b/target/i386/kvm/kvm.c
>> index b4aab9a410b5..d43c1fa26746 100644
>> --- a/target/i386/kvm/kvm.c
>> +++ b/target/i386/kvm/kvm.c
>> @@ -1835,7 +1835,7 @@ static uint32_t kvm_x86_build_cpuid(CPUX86State *env,
>>               break;
>>           }
>>           case 0x1f:
>> -            if (!x86_has_extended_topo(env->avail_cpu_topo)) {
>> +            if (!x86_has_v2_extended_topo(env_archcpu(env))) {
>>                   cpuid_i--;
>>                   break;
>>               }
> 


