0.7
2020.2
Feb 21 2023
20:21:35
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.sim/sim_2/synth/timing/xsim/project_tb_time_synth.v,1678800784,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sim_2/imports/Coding/tb_2.vhd,1677659286,vhdl,,,,project_tb,,,,,,,,
