

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Thu May 11 11:34:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  545|  545|  545|  545|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |  544|  544|        34|          -|          -|    16|    no    |
        | + Padding_label3  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    158|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      46|    233|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln116_1_fu_250_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln116_fu_240_p2     |     +    |      0|  0|  15|           6|           6|
    |grp_fu_104_p2           |     +    |      0|  0|  15|           8|           8|
    |i_fu_114_p2             |     +    |      0|  0|  15|           5|           1|
    |j_fu_191_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln116_fu_154_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln115_1_fu_224_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln115_2_fu_229_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln115_fu_219_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln113_fu_108_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln114_fu_185_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln115_1_fu_170_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln115_2_fu_207_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln115_3_fu_213_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln115_fu_136_p2    |   icmp   |      0|  0|  11|           5|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 158|          73|          59|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |i_0_reg_82              |   9|          2|    5|         10|
    |j_0_reg_93              |   9|          2|    5|         10|
    |output_matrix_address0  |  15|          3|    8|         24|
    |output_matrix_d0        |  15|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  75|         15|   51|        145|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln116_2_reg_313   |  8|   0|    8|          0|
    |and_ln115_2_reg_304   |  1|   0|    1|          0|
    |ap_CS_fsm             |  4|   0|    4|          0|
    |i_0_reg_82            |  5|   0|    5|          0|
    |i_reg_271             |  5|   0|    5|          0|
    |icmp_ln115_1_reg_291  |  1|   0|    1|          0|
    |icmp_ln115_reg_281    |  1|   0|    1|          0|
    |j_0_reg_93            |  5|   0|    5|          0|
    |j_reg_299             |  5|   0|    5|          0|
    |shl_ln_reg_276        |  4|   0|    8|          4|
    |sub_ln116_reg_286     |  7|   0|    9|          2|
    +----------------------+---+----+-----+-----------+
    |Total                 | 46|   0|   52|          6|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    Padding    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    Padding    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    Padding    | return value |
|input_matrix_address0   | out |    8|  ap_memory |  input_matrix |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |  input_matrix |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |  input_matrix |     array    |
|output_matrix_address0  | out |    8|  ap_memory | output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory | output_matrix |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp eq i5 %i_0, -16" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 7 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i5 %i_0 to i4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 11 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln118, i4 0)" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 13 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln115 = icmp ult i5 %i_0, 14" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 14 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln118, i2 0)" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 15 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i6 %shl_ln5 to i9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 16 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%sub_ln116 = sub i9 %zext_ln118_1, %zext_ln116_2" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 17 'sub' 'sub_ln116' <Predicate = (!icmp_ln113)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln115_1 = icmp ne i4 %tmp_1, 0" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 19 'icmp' 'icmp_ln115_1' <Predicate = (!icmp_ln113)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 20 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:120]   --->   Operation 21 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.90>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %hls_label_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %j_0 to i8" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 23 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %j_0 to i6" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 24 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln114 = icmp eq i5 %j_0, -16" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 25 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 26 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.loopexit.loopexit, label %hls_label_2_begin" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j_0, i32 1, i32 4)" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln115_2 = icmp ne i4 %tmp_2, 0" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 32 'icmp' 'icmp_ln115_2' <Predicate = (!icmp_ln114)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln115_3 = icmp ult i5 %j_0, 14" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 33 'icmp' 'icmp_ln115_3' <Predicate = (!icmp_ln114)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115 = and i1 %icmp_ln115_2, %icmp_ln115_1" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 34 'and' 'and_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115_1 = and i1 %icmp_ln115_3, %icmp_ln115" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 35 'and' 'and_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %and_ln115_1, %and_ln115" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 36 'and' 'and_ln115_2' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %and_ln115_2, label %1, label %2" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 37 'br' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln118 = add i8 %shl_ln, %zext_ln114" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 38 'add' 'add_ln118' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %add_ln118 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 39 'zext' 'zext_ln118' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_matrix_addr_1 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 40 'getelementptr' 'output_matrix_addr_1' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 41 'store' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 42 'br' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln116 = add i6 %zext_ln114_1, -26" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 43 'add' 'add_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i6 %add_ln116 to i9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 44 'sext' 'sext_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln116_1 = add i9 %sext_ln116, %sub_ln116" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 45 'add' 'add_ln116_1' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i9 %add_ln116_1 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 46 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %sext_ln116_1 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 47 'zext' 'zext_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 48 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 49 'load' 'input_matrix_load' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln116_2 = add i8 %shl_ln, %zext_ln114" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 50 'add' 'add_ln116_2' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 52 'load' 'input_matrix_load' <Predicate = (and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %add_ln116_2 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 53 'zext' 'zext_ln116_1' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_1" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 54 'getelementptr' 'output_matrix_addr' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 55 'store' <Predicate = (and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 56 'br' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [f_b_4_new_network/forw_back_new_network.c:119]   --->   Operation 57 'specregionend' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln113             (br               ) [ 01111]
i_0                  (phi              ) [ 00100]
icmp_ln113           (icmp             ) [ 00111]
empty                (speclooptripcount) [ 00000]
i                    (add              ) [ 01111]
br_ln113             (br               ) [ 00000]
trunc_ln118          (trunc            ) [ 00000]
shl_ln               (bitconcatenate   ) [ 00011]
zext_ln118_1         (zext             ) [ 00000]
icmp_ln115           (icmp             ) [ 00011]
shl_ln5              (bitconcatenate   ) [ 00000]
zext_ln116_2         (zext             ) [ 00000]
sub_ln116            (sub              ) [ 00011]
tmp_1                (partselect       ) [ 00000]
icmp_ln115_1         (icmp             ) [ 00011]
br_ln114             (br               ) [ 00111]
ret_ln120            (ret              ) [ 00000]
j_0                  (phi              ) [ 00010]
zext_ln114           (zext             ) [ 00000]
zext_ln114_1         (zext             ) [ 00000]
icmp_ln114           (icmp             ) [ 00111]
empty_132            (speclooptripcount) [ 00000]
j                    (add              ) [ 00111]
br_ln114             (br               ) [ 00000]
tmp                  (specregionbegin  ) [ 00001]
specloopname_ln114   (specloopname     ) [ 00000]
tmp_2                (partselect       ) [ 00000]
icmp_ln115_2         (icmp             ) [ 00000]
icmp_ln115_3         (icmp             ) [ 00000]
and_ln115            (and              ) [ 00000]
and_ln115_1          (and              ) [ 00000]
and_ln115_2          (and              ) [ 00111]
br_ln115             (br               ) [ 00000]
add_ln118            (add              ) [ 00000]
zext_ln118           (zext             ) [ 00000]
output_matrix_addr_1 (getelementptr    ) [ 00000]
store_ln118          (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
add_ln116            (add              ) [ 00000]
sext_ln116           (sext             ) [ 00000]
add_ln116_1          (add              ) [ 00000]
sext_ln116_1         (sext             ) [ 00000]
zext_ln116           (zext             ) [ 00000]
input_matrix_addr    (getelementptr    ) [ 00001]
add_ln116_2          (add              ) [ 00001]
br_ln0               (br               ) [ 01111]
input_matrix_load    (load             ) [ 00000]
zext_ln116_1         (zext             ) [ 00000]
output_matrix_addr   (getelementptr    ) [ 00000]
store_ln116          (store            ) [ 00000]
br_ln116             (br               ) [ 00000]
empty_133            (specregionend    ) [ 00000]
br_ln114             (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="output_matrix_addr_1_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr_1/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/3 store_ln116/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_matrix_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_matrix_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 add_ln116_2/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln113_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln118_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="shl_ln_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln118_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln115_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="shl_ln5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln116_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln116_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln115_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln114_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln114_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln114_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="4" slack="0"/>
<pin id="202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln115_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln115_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_3/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln115_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln115_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="and_ln115_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln118_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln116_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln116_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln116_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="1"/>
<pin id="253" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln116_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln116_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln116_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="276" class="1005" name="shl_ln_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln115_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="286" class="1005" name="sub_ln116_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="1"/>
<pin id="288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln116 "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln115_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln115_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="304" class="1005" name="and_ln115_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="input_matrix_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="add_ln116_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="40" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="38" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="53" pin=1"/></net>

<net id="81"><net_src comp="73" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="86" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="86" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="86" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="86" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="120" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="132" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="86" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="97" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="184"><net_src comp="97" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="97" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="97" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="97" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="97" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="207" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="213" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="219" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="104" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="244"><net_src comp="181" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="274"><net_src comp="114" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="279"><net_src comp="124" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="284"><net_src comp="136" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="289"><net_src comp="154" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="294"><net_src comp="170" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="302"><net_src comp="191" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="307"><net_src comp="229" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="60" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="316"><net_src comp="104" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="264" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {3 4 }
 - Input state : 
	Port: Padding : input_matrix | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln113 : 1
		i : 1
		br_ln113 : 2
		trunc_ln118 : 1
		shl_ln : 2
		zext_ln118_1 : 3
		icmp_ln115 : 1
		shl_ln5 : 2
		zext_ln116_2 : 3
		sub_ln116 : 4
		tmp_1 : 1
		icmp_ln115_1 : 2
	State 3
		zext_ln114 : 1
		zext_ln114_1 : 1
		icmp_ln114 : 1
		j : 1
		br_ln114 : 2
		tmp_2 : 1
		icmp_ln115_2 : 2
		icmp_ln115_3 : 1
		and_ln115 : 3
		and_ln115_1 : 2
		and_ln115_2 : 3
		br_ln115 : 3
		add_ln118 : 2
		zext_ln118 : 3
		output_matrix_addr_1 : 4
		store_ln118 : 5
		add_ln116 : 2
		sext_ln116 : 3
		add_ln116_1 : 4
		sext_ln116_1 : 5
		zext_ln116 : 6
		input_matrix_addr : 7
		input_matrix_load : 8
		add_ln116_2 : 2
	State 4
		output_matrix_addr : 1
		store_ln116 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      grp_fu_104     |    0    |    15   |
|          |       i_fu_114      |    0    |    15   |
|    add   |       j_fu_191      |    0    |    15   |
|          |   add_ln116_fu_240  |    0    |    15   |
|          |  add_ln116_1_fu_250 |    0    |    15   |
|----------|---------------------|---------|---------|
|          |  icmp_ln113_fu_108  |    0    |    11   |
|          |  icmp_ln115_fu_136  |    0    |    11   |
|   icmp   | icmp_ln115_1_fu_170 |    0    |    9    |
|          |  icmp_ln114_fu_185  |    0    |    11   |
|          | icmp_ln115_2_fu_207 |    0    |    9    |
|          | icmp_ln115_3_fu_213 |    0    |    11   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln116_fu_154  |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   and_ln115_fu_219  |    0    |    2    |
|    and   |  and_ln115_1_fu_224 |    0    |    2    |
|          |  and_ln115_2_fu_229 |    0    |    2    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln118_fu_120 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_124    |    0    |    0    |
|          |    shl_ln5_fu_142   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | zext_ln118_1_fu_132 |    0    |    0    |
|          | zext_ln116_2_fu_150 |    0    |    0    |
|          |  zext_ln114_fu_176  |    0    |    0    |
|   zext   | zext_ln114_1_fu_181 |    0    |    0    |
|          |  zext_ln118_fu_235  |    0    |    0    |
|          |  zext_ln116_fu_259  |    0    |    0    |
|          | zext_ln116_1_fu_264 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_1_fu_160    |    0    |    0    |
|          |     tmp_2_fu_197    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln116_fu_246  |    0    |    0    |
|          | sext_ln116_1_fu_255 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   158   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln116_2_reg_313   |    8   |
|   and_ln115_2_reg_304   |    1   |
|        i_0_reg_82       |    5   |
|        i_reg_271        |    5   |
|   icmp_ln115_1_reg_291  |    1   |
|    icmp_ln115_reg_281   |    1   |
|input_matrix_addr_reg_308|    8   |
|        j_0_reg_93       |    5   |
|        j_reg_299        |    5   |
|      shl_ln_reg_276     |    8   |
|    sub_ln116_reg_286    |    9   |
+-------------------------+--------+
|          Total          |   56   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_53 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_67 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   56   |   185  |
+-----------+--------+--------+--------+
