
Kodama_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e0c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005ecc  08005ecc  00015ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f04  08005f04  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005f04  08005f04  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f04  08005f04  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f04  08005f04  00015f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f08  08005f08  00015f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005f0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  20000010  08005f1c  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08005f1c  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d98  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002986  00000000  00000000  00033dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00036758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  000378c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000117b5  00000000  00000000  00038920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015928  00000000  00000000  0004a0d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069cf4  00000000  00000000  0005f9fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c96f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f48  00000000  00000000  000c9744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005eb4 	.word	0x08005eb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08005eb4 	.word	0x08005eb4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f001 f8d2 	bl	80015a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f81e 	bl	800043c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 fa42 	bl	8000888 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000404:	f000 fa10 	bl	8000828 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000408:	f000 f9dc 	bl	80007c4 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800040c:	f000 f882 	bl	8000514 <MX_ADC_Init>
  MX_TIM3_Init();
 8000410:	f000 f982 	bl	8000718 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000414:	f000 f940 	bl	8000698 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 8000418:	23fa      	movs	r3, #250	; 0xfa
 800041a:	009b      	lsls	r3, r3, #2
 800041c:	0018      	movs	r0, r3
 800041e:	f001 f923 	bl	8001668 <HAL_Delay>
  HAL_ADCEx_Calibration_Start(&hadc);
 8000422:	4b04      	ldr	r3, [pc, #16]	; (8000434 <main+0x40>)
 8000424:	0018      	movs	r0, r3
 8000426:	f001 ff77 	bl	8002318 <HAL_ADCEx_Calibration_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 800042a:	4b03      	ldr	r3, [pc, #12]	; (8000438 <main+0x44>)
 800042c:	0018      	movs	r0, r3
 800042e:	f004 f979 	bl	8004724 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000432:	e7fe      	b.n	8000432 <main+0x3e>
 8000434:	200001e8 	.word	0x200001e8
 8000438:	20000098 	.word	0x20000098

0800043c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800043c:	b590      	push	{r4, r7, lr}
 800043e:	b097      	sub	sp, #92	; 0x5c
 8000440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000442:	2428      	movs	r4, #40	; 0x28
 8000444:	193b      	adds	r3, r7, r4
 8000446:	0018      	movs	r0, r3
 8000448:	2330      	movs	r3, #48	; 0x30
 800044a:	001a      	movs	r2, r3
 800044c:	2100      	movs	r1, #0
 800044e:	f005 fd28 	bl	8005ea2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000452:	2318      	movs	r3, #24
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	0018      	movs	r0, r3
 8000458:	2310      	movs	r3, #16
 800045a:	001a      	movs	r2, r3
 800045c:	2100      	movs	r1, #0
 800045e:	f005 fd20 	bl	8005ea2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	0018      	movs	r0, r3
 8000466:	2314      	movs	r3, #20
 8000468:	001a      	movs	r2, r3
 800046a:	2100      	movs	r1, #0
 800046c:	f005 fd19 	bl	8005ea2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000470:	0021      	movs	r1, r4
 8000472:	187b      	adds	r3, r7, r1
 8000474:	2212      	movs	r2, #18
 8000476:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000478:	187b      	adds	r3, r7, r1
 800047a:	2201      	movs	r2, #1
 800047c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800047e:	187b      	adds	r3, r7, r1
 8000480:	2201      	movs	r2, #1
 8000482:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000484:	187b      	adds	r3, r7, r1
 8000486:	2210      	movs	r2, #16
 8000488:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2210      	movs	r2, #16
 800048e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2202      	movs	r2, #2
 8000494:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2280      	movs	r2, #128	; 0x80
 800049a:	0212      	lsls	r2, r2, #8
 800049c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	2280      	movs	r2, #128	; 0x80
 80004a2:	0352      	lsls	r2, r2, #13
 80004a4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2200      	movs	r2, #0
 80004aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	0018      	movs	r0, r3
 80004b0:	f003 fb98 	bl	8003be4 <HAL_RCC_OscConfig>
 80004b4:	1e03      	subs	r3, r0, #0
 80004b6:	d001      	beq.n	80004bc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80004b8:	f000 fd6e 	bl	8000f98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004bc:	2118      	movs	r1, #24
 80004be:	187b      	adds	r3, r7, r1
 80004c0:	2207      	movs	r2, #7
 80004c2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004c4:	187b      	adds	r3, r7, r1
 80004c6:	2202      	movs	r2, #2
 80004c8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2200      	movs	r2, #0
 80004ce:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004d0:	187b      	adds	r3, r7, r1
 80004d2:	2200      	movs	r2, #0
 80004d4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2101      	movs	r1, #1
 80004da:	0018      	movs	r0, r3
 80004dc:	f003 fea0 	bl	8004220 <HAL_RCC_ClockConfig>
 80004e0:	1e03      	subs	r3, r0, #0
 80004e2:	d001      	beq.n	80004e8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80004e4:	f000 fd58 	bl	8000f98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	2221      	movs	r2, #33	; 0x21
 80004ec:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	2200      	movs	r2, #0
 80004f2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80004f4:	1d3b      	adds	r3, r7, #4
 80004f6:	2200      	movs	r2, #0
 80004f8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fa:	1d3b      	adds	r3, r7, #4
 80004fc:	0018      	movs	r0, r3
 80004fe:	f003 ffe3 	bl	80044c8 <HAL_RCCEx_PeriphCLKConfig>
 8000502:	1e03      	subs	r3, r0, #0
 8000504:	d001      	beq.n	800050a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000506:	f000 fd47 	bl	8000f98 <Error_Handler>
  }
}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b017      	add	sp, #92	; 0x5c
 8000510:	bd90      	pop	{r4, r7, pc}
	...

08000514 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	0018      	movs	r0, r3
 800051e:	230c      	movs	r3, #12
 8000520:	001a      	movs	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f005 fcbd 	bl	8005ea2 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000528:	4b59      	ldr	r3, [pc, #356]	; (8000690 <MX_ADC_Init+0x17c>)
 800052a:	4a5a      	ldr	r2, [pc, #360]	; (8000694 <MX_ADC_Init+0x180>)
 800052c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800052e:	4b58      	ldr	r3, [pc, #352]	; (8000690 <MX_ADC_Init+0x17c>)
 8000530:	2200      	movs	r2, #0
 8000532:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000534:	4b56      	ldr	r3, [pc, #344]	; (8000690 <MX_ADC_Init+0x17c>)
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800053a:	4b55      	ldr	r3, [pc, #340]	; (8000690 <MX_ADC_Init+0x17c>)
 800053c:	2200      	movs	r2, #0
 800053e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000540:	4b53      	ldr	r3, [pc, #332]	; (8000690 <MX_ADC_Init+0x17c>)
 8000542:	2201      	movs	r2, #1
 8000544:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000546:	4b52      	ldr	r3, [pc, #328]	; (8000690 <MX_ADC_Init+0x17c>)
 8000548:	2208      	movs	r2, #8
 800054a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800054c:	4b50      	ldr	r3, [pc, #320]	; (8000690 <MX_ADC_Init+0x17c>)
 800054e:	2200      	movs	r2, #0
 8000550:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000552:	4b4f      	ldr	r3, [pc, #316]	; (8000690 <MX_ADC_Init+0x17c>)
 8000554:	2200      	movs	r2, #0
 8000556:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000558:	4b4d      	ldr	r3, [pc, #308]	; (8000690 <MX_ADC_Init+0x17c>)
 800055a:	2201      	movs	r2, #1
 800055c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800055e:	4b4c      	ldr	r3, [pc, #304]	; (8000690 <MX_ADC_Init+0x17c>)
 8000560:	2200      	movs	r2, #0
 8000562:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000564:	4b4a      	ldr	r3, [pc, #296]	; (8000690 <MX_ADC_Init+0x17c>)
 8000566:	22c2      	movs	r2, #194	; 0xc2
 8000568:	32ff      	adds	r2, #255	; 0xff
 800056a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800056c:	4b48      	ldr	r3, [pc, #288]	; (8000690 <MX_ADC_Init+0x17c>)
 800056e:	2200      	movs	r2, #0
 8000570:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000572:	4b47      	ldr	r3, [pc, #284]	; (8000690 <MX_ADC_Init+0x17c>)
 8000574:	2224      	movs	r2, #36	; 0x24
 8000576:	2100      	movs	r1, #0
 8000578:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800057a:	4b45      	ldr	r3, [pc, #276]	; (8000690 <MX_ADC_Init+0x17c>)
 800057c:	2201      	movs	r2, #1
 800057e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000580:	4b43      	ldr	r3, [pc, #268]	; (8000690 <MX_ADC_Init+0x17c>)
 8000582:	0018      	movs	r0, r3
 8000584:	f001 f894 	bl	80016b0 <HAL_ADC_Init>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800058c:	f000 fd04 	bl	8000f98 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	220a      	movs	r2, #10
 8000594:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	2280      	movs	r2, #128	; 0x80
 800059a:	0152      	lsls	r2, r2, #5
 800059c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2280      	movs	r2, #128	; 0x80
 80005a2:	0552      	lsls	r2, r2, #21
 80005a4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005a6:	1d3a      	adds	r2, r7, #4
 80005a8:	4b39      	ldr	r3, [pc, #228]	; (8000690 <MX_ADC_Init+0x17c>)
 80005aa:	0011      	movs	r1, r2
 80005ac:	0018      	movs	r0, r3
 80005ae:	f001 fc7b 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 80005b2:	1e03      	subs	r3, r0, #0
 80005b4:	d001      	beq.n	80005ba <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80005b6:	f000 fcef 	bl	8000f98 <Error_Handler>
//  {
//    Error_Handler();
//  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	220b      	movs	r2, #11
 80005be:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2280      	movs	r2, #128	; 0x80
 80005c4:	0152      	lsls	r2, r2, #5
 80005c6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2280      	movs	r2, #128	; 0x80
 80005cc:	0552      	lsls	r2, r2, #21
 80005ce:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005d0:	1d3a      	adds	r2, r7, #4
 80005d2:	4b2f      	ldr	r3, [pc, #188]	; (8000690 <MX_ADC_Init+0x17c>)
 80005d4:	0011      	movs	r1, r2
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fc66 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80005e0:	f000 fcda 	bl	8000f98 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	220c      	movs	r2, #12
 80005e8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	2280      	movs	r2, #128	; 0x80
 80005ee:	0152      	lsls	r2, r2, #5
 80005f0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	0552      	lsls	r2, r2, #21
 80005f8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005fa:	1d3a      	adds	r2, r7, #4
 80005fc:	4b24      	ldr	r3, [pc, #144]	; (8000690 <MX_ADC_Init+0x17c>)
 80005fe:	0011      	movs	r1, r2
 8000600:	0018      	movs	r0, r3
 8000602:	f001 fc51 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <MX_ADC_Init+0xfa>
  {
    Error_Handler();
 800060a:	f000 fcc5 	bl	8000f98 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC_Init 2 */

  /** Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_10;
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	220a      	movs	r2, #10
 8000612:	601a      	str	r2, [r3, #0]
    sConfig.Rank = 1;
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2201      	movs	r2, #1
 8000618:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2280      	movs	r2, #128	; 0x80
 800061e:	0552      	lsls	r2, r2, #21
 8000620:	609a      	str	r2, [r3, #8]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000622:	1d3a      	adds	r2, r7, #4
 8000624:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <MX_ADC_Init+0x17c>)
 8000626:	0011      	movs	r1, r2
 8000628:	0018      	movs	r0, r3
 800062a:	f001 fc3d 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 800062e:	1e03      	subs	r3, r0, #0
 8000630:	d001      	beq.n	8000636 <MX_ADC_Init+0x122>
    {
      Error_Handler();
 8000632:	f000 fcb1 	bl	8000f98 <Error_Handler>
  //  {
  //    Error_Handler();
  //  }
    /** Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_11;
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	220b      	movs	r2, #11
 800063a:	601a      	str	r2, [r3, #0]
    sConfig.Rank = 2;
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2202      	movs	r2, #2
 8000640:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	2280      	movs	r2, #128	; 0x80
 8000646:	0552      	lsls	r2, r2, #21
 8000648:	609a      	str	r2, [r3, #8]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800064a:	1d3a      	adds	r2, r7, #4
 800064c:	4b10      	ldr	r3, [pc, #64]	; (8000690 <MX_ADC_Init+0x17c>)
 800064e:	0011      	movs	r1, r2
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fc29 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_ADC_Init+0x14a>
    {
      Error_Handler();
 800065a:	f000 fc9d 	bl	8000f98 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_12;
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	220c      	movs	r2, #12
 8000662:	601a      	str	r2, [r3, #0]
    sConfig.Rank = 3;
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2203      	movs	r2, #3
 8000668:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2280      	movs	r2, #128	; 0x80
 800066e:	0552      	lsls	r2, r2, #21
 8000670:	609a      	str	r2, [r3, #8]
    if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000672:	1d3a      	adds	r2, r7, #4
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <MX_ADC_Init+0x17c>)
 8000676:	0011      	movs	r1, r2
 8000678:	0018      	movs	r0, r3
 800067a:	f001 fc15 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <MX_ADC_Init+0x172>
    {
      Error_Handler();
 8000682:	f000 fc89 	bl	8000f98 <Error_Handler>
//      Error_Handler();
//    }

  /* USER CODE END ADC_Init 2 */

}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b004      	add	sp, #16
 800068c:	bd80      	pop	{r7, pc}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	200001e8 	.word	0x200001e8
 8000694:	40012400 	.word	0x40012400

08000698 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800069c:	4b1b      	ldr	r3, [pc, #108]	; (800070c <MX_I2C1_Init+0x74>)
 800069e:	4a1c      	ldr	r2, [pc, #112]	; (8000710 <MX_I2C1_Init+0x78>)
 80006a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80006a2:	4b1a      	ldr	r3, [pc, #104]	; (800070c <MX_I2C1_Init+0x74>)
 80006a4:	4a1b      	ldr	r2, [pc, #108]	; (8000714 <MX_I2C1_Init+0x7c>)
 80006a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006a8:	4b18      	ldr	r3, [pc, #96]	; (800070c <MX_I2C1_Init+0x74>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006ae:	4b17      	ldr	r3, [pc, #92]	; (800070c <MX_I2C1_Init+0x74>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b4:	4b15      	ldr	r3, [pc, #84]	; (800070c <MX_I2C1_Init+0x74>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006ba:	4b14      	ldr	r3, [pc, #80]	; (800070c <MX_I2C1_Init+0x74>)
 80006bc:	2200      	movs	r2, #0
 80006be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_I2C1_Init+0x74>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_I2C1_Init+0x74>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_I2C1_Init+0x74>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 fb57 	bl	8002d88 <HAL_I2C_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006de:	f000 fc5b 	bl	8000f98 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006e2:	4b0a      	ldr	r3, [pc, #40]	; (800070c <MX_I2C1_Init+0x74>)
 80006e4:	2100      	movs	r1, #0
 80006e6:	0018      	movs	r0, r3
 80006e8:	f003 f9e4 	bl	8003ab4 <HAL_I2CEx_ConfigAnalogFilter>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006f0:	f000 fc52 	bl	8000f98 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006f4:	4b05      	ldr	r3, [pc, #20]	; (800070c <MX_I2C1_Init+0x74>)
 80006f6:	2100      	movs	r1, #0
 80006f8:	0018      	movs	r0, r3
 80006fa:	f003 fa27 	bl	8003b4c <HAL_I2CEx_ConfigDigitalFilter>
 80006fe:	1e03      	subs	r3, r0, #0
 8000700:	d001      	beq.n	8000706 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000702:	f000 fc49 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	2000004c 	.word	0x2000004c
 8000710:	40005400 	.word	0x40005400
 8000714:	0000020b 	.word	0x0000020b

08000718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b086      	sub	sp, #24
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800071e:	2308      	movs	r3, #8
 8000720:	18fb      	adds	r3, r7, r3
 8000722:	0018      	movs	r0, r3
 8000724:	2310      	movs	r3, #16
 8000726:	001a      	movs	r2, r3
 8000728:	2100      	movs	r1, #0
 800072a:	f005 fbba 	bl	8005ea2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800072e:	003b      	movs	r3, r7
 8000730:	0018      	movs	r0, r3
 8000732:	2308      	movs	r3, #8
 8000734:	001a      	movs	r2, r3
 8000736:	2100      	movs	r1, #0
 8000738:	f005 fbb3 	bl	8005ea2 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800073c:	4b1e      	ldr	r3, [pc, #120]	; (80007b8 <MX_TIM3_Init+0xa0>)
 800073e:	4a1f      	ldr	r2, [pc, #124]	; (80007bc <MX_TIM3_Init+0xa4>)
 8000740:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 74;
 8000742:	4b1d      	ldr	r3, [pc, #116]	; (80007b8 <MX_TIM3_Init+0xa0>)
 8000744:	224a      	movs	r2, #74	; 0x4a
 8000746:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000748:	4b1b      	ldr	r3, [pc, #108]	; (80007b8 <MX_TIM3_Init+0xa0>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63999;
 800074e:	4b1a      	ldr	r3, [pc, #104]	; (80007b8 <MX_TIM3_Init+0xa0>)
 8000750:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <MX_TIM3_Init+0xa8>)
 8000752:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <MX_TIM3_Init+0xa0>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <MX_TIM3_Init+0xa0>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000760:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <MX_TIM3_Init+0xa0>)
 8000762:	0018      	movs	r0, r3
 8000764:	f003 ff8e 	bl	8004684 <HAL_TIM_Base_Init>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800076c:	f000 fc14 	bl	8000f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000770:	2108      	movs	r1, #8
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2280      	movs	r2, #128	; 0x80
 8000776:	0152      	lsls	r2, r2, #5
 8000778:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800077a:	187a      	adds	r2, r7, r1
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_TIM3_Init+0xa0>)
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f004 f95f 	bl	8004a44 <HAL_TIM_ConfigClockSource>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d001      	beq.n	800078e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800078a:	f000 fc05 	bl	8000f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078e:	003b      	movs	r3, r7
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000794:	003b      	movs	r3, r7
 8000796:	2200      	movs	r2, #0
 8000798:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800079a:	003a      	movs	r2, r7
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_TIM3_Init+0xa0>)
 800079e:	0011      	movs	r1, r2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f004 fb53 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 80007a6:	1e03      	subs	r3, r0, #0
 80007a8:	d001      	beq.n	80007ae <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80007aa:	f000 fbf5 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	46bd      	mov	sp, r7
 80007b2:	b006      	add	sp, #24
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	20000098 	.word	0x20000098
 80007bc:	40000400 	.word	0x40000400
 80007c0:	0000f9ff 	.word	0x0000f9ff

080007c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007ca:	4a15      	ldr	r2, [pc, #84]	; (8000820 <MX_USART1_UART_Init+0x5c>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 80007ce:	4b13      	ldr	r3, [pc, #76]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007d0:	4a14      	ldr	r2, [pc, #80]	; (8000824 <MX_USART1_UART_Init+0x60>)
 80007d2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007da:	4b10      	ldr	r3, [pc, #64]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007dc:	2200      	movs	r2, #0
 80007de:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007e0:	4b0e      	ldr	r3, [pc, #56]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007e6:	4b0d      	ldr	r3, [pc, #52]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007e8:	220c      	movs	r2, #12
 80007ea:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ec:	4b0b      	ldr	r3, [pc, #44]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f2:	4b0a      	ldr	r3, [pc, #40]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <MX_USART1_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <MX_USART1_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <MX_USART1_UART_Init+0x58>)
 8000806:	0018      	movs	r0, r3
 8000808:	f004 fb88 	bl	8004f1c <HAL_UART_Init>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d001      	beq.n	8000814 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8000810:	f000 fbc2 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	200000e0 	.word	0x200000e0
 8000820:	40013800 	.word	0x40013800
 8000824:	00007a12 	.word	0x00007a12

08000828 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800082c:	4b14      	ldr	r3, [pc, #80]	; (8000880 <MX_USART2_UART_Init+0x58>)
 800082e:	4a15      	ldr	r2, [pc, #84]	; (8000884 <MX_USART2_UART_Init+0x5c>)
 8000830:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000834:	2296      	movs	r2, #150	; 0x96
 8000836:	0192      	lsls	r2, r2, #6
 8000838:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <MX_USART2_UART_Init+0x58>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <MX_USART2_UART_Init+0x58>)
 800084e:	2208      	movs	r2, #8
 8000850:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <MX_USART2_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <MX_USART2_UART_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800086a:	4b05      	ldr	r3, [pc, #20]	; (8000880 <MX_USART2_UART_Init+0x58>)
 800086c:	0018      	movs	r0, r3
 800086e:	f004 fb55 	bl	8004f1c <HAL_UART_Init>
 8000872:	1e03      	subs	r3, r0, #0
 8000874:	d001      	beq.n	800087a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000876:	f000 fb8f 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	20000164 	.word	0x20000164
 8000884:	40004400 	.word	0x40004400

08000888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b08b      	sub	sp, #44	; 0x2c
 800088c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088e:	2414      	movs	r4, #20
 8000890:	193b      	adds	r3, r7, r4
 8000892:	0018      	movs	r0, r3
 8000894:	2314      	movs	r3, #20
 8000896:	001a      	movs	r2, r3
 8000898:	2100      	movs	r1, #0
 800089a:	f005 fb02 	bl	8005ea2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	4b5f      	ldr	r3, [pc, #380]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008a0:	695a      	ldr	r2, [r3, #20]
 80008a2:	4b5e      	ldr	r3, [pc, #376]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0309      	lsls	r1, r1, #12
 80008a8:	430a      	orrs	r2, r1
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b5b      	ldr	r3, [pc, #364]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008ae:	695a      	ldr	r2, [r3, #20]
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	031b      	lsls	r3, r3, #12
 80008b4:	4013      	ands	r3, r2
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ba:	4b58      	ldr	r3, [pc, #352]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008bc:	695a      	ldr	r2, [r3, #20]
 80008be:	4b57      	ldr	r3, [pc, #348]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008c0:	2180      	movs	r1, #128	; 0x80
 80008c2:	03c9      	lsls	r1, r1, #15
 80008c4:	430a      	orrs	r2, r1
 80008c6:	615a      	str	r2, [r3, #20]
 80008c8:	4b54      	ldr	r3, [pc, #336]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008ca:	695a      	ldr	r2, [r3, #20]
 80008cc:	2380      	movs	r3, #128	; 0x80
 80008ce:	03db      	lsls	r3, r3, #15
 80008d0:	4013      	ands	r3, r2
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	4b51      	ldr	r3, [pc, #324]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008d8:	695a      	ldr	r2, [r3, #20]
 80008da:	4b50      	ldr	r3, [pc, #320]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008dc:	2180      	movs	r1, #128	; 0x80
 80008de:	0289      	lsls	r1, r1, #10
 80008e0:	430a      	orrs	r2, r1
 80008e2:	615a      	str	r2, [r3, #20]
 80008e4:	4b4d      	ldr	r3, [pc, #308]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008e6:	695a      	ldr	r2, [r3, #20]
 80008e8:	2380      	movs	r3, #128	; 0x80
 80008ea:	029b      	lsls	r3, r3, #10
 80008ec:	4013      	ands	r3, r2
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	4b4a      	ldr	r3, [pc, #296]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008f4:	695a      	ldr	r2, [r3, #20]
 80008f6:	4b49      	ldr	r3, [pc, #292]	; (8000a1c <MX_GPIO_Init+0x194>)
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	02c9      	lsls	r1, r1, #11
 80008fc:	430a      	orrs	r2, r1
 80008fe:	615a      	str	r2, [r3, #20]
 8000900:	4b46      	ldr	r3, [pc, #280]	; (8000a1c <MX_GPIO_Init+0x194>)
 8000902:	695a      	ldr	r2, [r3, #20]
 8000904:	2380      	movs	r3, #128	; 0x80
 8000906:	02db      	lsls	r3, r3, #11
 8000908:	4013      	ands	r3, r2
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800090e:	2390      	movs	r3, #144	; 0x90
 8000910:	05db      	lsls	r3, r3, #23
 8000912:	2200      	movs	r2, #0
 8000914:	2120      	movs	r1, #32
 8000916:	0018      	movs	r0, r3
 8000918:	f002 f9fd 	bl	8002d16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800091c:	193b      	adds	r3, r7, r4
 800091e:	2280      	movs	r2, #128	; 0x80
 8000920:	0192      	lsls	r2, r2, #6
 8000922:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000924:	193b      	adds	r3, r7, r4
 8000926:	2288      	movs	r2, #136	; 0x88
 8000928:	0352      	lsls	r2, r2, #13
 800092a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000932:	193b      	adds	r3, r7, r4
 8000934:	4a3a      	ldr	r2, [pc, #232]	; (8000a20 <MX_GPIO_Init+0x198>)
 8000936:	0019      	movs	r1, r3
 8000938:	0010      	movs	r0, r2
 800093a:	f002 f85f 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DownPad2_Pin UpPad1_Pin DownPad1_Pin Piezo1_Pin */
  GPIO_InitStruct.Pin = DownPad2_Pin|UpPad1_Pin|DownPad1_Pin|Piezo1_Pin;
 800093e:	193b      	adds	r3, r7, r4
 8000940:	22e1      	movs	r2, #225	; 0xe1
 8000942:	0052      	lsls	r2, r2, #1
 8000944:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	22c4      	movs	r2, #196	; 0xc4
 800094a:	0392      	lsls	r2, r2, #14
 800094c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000954:	193a      	adds	r2, r7, r4
 8000956:	2390      	movs	r3, #144	; 0x90
 8000958:	05db      	lsls	r3, r3, #23
 800095a:	0011      	movs	r1, r2
 800095c:	0018      	movs	r0, r3
 800095e:	f002 f84d 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000962:	193b      	adds	r3, r7, r4
 8000964:	2220      	movs	r2, #32
 8000966:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2201      	movs	r2, #1
 800096c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800097a:	193a      	adds	r2, r7, r4
 800097c:	2390      	movs	r3, #144	; 0x90
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	0011      	movs	r1, r2
 8000982:	0018      	movs	r0, r3
 8000984:	f002 f83a 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pins : UpPad2_Pin Photo_resistor4B10_Pin Piezo3_Pin DownPad4_Pin */
  GPIO_InitStruct.Pin = UpPad2_Pin|Photo_resistor4B10_Pin|Piezo3_Pin|DownPad4_Pin;
 8000988:	0021      	movs	r1, r4
 800098a:	187b      	adds	r3, r7, r1
 800098c:	4a25      	ldr	r2, [pc, #148]	; (8000a24 <MX_GPIO_Init+0x19c>)
 800098e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000990:	187b      	adds	r3, r7, r1
 8000992:	22c4      	movs	r2, #196	; 0xc4
 8000994:	0392      	lsls	r2, r2, #14
 8000996:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099e:	000c      	movs	r4, r1
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	4a21      	ldr	r2, [pc, #132]	; (8000a28 <MX_GPIO_Init+0x1a0>)
 80009a4:	0019      	movs	r1, r3
 80009a6:	0010      	movs	r0, r2
 80009a8:	f002 f828 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Piezo2_Pin */
  GPIO_InitStruct.Pin = Piezo2_Pin;
 80009ac:	0021      	movs	r1, r4
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2280      	movs	r2, #128	; 0x80
 80009b2:	0092      	lsls	r2, r2, #2
 80009b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	22c4      	movs	r2, #196	; 0xc4
 80009ba:	0392      	lsls	r2, r2, #14
 80009bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Piezo2_GPIO_Port, &GPIO_InitStruct);
 80009c4:	000c      	movs	r4, r1
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	4a15      	ldr	r2, [pc, #84]	; (8000a20 <MX_GPIO_Init+0x198>)
 80009ca:	0019      	movs	r1, r3
 80009cc:	0010      	movs	r0, r2
 80009ce:	f002 f815 	bl	80029fc <HAL_GPIO_Init>

  /*Configure GPIO pin : UpPad4_Pin */
  GPIO_InitStruct.Pin = UpPad4_Pin;
 80009d2:	0021      	movs	r1, r4
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2220      	movs	r2, #32
 80009d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2288      	movs	r2, #136	; 0x88
 80009de:	0352      	lsls	r2, r2, #13
 80009e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(UpPad4_GPIO_Port, &GPIO_InitStruct);
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	4a0f      	ldr	r2, [pc, #60]	; (8000a28 <MX_GPIO_Init+0x1a0>)
 80009ec:	0019      	movs	r1, r3
 80009ee:	0010      	movs	r0, r2
 80009f0:	f002 f804 	bl	80029fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	2005      	movs	r0, #5
 80009fa:	f001 fde1 	bl	80025c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80009fe:	2005      	movs	r0, #5
 8000a00:	f001 fdf3 	bl	80025ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2101      	movs	r1, #1
 8000a08:	2007      	movs	r0, #7
 8000a0a:	f001 fdd9 	bl	80025c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a0e:	2007      	movs	r0, #7
 8000a10:	f001 fdeb 	bl	80025ea <HAL_NVIC_EnableIRQ>

}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b00b      	add	sp, #44	; 0x2c
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	48000800 	.word	0x48000800
 8000a24:	00008409 	.word	0x00008409
 8000a28:	48000400 	.word	0x48000400

08000a2c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a2c:	b5b0      	push	{r4, r5, r7, lr}
 8000a2e:	b0a2      	sub	sp, #136	; 0x88
 8000a30:	af20      	add	r7, sp, #128	; 0x80
 8000a32:	0002      	movs	r2, r0
 8000a34:	1dbb      	adds	r3, r7, #6
 8000a36:	801a      	strh	r2, [r3, #0]
	switch (GPIO_Pin) {
 8000a38:	1dbb      	adds	r3, r7, #6
 8000a3a:	881b      	ldrh	r3, [r3, #0]
 8000a3c:	2b80      	cmp	r3, #128	; 0x80
 8000a3e:	d048      	beq.n	8000ad2 <HAL_GPIO_EXTI_Callback+0xa6>
 8000a40:	dd00      	ble.n	8000a44 <HAL_GPIO_EXTI_Callback+0x18>
 8000a42:	e0c0      	b.n	8000bc6 <HAL_GPIO_EXTI_Callback+0x19a>
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d100      	bne.n	8000a4a <HAL_GPIO_EXTI_Callback+0x1e>
 8000a48:	e082      	b.n	8000b50 <HAL_GPIO_EXTI_Callback+0x124>
 8000a4a:	2b40      	cmp	r3, #64	; 0x40
 8000a4c:	d000      	beq.n	8000a50 <HAL_GPIO_EXTI_Callback+0x24>
 8000a4e:	e0ba      	b.n	8000bc6 <HAL_GPIO_EXTI_Callback+0x19a>

		case UpPad1_Pin:
			if (HAL_GPIO_ReadPin(UpPad1_GPIO_Port, UpPad1_Pin)== GPIO_PIN_SET && UpPad1_state != true){
 8000a50:	2390      	movs	r3, #144	; 0x90
 8000a52:	05db      	lsls	r3, r3, #23
 8000a54:	2140      	movs	r1, #64	; 0x40
 8000a56:	0018      	movs	r0, r3
 8000a58:	f002 f940 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000a5c:	0003      	movs	r3, r0
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d125      	bne.n	8000aae <HAL_GPIO_EXTI_Callback+0x82>
 8000a62:	4b5e      	ldr	r3, [pc, #376]	; (8000bdc <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2201      	movs	r2, #1
 8000a68:	4053      	eors	r3, r2
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d01e      	beq.n	8000aae <HAL_GPIO_EXTI_Callback+0x82>
				if (CC1Value<126){
 8000a70:	4b5b      	ldr	r3, [pc, #364]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b7d      	cmp	r3, #125	; 0x7d
 8000a76:	d805      	bhi.n	8000a84 <HAL_GPIO_EXTI_Callback+0x58>
					CC1Value ++;
 8000a78:	4b59      	ldr	r3, [pc, #356]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	4b57      	ldr	r3, [pc, #348]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a82:	701a      	strb	r2, [r3, #0]
				}
				srv_midi_internal_controlChange(4, CC1Value, huart1);
 8000a84:	4b56      	ldr	r3, [pc, #344]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000a86:	781d      	ldrb	r5, [r3, #0]
 8000a88:	4c56      	ldr	r4, [pc, #344]	; (8000be4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8000a8a:	466b      	mov	r3, sp
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	0023      	movs	r3, r4
 8000a90:	3308      	adds	r3, #8
 8000a92:	227c      	movs	r2, #124	; 0x7c
 8000a94:	0019      	movs	r1, r3
 8000a96:	f005 f9fb 	bl	8005e90 <memcpy>
 8000a9a:	6822      	ldr	r2, [r4, #0]
 8000a9c:	6863      	ldr	r3, [r4, #4]
 8000a9e:	0029      	movs	r1, r5
 8000aa0:	2004      	movs	r0, #4
 8000aa2:	f000 fac9 	bl	8001038 <srv_midi_internal_controlChange>
				UpPad1_state = true;
 8000aa6:	4b4d      	ldr	r3, [pc, #308]	; (8000bdc <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
				}
			else if (HAL_GPIO_ReadPin(UpPad1_GPIO_Port, UpPad1_Pin)== GPIO_PIN_RESET && UpPad1_state != false) {
				UpPad1_state = false;
			}
			break;
 8000aac:	e08d      	b.n	8000bca <HAL_GPIO_EXTI_Callback+0x19e>
			else if (HAL_GPIO_ReadPin(UpPad1_GPIO_Port, UpPad1_Pin)== GPIO_PIN_RESET && UpPad1_state != false) {
 8000aae:	2390      	movs	r3, #144	; 0x90
 8000ab0:	05db      	lsls	r3, r3, #23
 8000ab2:	2140      	movs	r1, #64	; 0x40
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f002 f911 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000aba:	1e03      	subs	r3, r0, #0
 8000abc:	d000      	beq.n	8000ac0 <HAL_GPIO_EXTI_Callback+0x94>
 8000abe:	e084      	b.n	8000bca <HAL_GPIO_EXTI_Callback+0x19e>
 8000ac0:	4b46      	ldr	r3, [pc, #280]	; (8000bdc <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d100      	bne.n	8000aca <HAL_GPIO_EXTI_Callback+0x9e>
 8000ac8:	e07f      	b.n	8000bca <HAL_GPIO_EXTI_Callback+0x19e>
				UpPad1_state = false;
 8000aca:	4b44      	ldr	r3, [pc, #272]	; (8000bdc <HAL_GPIO_EXTI_Callback+0x1b0>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
			break;
 8000ad0:	e07b      	b.n	8000bca <HAL_GPIO_EXTI_Callback+0x19e>
//										srv_midi_internal_sendNote(VideoSelector, 3, 0, huart1);
//									}
//									break;

		case DownPad1_Pin:
			if (HAL_GPIO_ReadPin(DownPad1_GPIO_Port, DownPad1_Pin)== GPIO_PIN_SET && DownPad1_state != true){
 8000ad2:	2390      	movs	r3, #144	; 0x90
 8000ad4:	05db      	lsls	r3, r3, #23
 8000ad6:	2180      	movs	r1, #128	; 0x80
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f002 f8ff 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000ade:	0003      	movs	r3, r0
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d125      	bne.n	8000b30 <HAL_GPIO_EXTI_Callback+0x104>
 8000ae4:	4b40      	ldr	r3, [pc, #256]	; (8000be8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2201      	movs	r2, #1
 8000aea:	4053      	eors	r3, r2
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d01e      	beq.n	8000b30 <HAL_GPIO_EXTI_Callback+0x104>
				if (CC1Value>0){
 8000af2:	4b3b      	ldr	r3, [pc, #236]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d005      	beq.n	8000b06 <HAL_GPIO_EXTI_Callback+0xda>
					CC1Value --;
 8000afa:	4b39      	ldr	r3, [pc, #228]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	3b01      	subs	r3, #1
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	4b37      	ldr	r3, [pc, #220]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000b04:	701a      	strb	r2, [r3, #0]
				}
				srv_midi_internal_controlChange(4, CC1Value, huart1);
 8000b06:	4b36      	ldr	r3, [pc, #216]	; (8000be0 <HAL_GPIO_EXTI_Callback+0x1b4>)
 8000b08:	781d      	ldrb	r5, [r3, #0]
 8000b0a:	4c36      	ldr	r4, [pc, #216]	; (8000be4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8000b0c:	466b      	mov	r3, sp
 8000b0e:	0018      	movs	r0, r3
 8000b10:	0023      	movs	r3, r4
 8000b12:	3308      	adds	r3, #8
 8000b14:	227c      	movs	r2, #124	; 0x7c
 8000b16:	0019      	movs	r1, r3
 8000b18:	f005 f9ba 	bl	8005e90 <memcpy>
 8000b1c:	6822      	ldr	r2, [r4, #0]
 8000b1e:	6863      	ldr	r3, [r4, #4]
 8000b20:	0029      	movs	r1, r5
 8000b22:	2004      	movs	r0, #4
 8000b24:	f000 fa88 	bl	8001038 <srv_midi_internal_controlChange>
				DownPad1_state = true;
 8000b28:	4b2f      	ldr	r3, [pc, #188]	; (8000be8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
				}
			else if (HAL_GPIO_ReadPin(DownPad1_GPIO_Port, DownPad1_Pin)== GPIO_PIN_RESET && DownPad1_state != false) {
				DownPad1_state = false;
			}
			break;
 8000b2e:	e04e      	b.n	8000bce <HAL_GPIO_EXTI_Callback+0x1a2>
			else if (HAL_GPIO_ReadPin(DownPad1_GPIO_Port, DownPad1_Pin)== GPIO_PIN_RESET && DownPad1_state != false) {
 8000b30:	2390      	movs	r3, #144	; 0x90
 8000b32:	05db      	lsls	r3, r3, #23
 8000b34:	2180      	movs	r1, #128	; 0x80
 8000b36:	0018      	movs	r0, r3
 8000b38:	f002 f8d0 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d146      	bne.n	8000bce <HAL_GPIO_EXTI_Callback+0x1a2>
 8000b40:	4b29      	ldr	r3, [pc, #164]	; (8000be8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d042      	beq.n	8000bce <HAL_GPIO_EXTI_Callback+0x1a2>
				DownPad1_state = false;
 8000b48:	4b27      	ldr	r3, [pc, #156]	; (8000be8 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
			break;
 8000b4e:	e03e      	b.n	8000bce <HAL_GPIO_EXTI_Callback+0x1a2>

		case DownPad2_Pin:
					if (HAL_GPIO_ReadPin(DownPad2_GPIO_Port, DownPad2_Pin)== GPIO_PIN_SET && DownPad2_state != true){
 8000b50:	2390      	movs	r3, #144	; 0x90
 8000b52:	05db      	lsls	r3, r3, #23
 8000b54:	2102      	movs	r1, #2
 8000b56:	0018      	movs	r0, r3
 8000b58:	f002 f8c0 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000b5c:	0003      	movs	r3, r0
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d121      	bne.n	8000ba6 <HAL_GPIO_EXTI_Callback+0x17a>
 8000b62:	4b22      	ldr	r3, [pc, #136]	; (8000bec <HAL_GPIO_EXTI_Callback+0x1c0>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2201      	movs	r2, #1
 8000b68:	4053      	eors	r3, r2
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d01a      	beq.n	8000ba6 <HAL_GPIO_EXTI_Callback+0x17a>
						CC2Value --;
 8000b70:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8000b7a:	701a      	strb	r2, [r3, #0]
						srv_midi_internal_controlChange(5, CC2Value, huart1);
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8000b7e:	781d      	ldrb	r5, [r3, #0]
 8000b80:	4c18      	ldr	r4, [pc, #96]	; (8000be4 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8000b82:	466b      	mov	r3, sp
 8000b84:	0018      	movs	r0, r3
 8000b86:	0023      	movs	r3, r4
 8000b88:	3308      	adds	r3, #8
 8000b8a:	227c      	movs	r2, #124	; 0x7c
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	f005 f97f 	bl	8005e90 <memcpy>
 8000b92:	6822      	ldr	r2, [r4, #0]
 8000b94:	6863      	ldr	r3, [r4, #4]
 8000b96:	0029      	movs	r1, r5
 8000b98:	2005      	movs	r0, #5
 8000b9a:	f000 fa4d 	bl	8001038 <srv_midi_internal_controlChange>
						DownPad2_state = true;
 8000b9e:	4b13      	ldr	r3, [pc, #76]	; (8000bec <HAL_GPIO_EXTI_Callback+0x1c0>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
						}
					else if (HAL_GPIO_ReadPin(DownPad2_GPIO_Port, DownPad2_Pin)== GPIO_PIN_RESET && DownPad2_state != false) {
						DownPad2_state = false;
					}
					break;
 8000ba4:	e015      	b.n	8000bd2 <HAL_GPIO_EXTI_Callback+0x1a6>
					else if (HAL_GPIO_ReadPin(DownPad2_GPIO_Port, DownPad2_Pin)== GPIO_PIN_RESET && DownPad2_state != false) {
 8000ba6:	2390      	movs	r3, #144	; 0x90
 8000ba8:	05db      	lsls	r3, r3, #23
 8000baa:	2102      	movs	r1, #2
 8000bac:	0018      	movs	r0, r3
 8000bae:	f002 f895 	bl	8002cdc <HAL_GPIO_ReadPin>
 8000bb2:	1e03      	subs	r3, r0, #0
 8000bb4:	d10d      	bne.n	8000bd2 <HAL_GPIO_EXTI_Callback+0x1a6>
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <HAL_GPIO_EXTI_Callback+0x1c0>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d009      	beq.n	8000bd2 <HAL_GPIO_EXTI_Callback+0x1a6>
						DownPad2_state = false;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <HAL_GPIO_EXTI_Callback+0x1c0>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
					break;
 8000bc4:	e005      	b.n	8000bd2 <HAL_GPIO_EXTI_Callback+0x1a6>

//		case RDY_PIN_Pin: if (HAL_GPIO_ReadPin(RDY_PIN_GPIO_Port, RDY_PIN_Pin)== GPIO_PIN_RESET){
//			srv_iqs5xx_callback();
//		}
		default:
			break;
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	e004      	b.n	8000bd4 <HAL_GPIO_EXTI_Callback+0x1a8>
			break;
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	e002      	b.n	8000bd4 <HAL_GPIO_EXTI_Callback+0x1a8>
			break;
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	e000      	b.n	8000bd4 <HAL_GPIO_EXTI_Callback+0x1a8>
					break;
 8000bd2:	46c0      	nop			; (mov r8, r8)
	}
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b002      	add	sp, #8
 8000bda:	bdb0      	pop	{r4, r5, r7, pc}
 8000bdc:	2000002d 	.word	0x2000002d
 8000be0:	20000000 	.word	0x20000000
 8000be4:	200000e0 	.word	0x200000e0
 8000be8:	2000002e 	.word	0x2000002e
 8000bec:	2000002f 	.word	0x2000002f
 8000bf0:	20000001 	.word	0x20000001

08000bf4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
 //Non blocking delay for getting ADC value every x ms
  ADC_Select_CH10();
 8000bfc:	f000 f9a2 	bl	8000f44 <ADC_Select_CH10>
  GET_ADC_Value();
 8000c00:	f000 f9be 	bl	8000f80 <GET_ADC_Value>
  HAL_TIM_Base_Stop_IT(&htim3);
 8000c04:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f003 fdd8 	bl	80047bc <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000c0c:	4b03      	ldr	r3, [pc, #12]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c0e:	0018      	movs	r0, r3
 8000c10:	f003 fd88 	bl	8004724 <HAL_TIM_Base_Start_IT>


}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b002      	add	sp, #8
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000098 	.word	0x20000098

08000c20 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) //Callback when ADC got a value
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b0a7      	sub	sp, #156	; 0x9c
 8000c24:	af20      	add	r7, sp, #128	; 0x80
 8000c26:	6078      	str	r0, [r7, #4]
    // Read & Update The ADC Result
	//HAL_Delay(1000);
		if (initPassed == false){
 8000c28:	4bba      	ldr	r3, [pc, #744]	; (8000f14 <HAL_ADC_ConvCpltCallback+0x2f4>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4053      	eors	r3, r2
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d100      	bne.n	8000c38 <HAL_ADC_ConvCpltCallback+0x18>
 8000c36:	e081      	b.n	8000d3c <HAL_ADC_ConvCpltCallback+0x11c>
			if(nbTest<11){
 8000c38:	4bb7      	ldr	r3, [pc, #732]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b0a      	cmp	r3, #10
 8000c3e:	d859      	bhi.n	8000cf4 <HAL_ADC_ConvCpltCallback+0xd4>
				//HAL_Delay(DELAYUPDATEPHOTO);
				uint16_t LumValue_1 = HAL_ADC_GetValue(hadc);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	0018      	movs	r0, r3
 8000c44:	f001 f85c 	bl	8001d00 <HAL_ADC_GetValue>
 8000c48:	0002      	movs	r2, r0
 8000c4a:	2116      	movs	r1, #22
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	801a      	strh	r2, [r3, #0]
				if (nbTest !=0){lum1average = LumValue_1 + lum1average;}
 8000c50:	4bb1      	ldr	r3, [pc, #708]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d006      	beq.n	8000c66 <HAL_ADC_ConvCpltCallback+0x46>
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	881a      	ldrh	r2, [r3, #0]
 8000c5c:	4baf      	ldr	r3, [pc, #700]	; (8000f1c <HAL_ADC_ConvCpltCallback+0x2fc>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	18d2      	adds	r2, r2, r3
 8000c62:	4bae      	ldr	r3, [pc, #696]	; (8000f1c <HAL_ADC_ConvCpltCallback+0x2fc>)
 8000c64:	601a      	str	r2, [r3, #0]
				HAL_ADC_Stop_IT(hadc);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f000 ffff 	bl	8001c6c <HAL_ADC_Stop_IT>
				//ADC_Select_CH11();
				//HAL_Delay(DELAYUPDATEPHOTO);
				HAL_ADC_Start(hadc);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	0018      	movs	r0, r3
 8000c72:	f000 fe5d 	bl	8001930 <HAL_ADC_Start>
				HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000c76:	2301      	movs	r3, #1
 8000c78:	425a      	negs	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	0011      	movs	r1, r2
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f000 feea 	bl	8001a58 <HAL_ADC_PollForConversion>
				uint16_t LumValue_2 = HAL_ADC_GetValue(hadc);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	0018      	movs	r0, r3
 8000c88:	f001 f83a 	bl	8001d00 <HAL_ADC_GetValue>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	2114      	movs	r1, #20
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	801a      	strh	r2, [r3, #0]
				if (nbTest != 0){lum2average = LumValue_2 + lum2average;}
 8000c94:	4ba0      	ldr	r3, [pc, #640]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d006      	beq.n	8000caa <HAL_ADC_ConvCpltCallback+0x8a>
 8000c9c:	187b      	adds	r3, r7, r1
 8000c9e:	881a      	ldrh	r2, [r3, #0]
 8000ca0:	4b9f      	ldr	r3, [pc, #636]	; (8000f20 <HAL_ADC_ConvCpltCallback+0x300>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	18d2      	adds	r2, r2, r3
 8000ca6:	4b9e      	ldr	r3, [pc, #632]	; (8000f20 <HAL_ADC_ConvCpltCallback+0x300>)
 8000ca8:	601a      	str	r2, [r3, #0]
				//HAL_ADC_Stop(hadc);

				//ADC_Select_CH12();
				//HAL_Delay(DELAYUPDATEPHOTO);
				//HAL_ADC_Start(hadc);
				HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000caa:	2301      	movs	r3, #1
 8000cac:	425a      	negs	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	0011      	movs	r1, r2
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 fed0 	bl	8001a58 <HAL_ADC_PollForConversion>
				uint16_t LumValue_3 = HAL_ADC_GetValue(hadc);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f001 f820 	bl	8001d00 <HAL_ADC_GetValue>
 8000cc0:	0002      	movs	r2, r0
 8000cc2:	2112      	movs	r1, #18
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	801a      	strh	r2, [r3, #0]
				if (nbTest != 0){lum3average = LumValue_3 + lum3average;}
 8000cc8:	4b93      	ldr	r3, [pc, #588]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d006      	beq.n	8000cde <HAL_ADC_ConvCpltCallback+0xbe>
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	881a      	ldrh	r2, [r3, #0]
 8000cd4:	4b93      	ldr	r3, [pc, #588]	; (8000f24 <HAL_ADC_ConvCpltCallback+0x304>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	18d2      	adds	r2, r2, r3
 8000cda:	4b92      	ldr	r3, [pc, #584]	; (8000f24 <HAL_ADC_ConvCpltCallback+0x304>)
 8000cdc:	601a      	str	r2, [r3, #0]
				HAL_ADC_Stop(hadc);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fe79 	bl	80019d8 <HAL_ADC_Stop>

				nbTest++;
 8000ce6:	4b8c      	ldr	r3, [pc, #560]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4b8a      	ldr	r3, [pc, #552]	; (8000f18 <HAL_ADC_ConvCpltCallback+0x2f8>)
 8000cf0:	701a      	strb	r2, [r3, #0]
 8000cf2:	e023      	b.n	8000d3c <HAL_ADC_ConvCpltCallback+0x11c>
			}
			else {
				Lum1threshold = lum1average/10 - 100;
 8000cf4:	4b89      	ldr	r3, [pc, #548]	; (8000f1c <HAL_ADC_ConvCpltCallback+0x2fc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	210a      	movs	r1, #10
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f7ff fa8e 	bl	800021c <__divsi3>
 8000d00:	0003      	movs	r3, r0
 8000d02:	3b64      	subs	r3, #100	; 0x64
 8000d04:	001a      	movs	r2, r3
 8000d06:	4b88      	ldr	r3, [pc, #544]	; (8000f28 <HAL_ADC_ConvCpltCallback+0x308>)
 8000d08:	601a      	str	r2, [r3, #0]
				Lum2threshold = lum2average/10 - 100;
 8000d0a:	4b85      	ldr	r3, [pc, #532]	; (8000f20 <HAL_ADC_ConvCpltCallback+0x300>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	210a      	movs	r1, #10
 8000d10:	0018      	movs	r0, r3
 8000d12:	f7ff fa83 	bl	800021c <__divsi3>
 8000d16:	0003      	movs	r3, r0
 8000d18:	3b64      	subs	r3, #100	; 0x64
 8000d1a:	001a      	movs	r2, r3
 8000d1c:	4b83      	ldr	r3, [pc, #524]	; (8000f2c <HAL_ADC_ConvCpltCallback+0x30c>)
 8000d1e:	601a      	str	r2, [r3, #0]
				Lum3threshold = lum3average/10 - 100;
 8000d20:	4b80      	ldr	r3, [pc, #512]	; (8000f24 <HAL_ADC_ConvCpltCallback+0x304>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	210a      	movs	r1, #10
 8000d26:	0018      	movs	r0, r3
 8000d28:	f7ff fa78 	bl	800021c <__divsi3>
 8000d2c:	0003      	movs	r3, r0
 8000d2e:	3b64      	subs	r3, #100	; 0x64
 8000d30:	001a      	movs	r2, r3
 8000d32:	4b7f      	ldr	r3, [pc, #508]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x310>)
 8000d34:	601a      	str	r2, [r3, #0]
				initPassed = true;
 8000d36:	4b77      	ldr	r3, [pc, #476]	; (8000f14 <HAL_ADC_ConvCpltCallback+0x2f4>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	701a      	strb	r2, [r3, #0]
			}
		}
		if (initPassed == true){
 8000d3c:	4b75      	ldr	r3, [pc, #468]	; (8000f14 <HAL_ADC_ConvCpltCallback+0x2f4>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d100      	bne.n	8000d46 <HAL_ADC_ConvCpltCallback+0x126>
 8000d44:	e0e2      	b.n	8000f0c <HAL_ADC_ConvCpltCallback+0x2ec>
		//HAL_Delay(DELAYUPDATEPHOTO);
			uint16_t LumValue_1 = HAL_ADC_GetValue(hadc);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 ffd9 	bl	8001d00 <HAL_ADC_GetValue>
 8000d4e:	0002      	movs	r2, r0
 8000d50:	2110      	movs	r1, #16
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	801a      	strh	r2, [r3, #0]
			if (LumValue_1 < Lum1threshold && Play1 !=true){
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	881a      	ldrh	r2, [r3, #0]
 8000d5a:	4b73      	ldr	r3, [pc, #460]	; (8000f28 <HAL_ADC_ConvCpltCallback+0x308>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	da18      	bge.n	8000d94 <HAL_ADC_ConvCpltCallback+0x174>
 8000d62:	4b74      	ldr	r3, [pc, #464]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x314>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2201      	movs	r2, #1
 8000d68:	4053      	eors	r3, r2
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d011      	beq.n	8000d94 <HAL_ADC_ConvCpltCallback+0x174>
				srv_midi_internal_sendNote(PLAY1_NOTE, 7, 50, huart1);
 8000d70:	4c71      	ldr	r4, [pc, #452]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000d72:	466b      	mov	r3, sp
 8000d74:	0018      	movs	r0, r3
 8000d76:	1d23      	adds	r3, r4, #4
 8000d78:	2280      	movs	r2, #128	; 0x80
 8000d7a:	0019      	movs	r1, r3
 8000d7c:	f005 f888 	bl	8005e90 <memcpy>
 8000d80:	6823      	ldr	r3, [r4, #0]
 8000d82:	2232      	movs	r2, #50	; 0x32
 8000d84:	2107      	movs	r1, #7
 8000d86:	2018      	movs	r0, #24
 8000d88:	f000 f90c 	bl	8000fa4 <srv_midi_internal_sendNote>
				Play1 = true;
 8000d8c:	4b69      	ldr	r3, [pc, #420]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x314>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	e01b      	b.n	8000dcc <HAL_ADC_ConvCpltCallback+0x1ac>
			}
			else if (LumValue_1 >= Lum1threshold && Play1 == true) {
 8000d94:	2310      	movs	r3, #16
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	881a      	ldrh	r2, [r3, #0]
 8000d9a:	4b63      	ldr	r3, [pc, #396]	; (8000f28 <HAL_ADC_ConvCpltCallback+0x308>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	db14      	blt.n	8000dcc <HAL_ADC_ConvCpltCallback+0x1ac>
 8000da2:	4b64      	ldr	r3, [pc, #400]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x314>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d010      	beq.n	8000dcc <HAL_ADC_ConvCpltCallback+0x1ac>
				Play1 = false;
 8000daa:	4b62      	ldr	r3, [pc, #392]	; (8000f34 <HAL_ADC_ConvCpltCallback+0x314>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
				srv_midi_internal_sendNote(PLAY1_NOTE, 7, 0, huart1);
 8000db0:	4c61      	ldr	r4, [pc, #388]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000db2:	466b      	mov	r3, sp
 8000db4:	0018      	movs	r0, r3
 8000db6:	1d23      	adds	r3, r4, #4
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	0019      	movs	r1, r3
 8000dbc:	f005 f868 	bl	8005e90 <memcpy>
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2107      	movs	r1, #7
 8000dc6:	2018      	movs	r0, #24
 8000dc8:	f000 f8ec 	bl	8000fa4 <srv_midi_internal_sendNote>
			}

			HAL_ADC_Stop_IT(hadc);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f000 ff4c 	bl	8001c6c <HAL_ADC_Stop_IT>

			//ADC_Select_CH11();
			//HAL_Delay(DELAYUPDATEPHOTO);
			HAL_ADC_Start(hadc);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 fdaa 	bl	8001930 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000ddc:	2301      	movs	r3, #1
 8000dde:	425a      	negs	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	0011      	movs	r1, r2
 8000de4:	0018      	movs	r0, r3
 8000de6:	f000 fe37 	bl	8001a58 <HAL_ADC_PollForConversion>
			uint16_t LumValue_2 = HAL_ADC_GetValue(hadc);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 ff87 	bl	8001d00 <HAL_ADC_GetValue>
 8000df2:	0002      	movs	r2, r0
 8000df4:	210e      	movs	r1, #14
 8000df6:	187b      	adds	r3, r7, r1
 8000df8:	801a      	strh	r2, [r3, #0]
			if (LumValue_2 < Lum2threshold && Play2 !=true){
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	881a      	ldrh	r2, [r3, #0]
 8000dfe:	4b4b      	ldr	r3, [pc, #300]	; (8000f2c <HAL_ADC_ConvCpltCallback+0x30c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	da18      	bge.n	8000e38 <HAL_ADC_ConvCpltCallback+0x218>
 8000e06:	4b4d      	ldr	r3, [pc, #308]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x31c>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4053      	eors	r3, r2
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d011      	beq.n	8000e38 <HAL_ADC_ConvCpltCallback+0x218>
				srv_midi_internal_sendNote(PLAY2_NOTE, 7, 50, huart1);
 8000e14:	4c48      	ldr	r4, [pc, #288]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000e16:	466b      	mov	r3, sp
 8000e18:	0018      	movs	r0, r3
 8000e1a:	1d23      	adds	r3, r4, #4
 8000e1c:	2280      	movs	r2, #128	; 0x80
 8000e1e:	0019      	movs	r1, r3
 8000e20:	f005 f836 	bl	8005e90 <memcpy>
 8000e24:	6823      	ldr	r3, [r4, #0]
 8000e26:	2232      	movs	r2, #50	; 0x32
 8000e28:	2107      	movs	r1, #7
 8000e2a:	2019      	movs	r0, #25
 8000e2c:	f000 f8ba 	bl	8000fa4 <srv_midi_internal_sendNote>
				Play2 = true;
 8000e30:	4b42      	ldr	r3, [pc, #264]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x31c>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	e01b      	b.n	8000e70 <HAL_ADC_ConvCpltCallback+0x250>
			}
			else if (LumValue_2 >= Lum2threshold && Play2 == true) {
 8000e38:	230e      	movs	r3, #14
 8000e3a:	18fb      	adds	r3, r7, r3
 8000e3c:	881a      	ldrh	r2, [r3, #0]
 8000e3e:	4b3b      	ldr	r3, [pc, #236]	; (8000f2c <HAL_ADC_ConvCpltCallback+0x30c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	db14      	blt.n	8000e70 <HAL_ADC_ConvCpltCallback+0x250>
 8000e46:	4b3d      	ldr	r3, [pc, #244]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x31c>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d010      	beq.n	8000e70 <HAL_ADC_ConvCpltCallback+0x250>
				Play2 = false;
 8000e4e:	4b3b      	ldr	r3, [pc, #236]	; (8000f3c <HAL_ADC_ConvCpltCallback+0x31c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]
				srv_midi_internal_sendNote(PLAY2_NOTE, 7, 0, huart1);
 8000e54:	4c38      	ldr	r4, [pc, #224]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000e56:	466b      	mov	r3, sp
 8000e58:	0018      	movs	r0, r3
 8000e5a:	1d23      	adds	r3, r4, #4
 8000e5c:	2280      	movs	r2, #128	; 0x80
 8000e5e:	0019      	movs	r1, r3
 8000e60:	f005 f816 	bl	8005e90 <memcpy>
 8000e64:	6823      	ldr	r3, [r4, #0]
 8000e66:	2200      	movs	r2, #0
 8000e68:	2107      	movs	r1, #7
 8000e6a:	2019      	movs	r0, #25
 8000e6c:	f000 f89a 	bl	8000fa4 <srv_midi_internal_sendNote>
			//HAL_ADC_Stop(hadc);

			//ADC_Select_CH12();
			//HAL_Delay(DELAYUPDATEPHOTO);
			//HAL_ADC_Start(hadc);
			HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000e70:	2301      	movs	r3, #1
 8000e72:	425a      	negs	r2, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	0011      	movs	r1, r2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 fded 	bl	8001a58 <HAL_ADC_PollForConversion>
			uint16_t LumValue_3 = HAL_ADC_GetValue(hadc);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	0018      	movs	r0, r3
 8000e82:	f000 ff3d 	bl	8001d00 <HAL_ADC_GetValue>
 8000e86:	0002      	movs	r2, r0
 8000e88:	210c      	movs	r1, #12
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	801a      	strh	r2, [r3, #0]
			if (LumValue_3 < Lum3threshold && Play3 !=true){
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	881a      	ldrh	r2, [r3, #0]
 8000e92:	4b27      	ldr	r3, [pc, #156]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x310>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	da18      	bge.n	8000ecc <HAL_ADC_ConvCpltCallback+0x2ac>
 8000e9a:	4b29      	ldr	r3, [pc, #164]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x320>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4053      	eors	r3, r2
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d011      	beq.n	8000ecc <HAL_ADC_ConvCpltCallback+0x2ac>
				srv_midi_internal_sendNote(PLAY3_NOTE, 7, 50, huart1);
 8000ea8:	4c23      	ldr	r4, [pc, #140]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000eaa:	466b      	mov	r3, sp
 8000eac:	0018      	movs	r0, r3
 8000eae:	1d23      	adds	r3, r4, #4
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0019      	movs	r1, r3
 8000eb4:	f004 ffec 	bl	8005e90 <memcpy>
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	2232      	movs	r2, #50	; 0x32
 8000ebc:	2107      	movs	r1, #7
 8000ebe:	201a      	movs	r0, #26
 8000ec0:	f000 f870 	bl	8000fa4 <srv_midi_internal_sendNote>
				Play3 = true;
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x320>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	701a      	strb	r2, [r3, #0]
 8000eca:	e01b      	b.n	8000f04 <HAL_ADC_ConvCpltCallback+0x2e4>
			}
			else if (LumValue_3 >= Lum3threshold && Play3 == true) {
 8000ecc:	230c      	movs	r3, #12
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	881a      	ldrh	r2, [r3, #0]
 8000ed2:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <HAL_ADC_ConvCpltCallback+0x310>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	db14      	blt.n	8000f04 <HAL_ADC_ConvCpltCallback+0x2e4>
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x320>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d010      	beq.n	8000f04 <HAL_ADC_ConvCpltCallback+0x2e4>
				Play3 = false;
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_ADC_ConvCpltCallback+0x320>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
				srv_midi_internal_sendNote(PLAY3_NOTE, 7, 0, huart1);
 8000ee8:	4c13      	ldr	r4, [pc, #76]	; (8000f38 <HAL_ADC_ConvCpltCallback+0x318>)
 8000eea:	466b      	mov	r3, sp
 8000eec:	0018      	movs	r0, r3
 8000eee:	1d23      	adds	r3, r4, #4
 8000ef0:	2280      	movs	r2, #128	; 0x80
 8000ef2:	0019      	movs	r1, r3
 8000ef4:	f004 ffcc 	bl	8005e90 <memcpy>
 8000ef8:	6823      	ldr	r3, [r4, #0]
 8000efa:	2200      	movs	r2, #0
 8000efc:	2107      	movs	r1, #7
 8000efe:	201a      	movs	r0, #26
 8000f00:	f000 f850 	bl	8000fa4 <srv_midi_internal_sendNote>
			}
			HAL_ADC_Stop(hadc);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fd66 	bl	80019d8 <HAL_ADC_Stop>
//				srv_midi_internal_sendNote(PLAY5_NOTE, 7, 0, huart1);
//			}
//			HAL_ADC_Stop(hadc);
	}

}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b007      	add	sp, #28
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	20000033 	.word	0x20000033
 8000f18:	2000002c 	.word	0x2000002c
 8000f1c:	20000034 	.word	0x20000034
 8000f20:	20000038 	.word	0x20000038
 8000f24:	2000003c 	.word	0x2000003c
 8000f28:	20000040 	.word	0x20000040
 8000f2c:	20000044 	.word	0x20000044
 8000f30:	20000048 	.word	0x20000048
 8000f34:	20000030 	.word	0x20000030
 8000f38:	200000e0 	.word	0x200000e0
 8000f3c:	20000031 	.word	0x20000031
 8000f40:	20000032 	.word	0x20000032

08000f44 <ADC_Select_CH10>:
	    Error_Handler();
	  }
}

void ADC_Select_CH10 (void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	230c      	movs	r3, #12
 8000f50:	001a      	movs	r2, r3
 8000f52:	2100      	movs	r1, #0
 8000f54:	f004 ffa5 	bl	8005ea2 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_10;
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	220a      	movs	r2, #10
 8000f5c:	601a      	str	r2, [r3, #0]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f5e:	1d3a      	adds	r2, r7, #4
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <ADC_Select_CH10+0x38>)
 8000f62:	0011      	movs	r1, r2
 8000f64:	0018      	movs	r0, r3
 8000f66:	f000 ff9f 	bl	8001ea8 <HAL_ADC_ConfigChannel>
 8000f6a:	1e03      	subs	r3, r0, #0
 8000f6c:	d001      	beq.n	8000f72 <ADC_Select_CH10+0x2e>
	  {
	    Error_Handler();
 8000f6e:	f000 f813 	bl	8000f98 <Error_Handler>
	  }
}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b004      	add	sp, #16
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	200001e8 	.word	0x200001e8

08000f80 <GET_ADC_Value>:
	  {
	    Error_Handler();
	  }
}

void GET_ADC_Value(void){ //Function to get all ADC values
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0

	HAL_ADC_Start_IT(&hadc);
 8000f84:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <GET_ADC_Value+0x14>)
 8000f86:	0018      	movs	r0, r3
 8000f88:	f000 fdfe 	bl	8001b88 <HAL_ADC_Start_IT>
	}
 8000f8c:	46c0      	nop			; (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	200001e8 	.word	0x200001e8

08000f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f9c:	b672      	cpsid	i
}
 8000f9e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <Error_Handler+0x8>
	...

08000fa4 <srv_midi_internal_sendNote>:

/* Private variables ---------------------------------------------------------*/
uint8_t aTxBuffer[3];

/* Public functions -----------------------------------------------*/
void srv_midi_internal_sendNote(uint8_t note,uint8_t channel, uint8_t velocity,UART_HandleTypeDef uart){
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	b5b0      	push	{r4, r5, r7, lr}
 8000fa8:	b084      	sub	sp, #16
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	0004      	movs	r4, r0
 8000fae:	0008      	movs	r0, r1
 8000fb0:	0011      	movs	r1, r2
 8000fb2:	2204      	movs	r2, #4
 8000fb4:	2520      	movs	r5, #32
 8000fb6:	46ac      	mov	ip, r5
 8000fb8:	44bc      	add	ip, r7
 8000fba:	4462      	add	r2, ip
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	1dfb      	adds	r3, r7, #7
 8000fc0:	1c22      	adds	r2, r4, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
 8000fc4:	1dbb      	adds	r3, r7, #6
 8000fc6:	1c02      	adds	r2, r0, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
 8000fca:	1d7b      	adds	r3, r7, #5
 8000fcc:	1c0a      	adds	r2, r1, #0
 8000fce:	701a      	strb	r2, [r3, #0]
	uint8_t channelBuffer, noteBuffer, velocityBuffer;
	channelBuffer = 0x0F & channel; //To be sure that channel is 4 bits value
 8000fd0:	200f      	movs	r0, #15
 8000fd2:	183b      	adds	r3, r7, r0
 8000fd4:	1dba      	adds	r2, r7, #6
 8000fd6:	7812      	ldrb	r2, [r2, #0]
 8000fd8:	210f      	movs	r1, #15
 8000fda:	400a      	ands	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
	noteBuffer = 0x7F & note; //To be sure that note is 7 bits value
 8000fde:	240e      	movs	r4, #14
 8000fe0:	193b      	adds	r3, r7, r4
 8000fe2:	1dfa      	adds	r2, r7, #7
 8000fe4:	7812      	ldrb	r2, [r2, #0]
 8000fe6:	217f      	movs	r1, #127	; 0x7f
 8000fe8:	400a      	ands	r2, r1
 8000fea:	701a      	strb	r2, [r3, #0]
	velocityBuffer = 0x7F & velocity; //To be sure that velocity is 7 bits value
 8000fec:	250d      	movs	r5, #13
 8000fee:	197b      	adds	r3, r7, r5
 8000ff0:	1d7a      	adds	r2, r7, #5
 8000ff2:	7812      	ldrb	r2, [r2, #0]
 8000ff4:	217f      	movs	r1, #127	; 0x7f
 8000ff6:	400a      	ands	r2, r1
 8000ff8:	701a      	strb	r2, [r3, #0]
	aTxBuffer[0] = channelBuffer+NOTE_ON;
 8000ffa:	183b      	adds	r3, r7, r0
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	3b70      	subs	r3, #112	; 0x70
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <srv_midi_internal_sendNote+0x90>)
 8001004:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1] = noteBuffer;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <srv_midi_internal_sendNote+0x90>)
 8001008:	193a      	adds	r2, r7, r4
 800100a:	7812      	ldrb	r2, [r2, #0]
 800100c:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2] = velocityBuffer;
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <srv_midi_internal_sendNote+0x90>)
 8001010:	197a      	adds	r2, r7, r5
 8001012:	7812      	ldrb	r2, [r2, #0]
 8001014:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&uart, aTxBuffer, 3, 1000);
 8001016:	23fa      	movs	r3, #250	; 0xfa
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4906      	ldr	r1, [pc, #24]	; (8001034 <srv_midi_internal_sendNote+0x90>)
 800101c:	2224      	movs	r2, #36	; 0x24
 800101e:	18b8      	adds	r0, r7, r2
 8001020:	2203      	movs	r2, #3
 8001022:	f003 ffcf 	bl	8004fc4 <HAL_UART_Transmit>
}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b004      	add	sp, #16
 800102c:	bcb0      	pop	{r4, r5, r7}
 800102e:	bc08      	pop	{r3}
 8001030:	b002      	add	sp, #8
 8001032:	4718      	bx	r3
 8001034:	20000228 	.word	0x20000228

08001038 <srv_midi_internal_controlChange>:

void srv_midi_internal_controlChange(uint8_t controlNumber, uint8_t controlValue, UART_HandleTypeDef uart){
 8001038:	b082      	sub	sp, #8
 800103a:	b5b0      	push	{r4, r5, r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	0004      	movs	r4, r0
 8001042:	0008      	movs	r0, r1
 8001044:	2518      	movs	r5, #24
 8001046:	1979      	adds	r1, r7, r5
 8001048:	600a      	str	r2, [r1, #0]
 800104a:	604b      	str	r3, [r1, #4]
 800104c:	1dfb      	adds	r3, r7, #7
 800104e:	1c22      	adds	r2, r4, #0
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	1dbb      	adds	r3, r7, #6
 8001054:	1c02      	adds	r2, r0, #0
 8001056:	701a      	strb	r2, [r3, #0]
	aTxBuffer[0] = CONTROL_CHANGE;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <srv_midi_internal_controlChange+0x54>)
 800105a:	22b0      	movs	r2, #176	; 0xb0
 800105c:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1] = controlNumber;
 800105e:	4b0b      	ldr	r3, [pc, #44]	; (800108c <srv_midi_internal_controlChange+0x54>)
 8001060:	1dfa      	adds	r2, r7, #7
 8001062:	7812      	ldrb	r2, [r2, #0]
 8001064:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2] = controlValue;
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <srv_midi_internal_controlChange+0x54>)
 8001068:	1dba      	adds	r2, r7, #6
 800106a:	7812      	ldrb	r2, [r2, #0]
 800106c:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&uart, aTxBuffer, 3, 1000);
 800106e:	23fa      	movs	r3, #250	; 0xfa
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4906      	ldr	r1, [pc, #24]	; (800108c <srv_midi_internal_controlChange+0x54>)
 8001074:	1978      	adds	r0, r7, r5
 8001076:	2203      	movs	r2, #3
 8001078:	f003 ffa4 	bl	8004fc4 <HAL_UART_Transmit>

}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b002      	add	sp, #8
 8001082:	bcb0      	pop	{r4, r5, r7}
 8001084:	bc08      	pop	{r3}
 8001086:	b002      	add	sp, #8
 8001088:	4718      	bx	r3
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	20000228 	.word	0x20000228

08001090 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001096:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <HAL_MspInit+0x64>)
 8001098:	699a      	ldr	r2, [r3, #24]
 800109a:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <HAL_MspInit+0x64>)
 800109c:	2101      	movs	r1, #1
 800109e:	430a      	orrs	r2, r1
 80010a0:	619a      	str	r2, [r3, #24]
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <HAL_MspInit+0x64>)
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	2201      	movs	r2, #1
 80010a8:	4013      	ands	r3, r2
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ae:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <HAL_MspInit+0x64>)
 80010b0:	69da      	ldr	r2, [r3, #28]
 80010b2:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <HAL_MspInit+0x64>)
 80010b4:	2180      	movs	r1, #128	; 0x80
 80010b6:	0549      	lsls	r1, r1, #21
 80010b8:	430a      	orrs	r2, r1
 80010ba:	61da      	str	r2, [r3, #28]
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <HAL_MspInit+0x64>)
 80010be:	69da      	ldr	r2, [r3, #28]
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	055b      	lsls	r3, r3, #21
 80010c4:	4013      	ands	r3, r2
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	2003      	movs	r0, #3
 80010d0:	f001 fa76 	bl	80025c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f001 fa88 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2100      	movs	r1, #0
 80010de:	2004      	movs	r0, #4
 80010e0:	f001 fa6e 	bl	80025c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80010e4:	2004      	movs	r0, #4
 80010e6:	f001 fa80 	bl	80025ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b002      	add	sp, #8
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	40021000 	.word	0x40021000

080010f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b08b      	sub	sp, #44	; 0x2c
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	2414      	movs	r4, #20
 8001102:	193b      	adds	r3, r7, r4
 8001104:	0018      	movs	r0, r3
 8001106:	2314      	movs	r3, #20
 8001108:	001a      	movs	r2, r3
 800110a:	2100      	movs	r1, #0
 800110c:	f004 fec9 	bl	8005ea2 <memset>
  if(hadc->Instance==ADC1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a2c      	ldr	r2, [pc, #176]	; (80011c8 <HAL_ADC_MspInit+0xd0>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d151      	bne.n	80011be <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800111a:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 800111c:	699a      	ldr	r2, [r3, #24]
 800111e:	4b2b      	ldr	r3, [pc, #172]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001120:	2180      	movs	r1, #128	; 0x80
 8001122:	0089      	lsls	r1, r1, #2
 8001124:	430a      	orrs	r2, r1
 8001126:	619a      	str	r2, [r3, #24]
 8001128:	4b28      	ldr	r3, [pc, #160]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 800112a:	699a      	ldr	r2, [r3, #24]
 800112c:	2380      	movs	r3, #128	; 0x80
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4013      	ands	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001136:	4b25      	ldr	r3, [pc, #148]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001138:	695a      	ldr	r2, [r3, #20]
 800113a:	4b24      	ldr	r3, [pc, #144]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 800113c:	2180      	movs	r1, #128	; 0x80
 800113e:	0309      	lsls	r1, r1, #12
 8001140:	430a      	orrs	r2, r1
 8001142:	615a      	str	r2, [r3, #20]
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001146:	695a      	ldr	r2, [r3, #20]
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	031b      	lsls	r3, r3, #12
 800114c:	4013      	ands	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	4b1e      	ldr	r3, [pc, #120]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001154:	695a      	ldr	r2, [r3, #20]
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	0289      	lsls	r1, r1, #10
 800115c:	430a      	orrs	r2, r1
 800115e:	615a      	str	r2, [r3, #20]
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_ADC_MspInit+0xd4>)
 8001162:	695a      	ldr	r2, [r3, #20]
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC_IN11
    PC2     ------> ADC_IN12
    PC3     ------> ADC_IN13
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = Photo_resistor1_Pin|Photo_resistor2_Pin|Photo_resistor3_Pin|Photo_resistor4_Pin;
 800116e:	193b      	adds	r3, r7, r4
 8001170:	220f      	movs	r2, #15
 8001172:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	193b      	adds	r3, r7, r4
 8001176:	2203      	movs	r2, #3
 8001178:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	193b      	adds	r3, r7, r4
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001180:	193b      	adds	r3, r7, r4
 8001182:	4a13      	ldr	r2, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0xd8>)
 8001184:	0019      	movs	r1, r3
 8001186:	0010      	movs	r0, r2
 8001188:	f001 fc38 	bl	80029fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Photo_resistor5_Pin;
 800118c:	0021      	movs	r1, r4
 800118e:	187b      	adds	r3, r7, r1
 8001190:	2201      	movs	r2, #1
 8001192:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001194:	187b      	adds	r3, r7, r1
 8001196:	2203      	movs	r2, #3
 8001198:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	187b      	adds	r3, r7, r1
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Photo_resistor5_GPIO_Port, &GPIO_InitStruct);
 80011a0:	187a      	adds	r2, r7, r1
 80011a2:	2390      	movs	r3, #144	; 0x90
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	0011      	movs	r1, r2
 80011a8:	0018      	movs	r0, r3
 80011aa:	f001 fc27 	bl	80029fc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2100      	movs	r1, #0
 80011b2:	200c      	movs	r0, #12
 80011b4:	f001 fa04 	bl	80025c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011b8:	200c      	movs	r0, #12
 80011ba:	f001 fa16 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b00b      	add	sp, #44	; 0x2c
 80011c4:	bd90      	pop	{r4, r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	40012400 	.word	0x40012400
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000800 	.word	0x48000800

080011d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b08b      	sub	sp, #44	; 0x2c
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	2414      	movs	r4, #20
 80011de:	193b      	adds	r3, r7, r4
 80011e0:	0018      	movs	r0, r3
 80011e2:	2314      	movs	r3, #20
 80011e4:	001a      	movs	r2, r3
 80011e6:	2100      	movs	r1, #0
 80011e8:	f004 fe5b 	bl	8005ea2 <memset>
  if(hi2c->Instance==I2C1)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a20      	ldr	r2, [pc, #128]	; (8001274 <HAL_I2C_MspInit+0xa0>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d139      	bne.n	800126a <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 80011f8:	695a      	ldr	r2, [r3, #20]
 80011fa:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 80011fc:	2180      	movs	r1, #128	; 0x80
 80011fe:	02c9      	lsls	r1, r1, #11
 8001200:	430a      	orrs	r2, r1
 8001202:	615a      	str	r2, [r3, #20]
 8001204:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 8001206:	695a      	ldr	r2, [r3, #20]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	02db      	lsls	r3, r3, #11
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001212:	0021      	movs	r1, r4
 8001214:	187b      	adds	r3, r7, r1
 8001216:	22c0      	movs	r2, #192	; 0xc0
 8001218:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121a:	187b      	adds	r3, r7, r1
 800121c:	2212      	movs	r2, #18
 800121e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	187b      	adds	r3, r7, r1
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001226:	187b      	adds	r3, r7, r1
 8001228:	2203      	movs	r2, #3
 800122a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800122c:	187b      	adds	r3, r7, r1
 800122e:	2201      	movs	r2, #1
 8001230:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001232:	187b      	adds	r3, r7, r1
 8001234:	4a11      	ldr	r2, [pc, #68]	; (800127c <HAL_I2C_MspInit+0xa8>)
 8001236:	0019      	movs	r1, r3
 8001238:	0010      	movs	r0, r2
 800123a:	f001 fbdf 	bl	80029fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 8001240:	69da      	ldr	r2, [r3, #28]
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	0389      	lsls	r1, r1, #14
 8001248:	430a      	orrs	r2, r1
 800124a:	61da      	str	r2, [r3, #28]
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <HAL_I2C_MspInit+0xa4>)
 800124e:	69da      	ldr	r2, [r3, #28]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	039b      	lsls	r3, r3, #14
 8001254:	4013      	ands	r3, r2
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2100      	movs	r1, #0
 800125e:	2017      	movs	r0, #23
 8001260:	f001 f9ae 	bl	80025c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8001264:	2017      	movs	r0, #23
 8001266:	f001 f9c0 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b00b      	add	sp, #44	; 0x2c
 8001270:	bd90      	pop	{r4, r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	40005400 	.word	0x40005400
 8001278:	40021000 	.word	0x40021000
 800127c:	48000400 	.word	0x48000400

08001280 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0d      	ldr	r2, [pc, #52]	; (80012c4 <HAL_TIM_Base_MspInit+0x44>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d113      	bne.n	80012ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001292:	4b0d      	ldr	r3, [pc, #52]	; (80012c8 <HAL_TIM_Base_MspInit+0x48>)
 8001294:	69da      	ldr	r2, [r3, #28]
 8001296:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <HAL_TIM_Base_MspInit+0x48>)
 8001298:	2102      	movs	r1, #2
 800129a:	430a      	orrs	r2, r1
 800129c:	61da      	str	r2, [r3, #28]
 800129e:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <HAL_TIM_Base_MspInit+0x48>)
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	2010      	movs	r0, #16
 80012b0:	f001 f986 	bl	80025c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012b4:	2010      	movs	r0, #16
 80012b6:	f001 f998 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	b004      	add	sp, #16
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	40000400 	.word	0x40000400
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b08d      	sub	sp, #52	; 0x34
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	241c      	movs	r4, #28
 80012d6:	193b      	adds	r3, r7, r4
 80012d8:	0018      	movs	r0, r3
 80012da:	2314      	movs	r3, #20
 80012dc:	001a      	movs	r2, r3
 80012de:	2100      	movs	r1, #0
 80012e0:	f004 fddf 	bl	8005ea2 <memset>
  if(huart->Instance==USART1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a49      	ldr	r2, [pc, #292]	; (8001410 <HAL_UART_MspInit+0x144>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d134      	bne.n	8001358 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012ee:	4b49      	ldr	r3, [pc, #292]	; (8001414 <HAL_UART_MspInit+0x148>)
 80012f0:	699a      	ldr	r2, [r3, #24]
 80012f2:	4b48      	ldr	r3, [pc, #288]	; (8001414 <HAL_UART_MspInit+0x148>)
 80012f4:	2180      	movs	r1, #128	; 0x80
 80012f6:	01c9      	lsls	r1, r1, #7
 80012f8:	430a      	orrs	r2, r1
 80012fa:	619a      	str	r2, [r3, #24]
 80012fc:	4b45      	ldr	r3, [pc, #276]	; (8001414 <HAL_UART_MspInit+0x148>)
 80012fe:	699a      	ldr	r2, [r3, #24]
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	01db      	lsls	r3, r3, #7
 8001304:	4013      	ands	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
 8001308:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b42      	ldr	r3, [pc, #264]	; (8001414 <HAL_UART_MspInit+0x148>)
 800130c:	695a      	ldr	r2, [r3, #20]
 800130e:	4b41      	ldr	r3, [pc, #260]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001310:	2180      	movs	r1, #128	; 0x80
 8001312:	0289      	lsls	r1, r1, #10
 8001314:	430a      	orrs	r2, r1
 8001316:	615a      	str	r2, [r3, #20]
 8001318:	4b3e      	ldr	r3, [pc, #248]	; (8001414 <HAL_UART_MspInit+0x148>)
 800131a:	695a      	ldr	r2, [r3, #20]
 800131c:	2380      	movs	r3, #128	; 0x80
 800131e:	029b      	lsls	r3, r3, #10
 8001320:	4013      	ands	r3, r2
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001326:	193b      	adds	r3, r7, r4
 8001328:	22c0      	movs	r2, #192	; 0xc0
 800132a:	00d2      	lsls	r2, r2, #3
 800132c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	0021      	movs	r1, r4
 8001330:	187b      	adds	r3, r7, r1
 8001332:	2202      	movs	r2, #2
 8001334:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	187b      	adds	r3, r7, r1
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800133c:	187b      	adds	r3, r7, r1
 800133e:	2203      	movs	r2, #3
 8001340:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001342:	187b      	adds	r3, r7, r1
 8001344:	2201      	movs	r2, #1
 8001346:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	187a      	adds	r2, r7, r1
 800134a:	2390      	movs	r3, #144	; 0x90
 800134c:	05db      	lsls	r3, r3, #23
 800134e:	0011      	movs	r1, r2
 8001350:	0018      	movs	r0, r3
 8001352:	f001 fb53 	bl	80029fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001356:	e056      	b.n	8001406 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a2e      	ldr	r2, [pc, #184]	; (8001418 <HAL_UART_MspInit+0x14c>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d151      	bne.n	8001406 <HAL_UART_MspInit+0x13a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001362:	4b2c      	ldr	r3, [pc, #176]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001364:	69da      	ldr	r2, [r3, #28]
 8001366:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001368:	2180      	movs	r1, #128	; 0x80
 800136a:	0289      	lsls	r1, r1, #10
 800136c:	430a      	orrs	r2, r1
 800136e:	61da      	str	r2, [r3, #28]
 8001370:	4b28      	ldr	r3, [pc, #160]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001372:	69da      	ldr	r2, [r3, #28]
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	029b      	lsls	r3, r3, #10
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b25      	ldr	r3, [pc, #148]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	4b24      	ldr	r3, [pc, #144]	; (8001414 <HAL_UART_MspInit+0x148>)
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	0289      	lsls	r1, r1, #10
 8001388:	430a      	orrs	r2, r1
 800138a:	615a      	str	r2, [r3, #20]
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <HAL_UART_MspInit+0x148>)
 800138e:	695a      	ldr	r2, [r3, #20]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	029b      	lsls	r3, r3, #10
 8001394:	4013      	ands	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin;
 800139a:	241c      	movs	r4, #28
 800139c:	193b      	adds	r3, r7, r4
 800139e:	2204      	movs	r2, #4
 80013a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	193b      	adds	r3, r7, r4
 80013a4:	2202      	movs	r2, #2
 80013a6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	193b      	adds	r3, r7, r4
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ae:	193b      	adds	r3, r7, r4
 80013b0:	2203      	movs	r2, #3
 80013b2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80013b4:	193b      	adds	r3, r7, r4
 80013b6:	2201      	movs	r2, #1
 80013b8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80013ba:	193a      	adds	r2, r7, r4
 80013bc:	2390      	movs	r3, #144	; 0x90
 80013be:	05db      	lsls	r3, r3, #23
 80013c0:	0011      	movs	r1, r2
 80013c2:	0018      	movs	r0, r3
 80013c4:	f001 fb1a 	bl	80029fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART_RX_Pin;
 80013c8:	0021      	movs	r1, r4
 80013ca:	187b      	adds	r3, r7, r1
 80013cc:	2208      	movs	r2, #8
 80013ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	2202      	movs	r2, #2
 80013d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013d6:	187b      	adds	r3, r7, r1
 80013d8:	2202      	movs	r2, #2
 80013da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013dc:	187b      	adds	r3, r7, r1
 80013de:	2203      	movs	r2, #3
 80013e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	2201      	movs	r2, #1
 80013e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 80013e8:	187a      	adds	r2, r7, r1
 80013ea:	2390      	movs	r3, #144	; 0x90
 80013ec:	05db      	lsls	r3, r3, #23
 80013ee:	0011      	movs	r1, r2
 80013f0:	0018      	movs	r0, r3
 80013f2:	f001 fb03 	bl	80029fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	201c      	movs	r0, #28
 80013fc:	f001 f8e0 	bl	80025c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001400:	201c      	movs	r0, #28
 8001402:	f001 f8f2 	bl	80025ea <HAL_NVIC_EnableIRQ>
}
 8001406:	46c0      	nop			; (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b00d      	add	sp, #52	; 0x34
 800140c:	bd90      	pop	{r4, r7, pc}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	40013800 	.word	0x40013800
 8001414:	40021000 	.word	0x40021000
 8001418:	40004400 	.word	0x40004400

0800141c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <NMI_Handler+0x4>

08001422 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001426:	e7fe      	b.n	8001426 <HardFault_Handler+0x4>

08001428 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800142c:	46c0      	nop			; (mov r8, r8)
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001436:	46c0      	nop			; (mov r8, r8)
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001440:	f000 f8f6 	bl	8001630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001444:	46c0      	nop			; (mov r8, r8)
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800144e:	f001 f973 	bl	8002738 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800145c:	46c0      	nop			; (mov r8, r8)
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001466:	2001      	movs	r0, #1
 8001468:	f001 fc72 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800146c:	2002      	movs	r0, #2
 800146e:	f001 fc6f 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800147c:	2020      	movs	r0, #32
 800147e:	f001 fc67 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001482:	2040      	movs	r0, #64	; 0x40
 8001484:	f001 fc64 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001488:	2080      	movs	r0, #128	; 0x80
 800148a:	f001 fc61 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800148e:	2380      	movs	r3, #128	; 0x80
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	0018      	movs	r0, r3
 8001494:	f001 fc5c 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001498:	2380      	movs	r3, #128	; 0x80
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	0018      	movs	r0, r3
 800149e:	f001 fc57 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80014a2:	2380      	movs	r3, #128	; 0x80
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	0018      	movs	r0, r3
 80014a8:	f001 fc52 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014ac:	2380      	movs	r3, #128	; 0x80
 80014ae:	019b      	lsls	r3, r3, #6
 80014b0:	0018      	movs	r0, r3
 80014b2:	f001 fc4d 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	021b      	lsls	r3, r3, #8
 80014ba:	0018      	movs	r0, r3
 80014bc:	f001 fc48 	bl	8002d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80014c0:	46c0      	nop			; (mov r8, r8)
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <ADC1_IRQHandler+0x14>)
 80014ce:	0018      	movs	r0, r3
 80014d0:	f000 fc22 	bl	8001d18 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80014d4:	46c0      	nop			; (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	200001e8 	.word	0x200001e8

080014e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014e4:	4b03      	ldr	r3, [pc, #12]	; (80014f4 <TIM3_IRQHandler+0x14>)
 80014e6:	0018      	movs	r0, r3
 80014e8:	f003 f996 	bl	8004818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80014ec:	46c0      	nop			; (mov r8, r8)
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	20000098 	.word	0x20000098

080014f8 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <I2C1_IRQHandler+0x2c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699a      	ldr	r2, [r3, #24]
 8001502:	23e0      	movs	r3, #224	; 0xe0
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4013      	ands	r3, r2
 8001508:	d004      	beq.n	8001514 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <I2C1_IRQHandler+0x2c>)
 800150c:	0018      	movs	r0, r3
 800150e:	f001 fceb 	bl	8002ee8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8001512:	e003      	b.n	800151c <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8001514:	4b03      	ldr	r3, [pc, #12]	; (8001524 <I2C1_IRQHandler+0x2c>)
 8001516:	0018      	movs	r0, r3
 8001518:	f001 fccc 	bl	8002eb4 <HAL_I2C_EV_IRQHandler>
}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	2000004c 	.word	0x2000004c

08001528 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <USART2_IRQHandler+0x14>)
 800152e:	0018      	movs	r0, r3
 8001530:	f003 fdf2 	bl	8005118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001534:	46c0      	nop			; (mov r8, r8)
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	20000164 	.word	0x20000164

08001540 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001544:	46c0      	nop			; (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800154c:	480d      	ldr	r0, [pc, #52]	; (8001584 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800154e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480d      	ldr	r0, [pc, #52]	; (8001588 <LoopForever+0x6>)
  ldr r1, =_edata
 8001552:	490e      	ldr	r1, [pc, #56]	; (800158c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001554:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <LoopForever+0xe>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0b      	ldr	r2, [pc, #44]	; (8001594 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001568:	4c0b      	ldr	r4, [pc, #44]	; (8001598 <LoopForever+0x16>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001576:	f7ff ffe3 	bl	8001540 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800157a:	f004 fc65 	bl	8005e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800157e:	f7fe ff39 	bl	80003f4 <main>

08001582 <LoopForever>:

LoopForever:
    b LoopForever
 8001582:	e7fe      	b.n	8001582 <LoopForever>
  ldr   r0, =_estack
 8001584:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800158c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001590:	08005f0c 	.word	0x08005f0c
  ldr r2, =_sbss
 8001594:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001598:	20000250 	.word	0x20000250

0800159c <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800159c:	e7fe      	b.n	800159c <DMA1_Channel1_IRQHandler>
	...

080015a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <HAL_Init+0x24>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_Init+0x24>)
 80015aa:	2110      	movs	r1, #16
 80015ac:	430a      	orrs	r2, r1
 80015ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80015b0:	2000      	movs	r0, #0
 80015b2:	f000 f809 	bl	80015c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015b6:	f7ff fd6b 	bl	8001090 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	0018      	movs	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	40022000 	.word	0x40022000

080015c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015d0:	4b14      	ldr	r3, [pc, #80]	; (8001624 <HAL_InitTick+0x5c>)
 80015d2:	681c      	ldr	r4, [r3, #0]
 80015d4:	4b14      	ldr	r3, [pc, #80]	; (8001628 <HAL_InitTick+0x60>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	0019      	movs	r1, r3
 80015da:	23fa      	movs	r3, #250	; 0xfa
 80015dc:	0098      	lsls	r0, r3, #2
 80015de:	f7fe fd93 	bl	8000108 <__udivsi3>
 80015e2:	0003      	movs	r3, r0
 80015e4:	0019      	movs	r1, r3
 80015e6:	0020      	movs	r0, r4
 80015e8:	f7fe fd8e 	bl	8000108 <__udivsi3>
 80015ec:	0003      	movs	r3, r0
 80015ee:	0018      	movs	r0, r3
 80015f0:	f001 f80b 	bl	800260a <HAL_SYSTICK_Config>
 80015f4:	1e03      	subs	r3, r0, #0
 80015f6:	d001      	beq.n	80015fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e00f      	b.n	800161c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2b03      	cmp	r3, #3
 8001600:	d80b      	bhi.n	800161a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	2301      	movs	r3, #1
 8001606:	425b      	negs	r3, r3
 8001608:	2200      	movs	r2, #0
 800160a:	0018      	movs	r0, r3
 800160c:	f000 ffd8 	bl	80025c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_InitTick+0x64>)
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	e000      	b.n	800161c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
}
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	b003      	add	sp, #12
 8001622:	bd90      	pop	{r4, r7, pc}
 8001624:	20000004 	.word	0x20000004
 8001628:	2000000c 	.word	0x2000000c
 800162c:	20000008 	.word	0x20000008

08001630 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <HAL_IncTick+0x1c>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	001a      	movs	r2, r3
 800163a:	4b05      	ldr	r3, [pc, #20]	; (8001650 <HAL_IncTick+0x20>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	18d2      	adds	r2, r2, r3
 8001640:	4b03      	ldr	r3, [pc, #12]	; (8001650 <HAL_IncTick+0x20>)
 8001642:	601a      	str	r2, [r3, #0]
}
 8001644:	46c0      	nop			; (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	2000000c 	.word	0x2000000c
 8001650:	2000022c 	.word	0x2000022c

08001654 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  return uwTick;
 8001658:	4b02      	ldr	r3, [pc, #8]	; (8001664 <HAL_GetTick+0x10>)
 800165a:	681b      	ldr	r3, [r3, #0]
}
 800165c:	0018      	movs	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	2000022c 	.word	0x2000022c

08001668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001670:	f7ff fff0 	bl	8001654 <HAL_GetTick>
 8001674:	0003      	movs	r3, r0
 8001676:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	3301      	adds	r3, #1
 8001680:	d005      	beq.n	800168e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001682:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <HAL_Delay+0x44>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	001a      	movs	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	189b      	adds	r3, r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	f7ff ffe0 	bl	8001654 <HAL_GetTick>
 8001694:	0002      	movs	r2, r0
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	429a      	cmp	r2, r3
 800169e:	d8f7      	bhi.n	8001690 <HAL_Delay+0x28>
  {
  }
}
 80016a0:	46c0      	nop			; (mov r8, r8)
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b004      	add	sp, #16
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	2000000c 	.word	0x2000000c

080016b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016b8:	230f      	movs	r3, #15
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d101      	bne.n	80016ce <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e125      	b.n	800191a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d10a      	bne.n	80016ec <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2234      	movs	r2, #52	; 0x34
 80016e0:	2100      	movs	r1, #0
 80016e2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	0018      	movs	r0, r3
 80016e8:	f7ff fd06 	bl	80010f8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f0:	2210      	movs	r2, #16
 80016f2:	4013      	ands	r3, r2
 80016f4:	d000      	beq.n	80016f8 <HAL_ADC_Init+0x48>
 80016f6:	e103      	b.n	8001900 <HAL_ADC_Init+0x250>
 80016f8:	230f      	movs	r3, #15
 80016fa:	18fb      	adds	r3, r7, r3
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d000      	beq.n	8001704 <HAL_ADC_Init+0x54>
 8001702:	e0fd      	b.n	8001900 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	2204      	movs	r2, #4
 800170c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800170e:	d000      	beq.n	8001712 <HAL_ADC_Init+0x62>
 8001710:	e0f6      	b.n	8001900 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001716:	4a83      	ldr	r2, [pc, #524]	; (8001924 <HAL_ADC_Init+0x274>)
 8001718:	4013      	ands	r3, r2
 800171a:	2202      	movs	r2, #2
 800171c:	431a      	orrs	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2203      	movs	r2, #3
 800172a:	4013      	ands	r3, r2
 800172c:	2b01      	cmp	r3, #1
 800172e:	d112      	bne.n	8001756 <HAL_ADC_Init+0xa6>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2201      	movs	r2, #1
 8001738:	4013      	ands	r3, r2
 800173a:	2b01      	cmp	r3, #1
 800173c:	d009      	beq.n	8001752 <HAL_ADC_Init+0xa2>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	401a      	ands	r2, r3
 800174a:	2380      	movs	r3, #128	; 0x80
 800174c:	021b      	lsls	r3, r3, #8
 800174e:	429a      	cmp	r2, r3
 8001750:	d101      	bne.n	8001756 <HAL_ADC_Init+0xa6>
 8001752:	2301      	movs	r3, #1
 8001754:	e000      	b.n	8001758 <HAL_ADC_Init+0xa8>
 8001756:	2300      	movs	r3, #0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d116      	bne.n	800178a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2218      	movs	r2, #24
 8001764:	4393      	bics	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	430a      	orrs	r2, r1
 8001772:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	0899      	lsrs	r1, r3, #2
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685a      	ldr	r2, [r3, #4]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	68da      	ldr	r2, [r3, #12]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4964      	ldr	r1, [pc, #400]	; (8001928 <HAL_ADC_Init+0x278>)
 8001796:	400a      	ands	r2, r1
 8001798:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	7e1b      	ldrb	r3, [r3, #24]
 800179e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	7e5b      	ldrb	r3, [r3, #25]
 80017a4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	7e9b      	ldrb	r3, [r3, #26]
 80017ac:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80017ae:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d002      	beq.n	80017be <HAL_ADC_Init+0x10e>
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	015b      	lsls	r3, r3, #5
 80017bc:	e000      	b.n	80017c0 <HAL_ADC_Init+0x110>
 80017be:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80017c0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80017c6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	691b      	ldr	r3, [r3, #16]
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d101      	bne.n	80017d4 <HAL_ADC_Init+0x124>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e000      	b.n	80017d6 <HAL_ADC_Init+0x126>
 80017d4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80017d6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2124      	movs	r1, #36	; 0x24
 80017dc:	5c5b      	ldrb	r3, [r3, r1]
 80017de:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80017e0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017e2:	68ba      	ldr	r2, [r7, #8]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7edb      	ldrb	r3, [r3, #27]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d115      	bne.n	800181c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7e9b      	ldrb	r3, [r3, #26]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d105      	bne.n	8001804 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2280      	movs	r2, #128	; 0x80
 80017fc:	0252      	lsls	r2, r2, #9
 80017fe:	4313      	orrs	r3, r2
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	e00b      	b.n	800181c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001808:	2220      	movs	r2, #32
 800180a:	431a      	orrs	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001814:	2201      	movs	r2, #1
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	69da      	ldr	r2, [r3, #28]
 8001820:	23c2      	movs	r3, #194	; 0xc2
 8001822:	33ff      	adds	r3, #255	; 0xff
 8001824:	429a      	cmp	r2, r3
 8001826:	d007      	beq.n	8001838 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001830:	4313      	orrs	r3, r2
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	4313      	orrs	r3, r2
 8001836:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68d9      	ldr	r1, [r3, #12]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	430a      	orrs	r2, r1
 8001846:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	055b      	lsls	r3, r3, #21
 8001850:	429a      	cmp	r2, r3
 8001852:	d01b      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001858:	2b01      	cmp	r3, #1
 800185a:	d017      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001860:	2b02      	cmp	r3, #2
 8001862:	d013      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001868:	2b03      	cmp	r3, #3
 800186a:	d00f      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001870:	2b04      	cmp	r3, #4
 8001872:	d00b      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001878:	2b05      	cmp	r3, #5
 800187a:	d007      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001880:	2b06      	cmp	r3, #6
 8001882:	d003      	beq.n	800188c <HAL_ADC_Init+0x1dc>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001888:	2b07      	cmp	r3, #7
 800188a:	d112      	bne.n	80018b2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2107      	movs	r1, #7
 8001898:	438a      	bics	r2, r1
 800189a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6959      	ldr	r1, [r3, #20]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	2207      	movs	r2, #7
 80018a8:	401a      	ands	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	4a1c      	ldr	r2, [pc, #112]	; (800192c <HAL_ADC_Init+0x27c>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d10b      	bne.n	80018da <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018cc:	2203      	movs	r2, #3
 80018ce:	4393      	bics	r3, r2
 80018d0:	2201      	movs	r2, #1
 80018d2:	431a      	orrs	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80018d8:	e01c      	b.n	8001914 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018de:	2212      	movs	r2, #18
 80018e0:	4393      	bics	r3, r2
 80018e2:	2210      	movs	r2, #16
 80018e4:	431a      	orrs	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ee:	2201      	movs	r2, #1
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80018f6:	230f      	movs	r3, #15
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80018fe:	e009      	b.n	8001914 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001904:	2210      	movs	r2, #16
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800190c:	230f      	movs	r3, #15
 800190e:	18fb      	adds	r3, r7, r3
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001914:	230f      	movs	r3, #15
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	781b      	ldrb	r3, [r3, #0]
}
 800191a:	0018      	movs	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	b004      	add	sp, #16
 8001920:	bd80      	pop	{r7, pc}
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	fffffefd 	.word	0xfffffefd
 8001928:	fffe0219 	.word	0xfffe0219
 800192c:	833fffe7 	.word	0x833fffe7

08001930 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001938:	230f      	movs	r3, #15
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2204      	movs	r2, #4
 8001948:	4013      	ands	r3, r2
 800194a:	d138      	bne.n	80019be <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2234      	movs	r2, #52	; 0x34
 8001950:	5c9b      	ldrb	r3, [r3, r2]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d101      	bne.n	800195a <HAL_ADC_Start+0x2a>
 8001956:	2302      	movs	r3, #2
 8001958:	e038      	b.n	80019cc <HAL_ADC_Start+0x9c>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2234      	movs	r2, #52	; 0x34
 800195e:	2101      	movs	r1, #1
 8001960:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	7e5b      	ldrb	r3, [r3, #25]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d007      	beq.n	800197a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800196a:	230f      	movs	r3, #15
 800196c:	18fc      	adds	r4, r7, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	0018      	movs	r0, r3
 8001972:	f000 fb8f 	bl	8002094 <ADC_Enable>
 8001976:	0003      	movs	r3, r0
 8001978:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800197a:	230f      	movs	r3, #15
 800197c:	18fb      	adds	r3, r7, r3
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d120      	bne.n	80019c6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001988:	4a12      	ldr	r2, [pc, #72]	; (80019d4 <HAL_ADC_Start+0xa4>)
 800198a:	4013      	ands	r3, r2
 800198c:	2280      	movs	r2, #128	; 0x80
 800198e:	0052      	lsls	r2, r2, #1
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2234      	movs	r2, #52	; 0x34
 80019a0:	2100      	movs	r1, #0
 80019a2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	221c      	movs	r2, #28
 80019aa:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2104      	movs	r1, #4
 80019b8:	430a      	orrs	r2, r1
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	e003      	b.n	80019c6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019be:	230f      	movs	r3, #15
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	2202      	movs	r2, #2
 80019c4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019c6:	230f      	movs	r3, #15
 80019c8:	18fb      	adds	r3, r7, r3
 80019ca:	781b      	ldrb	r3, [r3, #0]
}
 80019cc:	0018      	movs	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b005      	add	sp, #20
 80019d2:	bd90      	pop	{r4, r7, pc}
 80019d4:	fffff0fe 	.word	0xfffff0fe

080019d8 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 80019d8:	b5b0      	push	{r4, r5, r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019e0:	230f      	movs	r3, #15
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2234      	movs	r2, #52	; 0x34
 80019ec:	5c9b      	ldrb	r3, [r3, r2]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <HAL_ADC_Stop+0x1e>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e029      	b.n	8001a4a <HAL_ADC_Stop+0x72>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2234      	movs	r2, #52	; 0x34
 80019fa:	2101      	movs	r1, #1
 80019fc:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80019fe:	250f      	movs	r5, #15
 8001a00:	197c      	adds	r4, r7, r5
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	0018      	movs	r0, r3
 8001a06:	f000 fc3a 	bl	800227e <ADC_ConversionStop>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001a0e:	197b      	adds	r3, r7, r5
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d112      	bne.n	8001a3c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001a16:	197c      	adds	r4, r7, r5
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	f000 fbbe 	bl	800219c <ADC_Disable>
 8001a20:	0003      	movs	r3, r0
 8001a22:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001a24:	197b      	adds	r3, r7, r5
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d107      	bne.n	8001a3c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a30:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <HAL_ADC_Stop+0x7c>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	2201      	movs	r2, #1
 8001a36:	431a      	orrs	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2234      	movs	r2, #52	; 0x34
 8001a40:	2100      	movs	r1, #0
 8001a42:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001a44:	230f      	movs	r3, #15
 8001a46:	18fb      	adds	r3, r7, r3
 8001a48:	781b      	ldrb	r3, [r3, #0]
}
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b004      	add	sp, #16
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	fffffefe 	.word	0xfffffefe

08001a58 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d102      	bne.n	8001a70 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001a6a:	2308      	movs	r3, #8
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	e014      	b.n	8001a9a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2201      	movs	r2, #1
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d10b      	bne.n	8001a96 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	2220      	movs	r2, #32
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2234      	movs	r2, #52	; 0x34
 8001a8e:	2100      	movs	r1, #0
 8001a90:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e071      	b.n	8001b7a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001a96:	230c      	movs	r3, #12
 8001a98:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a9a:	f7ff fddb 	bl	8001654 <HAL_GetTick>
 8001a9e:	0003      	movs	r3, r0
 8001aa0:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001aa2:	e01f      	b.n	8001ae4 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	d01c      	beq.n	8001ae4 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d007      	beq.n	8001ac0 <HAL_ADC_PollForConversion+0x68>
 8001ab0:	f7ff fdd0 	bl	8001654 <HAL_GetTick>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d211      	bcs.n	8001ae4 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d10b      	bne.n	8001ae4 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2234      	movs	r2, #52	; 0x34
 8001adc:	2100      	movs	r1, #0
 8001ade:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e04a      	b.n	8001b7a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	4013      	ands	r3, r2
 8001aee:	d0d9      	beq.n	8001aa4 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af4:	2280      	movs	r2, #128	; 0x80
 8001af6:	0092      	lsls	r2, r2, #2
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	23c0      	movs	r3, #192	; 0xc0
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d12d      	bne.n	8001b68 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d129      	bne.n	8001b68 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d122      	bne.n	8001b68 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2204      	movs	r2, #4
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d110      	bne.n	8001b50 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	210c      	movs	r1, #12
 8001b3a:	438a      	bics	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b42:	4a10      	ldr	r2, [pc, #64]	; (8001b84 <HAL_ADC_PollForConversion+0x12c>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	2201      	movs	r2, #1
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	639a      	str	r2, [r3, #56]	; 0x38
 8001b4e:	e00b      	b.n	8001b68 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b54:	2220      	movs	r2, #32
 8001b56:	431a      	orrs	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b60:	2201      	movs	r2, #1
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	7e1b      	ldrb	r3, [r3, #24]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d103      	bne.n	8001b78 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	220c      	movs	r2, #12
 8001b76:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b004      	add	sp, #16
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	fffffefe 	.word	0xfffffefe

08001b88 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b90:	230f      	movs	r3, #15
 8001b92:	18fb      	adds	r3, r7, r3
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	2204      	movs	r2, #4
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d156      	bne.n	8001c52 <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2234      	movs	r2, #52	; 0x34
 8001ba8:	5c9b      	ldrb	r3, [r3, r2]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_Start_IT+0x2a>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	e056      	b.n	8001c60 <HAL_ADC_Start_IT+0xd8>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2234      	movs	r2, #52	; 0x34
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7e5b      	ldrb	r3, [r3, #25]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d007      	beq.n	8001bd2 <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001bc2:	230f      	movs	r3, #15
 8001bc4:	18fc      	adds	r4, r7, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f000 fa63 	bl	8002094 <ADC_Enable>
 8001bce:	0003      	movs	r3, r0
 8001bd0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001bd2:	230f      	movs	r3, #15
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d13e      	bne.n	8001c5a <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be0:	4a21      	ldr	r2, [pc, #132]	; (8001c68 <HAL_ADC_Start_IT+0xe0>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	2280      	movs	r2, #128	; 0x80
 8001be6:	0052      	lsls	r2, r2, #1
 8001be8:	431a      	orrs	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2234      	movs	r2, #52	; 0x34
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	221c      	movs	r2, #28
 8001c02:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	2b08      	cmp	r3, #8
 8001c0a:	d110      	bne.n	8001c2e <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2104      	movs	r1, #4
 8001c18:	438a      	bics	r2, r1
 8001c1a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2118      	movs	r1, #24
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	605a      	str	r2, [r3, #4]
          break;
 8001c2c:	e008      	b.n	8001c40 <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	211c      	movs	r1, #28
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	605a      	str	r2, [r3, #4]
          break;
 8001c3e:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	e003      	b.n	8001c5a <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c52:	230f      	movs	r3, #15
 8001c54:	18fb      	adds	r3, r7, r3
 8001c56:	2202      	movs	r2, #2
 8001c58:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8001c5a:	230f      	movs	r3, #15
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	781b      	ldrb	r3, [r3, #0]
}
 8001c60:	0018      	movs	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b005      	add	sp, #20
 8001c66:	bd90      	pop	{r4, r7, pc}
 8001c68:	fffff0fe 	.word	0xfffff0fe

08001c6c <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8001c6c:	b5b0      	push	{r4, r5, r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c74:	230f      	movs	r3, #15
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2234      	movs	r2, #52	; 0x34
 8001c80:	5c9b      	ldrb	r3, [r3, r2]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_ADC_Stop_IT+0x1e>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e033      	b.n	8001cf2 <HAL_ADC_Stop_IT+0x86>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2234      	movs	r2, #52	; 0x34
 8001c8e:	2101      	movs	r1, #1
 8001c90:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001c92:	250f      	movs	r5, #15
 8001c94:	197c      	adds	r4, r7, r5
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f000 faf0 	bl	800227e <ADC_ConversionStop>
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	7023      	strb	r3, [r4, #0]
   
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001ca2:	0028      	movs	r0, r5
 8001ca4:	183b      	adds	r3, r7, r0
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d11b      	bne.n	8001ce4 <HAL_ADC_Stop_IT+0x78>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	211c      	movs	r1, #28
 8001cb8:	438a      	bics	r2, r1
 8001cba:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001cbc:	0005      	movs	r5, r0
 8001cbe:	183c      	adds	r4, r7, r0
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 fa6a 	bl	800219c <ADC_Disable>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001ccc:	197b      	adds	r3, r7, r5
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d107      	bne.n	8001ce4 <HAL_ADC_Stop_IT+0x78>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd8:	4a08      	ldr	r2, [pc, #32]	; (8001cfc <HAL_ADC_Stop_IT+0x90>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	2201      	movs	r2, #1
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2234      	movs	r2, #52	; 0x34
 8001ce8:	2100      	movs	r1, #0
 8001cea:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001cec:	230f      	movs	r3, #15
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	781b      	ldrb	r3, [r3, #0]
}
 8001cf2:	0018      	movs	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b004      	add	sp, #16
 8001cf8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	fffffefe 	.word	0xfffffefe

08001d00 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001d0e:	0018      	movs	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b002      	add	sp, #8
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2204      	movs	r2, #4
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d106      	bne.n	8001d3c <HAL_ADC_IRQHandler+0x24>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2204      	movs	r2, #4
 8001d36:	4013      	ands	r3, r2
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	d00d      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2208      	movs	r2, #8
 8001d44:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d14f      	bne.n	8001dea <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2208      	movs	r2, #8
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d148      	bne.n	8001dea <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d106      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d66:	2280      	movs	r2, #128	; 0x80
 8001d68:	0092      	lsls	r2, r2, #2
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	23c0      	movs	r3, #192	; 0xc0
 8001d78:	011b      	lsls	r3, r3, #4
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d12d      	bne.n	8001dda <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d129      	bne.n	8001dda <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2208      	movs	r2, #8
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d122      	bne.n	8001dda <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d110      	bne.n	8001dc2 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	210c      	movs	r1, #12
 8001dac:	438a      	bics	r2, r1
 8001dae:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db4:	4a33      	ldr	r2, [pc, #204]	; (8001e84 <HAL_ADC_IRQHandler+0x16c>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	2201      	movs	r2, #1
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	639a      	str	r2, [r3, #56]	; 0x38
 8001dc0:	e00b      	b.n	8001dda <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	431a      	orrs	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe ff1f 	bl	8000c20 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	220c      	movs	r2, #12
 8001de8:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b80      	cmp	r3, #128	; 0x80
 8001df6:	d115      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x10c>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2280      	movs	r2, #128	; 0x80
 8001e00:	4013      	ands	r3, r2
 8001e02:	2b80      	cmp	r3, #128	; 0x80
 8001e04:	d10e      	bne.n	8001e24 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	0252      	lsls	r2, r2, #9
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	0018      	movs	r0, r3
 8001e18:	f000 f836 	bl	8001e88 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2280      	movs	r2, #128	; 0x80
 8001e22:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2210      	movs	r2, #16
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	2b10      	cmp	r3, #16
 8001e30:	d123      	bne.n	8001e7a <HAL_ADC_IRQHandler+0x162>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2210      	movs	r2, #16
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2b10      	cmp	r3, #16
 8001e3e:	d11c      	bne.n	8001e7a <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d006      	beq.n	8001e56 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d10d      	bne.n	8001e72 <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2210      	movs	r2, #16
 8001e68:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f000 f813 	bl	8001e98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2210      	movs	r2, #16
 8001e78:	601a      	str	r2, [r3, #0]
  }

}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b002      	add	sp, #8
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	fffffefe 	.word	0xfffffefe

08001e88 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001e90:	46c0      	nop			; (mov r8, r8)
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b002      	add	sp, #8
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ea0:	46c0      	nop			; (mov r8, r8)
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	b002      	add	sp, #8
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb2:	230f      	movs	r3, #15
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec2:	2380      	movs	r3, #128	; 0x80
 8001ec4:	055b      	lsls	r3, r3, #21
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d011      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x46>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d00d      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x46>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d009      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x46>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	d005      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x46>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	d001      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x46>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2234      	movs	r2, #52	; 0x34
 8001ef2:	5c9b      	ldrb	r3, [r3, r2]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x54>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e0bb      	b.n	8002074 <HAL_ADC_ConfigChannel+0x1cc>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2234      	movs	r2, #52	; 0x34
 8001f00:	2101      	movs	r1, #1
 8001f02:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d000      	beq.n	8001f12 <HAL_ADC_ConfigChannel+0x6a>
 8001f10:	e09f      	b.n	8002052 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	4a59      	ldr	r2, [pc, #356]	; (800207c <HAL_ADC_ConfigChannel+0x1d4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d100      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x76>
 8001f1c:	e077      	b.n	800200e <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	430a      	orrs	r2, r1
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	055b      	lsls	r3, r3, #21
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d037      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d033      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d02f      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d02b      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d027      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f64:	2b05      	cmp	r3, #5
 8001f66:	d023      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6c:	2b06      	cmp	r3, #6
 8001f6e:	d01f      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f74:	2b07      	cmp	r3, #7
 8001f76:	d01b      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	2107      	movs	r1, #7
 8001f84:	400b      	ands	r3, r1
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d012      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	695a      	ldr	r2, [r3, #20]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2107      	movs	r1, #7
 8001f96:	438a      	bics	r2, r1
 8001f98:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6959      	ldr	r1, [r3, #20]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	2207      	movs	r2, #7
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b10      	cmp	r3, #16
 8001fb6:	d003      	beq.n	8001fc0 <HAL_ADC_ConfigChannel+0x118>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b11      	cmp	r3, #17
 8001fbe:	d152      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001fc0:	4b2f      	ldr	r3, [pc, #188]	; (8002080 <HAL_ADC_ConfigChannel+0x1d8>)
 8001fc2:	6819      	ldr	r1, [r3, #0]
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b10      	cmp	r3, #16
 8001fca:	d102      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x12a>
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	041b      	lsls	r3, r3, #16
 8001fd0:	e001      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x12e>
 8001fd2:	2380      	movs	r3, #128	; 0x80
 8001fd4:	03db      	lsls	r3, r3, #15
 8001fd6:	4a2a      	ldr	r2, [pc, #168]	; (8002080 <HAL_ADC_ConfigChannel+0x1d8>)
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b10      	cmp	r3, #16
 8001fe2:	d140      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <HAL_ADC_ConfigChannel+0x1dc>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4927      	ldr	r1, [pc, #156]	; (8002088 <HAL_ADC_ConfigChannel+0x1e0>)
 8001fea:	0018      	movs	r0, r3
 8001fec:	f7fe f88c 	bl	8000108 <__udivsi3>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	001a      	movs	r2, r3
 8001ff4:	0013      	movs	r3, r2
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	189b      	adds	r3, r3, r2
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ffe:	e002      	b.n	8002006 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	3b01      	subs	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f9      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x158>
 800200c:	e02b      	b.n	8002066 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	4099      	lsls	r1, r3
 800201c:	000b      	movs	r3, r1
 800201e:	43d9      	mvns	r1, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	400a      	ands	r2, r1
 8002026:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b10      	cmp	r3, #16
 800202e:	d003      	beq.n	8002038 <HAL_ADC_ConfigChannel+0x190>
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b11      	cmp	r3, #17
 8002036:	d116      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002038:	4b11      	ldr	r3, [pc, #68]	; (8002080 <HAL_ADC_ConfigChannel+0x1d8>)
 800203a:	6819      	ldr	r1, [r3, #0]
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b10      	cmp	r3, #16
 8002042:	d101      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x1a0>
 8002044:	4a11      	ldr	r2, [pc, #68]	; (800208c <HAL_ADC_ConfigChannel+0x1e4>)
 8002046:	e000      	b.n	800204a <HAL_ADC_ConfigChannel+0x1a2>
 8002048:	4a11      	ldr	r2, [pc, #68]	; (8002090 <HAL_ADC_ConfigChannel+0x1e8>)
 800204a:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <HAL_ADC_ConfigChannel+0x1d8>)
 800204c:	400a      	ands	r2, r1
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	e009      	b.n	8002066 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002056:	2220      	movs	r2, #32
 8002058:	431a      	orrs	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800205e:	230f      	movs	r3, #15
 8002060:	18fb      	adds	r3, r7, r3
 8002062:	2201      	movs	r2, #1
 8002064:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2234      	movs	r2, #52	; 0x34
 800206a:	2100      	movs	r1, #0
 800206c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800206e:	230f      	movs	r3, #15
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	781b      	ldrb	r3, [r3, #0]
}
 8002074:	0018      	movs	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	b004      	add	sp, #16
 800207a:	bd80      	pop	{r7, pc}
 800207c:	00001001 	.word	0x00001001
 8002080:	40012708 	.word	0x40012708
 8002084:	20000004 	.word	0x20000004
 8002088:	000f4240 	.word	0x000f4240
 800208c:	ff7fffff 	.word	0xff7fffff
 8002090:	ffbfffff 	.word	0xffbfffff

08002094 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2203      	movs	r2, #3
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d112      	bne.n	80020d8 <ADC_Enable+0x44>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2201      	movs	r2, #1
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d009      	beq.n	80020d4 <ADC_Enable+0x40>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	021b      	lsls	r3, r3, #8
 80020ca:	401a      	ands	r2, r3
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d101      	bne.n	80020d8 <ADC_Enable+0x44>
 80020d4:	2301      	movs	r3, #1
 80020d6:	e000      	b.n	80020da <ADC_Enable+0x46>
 80020d8:	2300      	movs	r3, #0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d152      	bne.n	8002184 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	4a2a      	ldr	r2, [pc, #168]	; (8002190 <ADC_Enable+0xfc>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	d00d      	beq.n	8002106 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ee:	2210      	movs	r2, #16
 80020f0:	431a      	orrs	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020fa:	2201      	movs	r2, #1
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e03f      	b.n	8002186 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2101      	movs	r1, #1
 8002112:	430a      	orrs	r2, r1
 8002114:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002116:	4b1f      	ldr	r3, [pc, #124]	; (8002194 <ADC_Enable+0x100>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	491f      	ldr	r1, [pc, #124]	; (8002198 <ADC_Enable+0x104>)
 800211c:	0018      	movs	r0, r3
 800211e:	f7fd fff3 	bl	8000108 <__udivsi3>
 8002122:	0003      	movs	r3, r0
 8002124:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002126:	e002      	b.n	800212e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	3b01      	subs	r3, #1
 800212c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1f9      	bne.n	8002128 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002134:	f7ff fa8e 	bl	8001654 <HAL_GetTick>
 8002138:	0003      	movs	r3, r0
 800213a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800213c:	e01b      	b.n	8002176 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800213e:	f7ff fa89 	bl	8001654 <HAL_GetTick>
 8002142:	0002      	movs	r2, r0
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d914      	bls.n	8002176 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2201      	movs	r2, #1
 8002154:	4013      	ands	r3, r2
 8002156:	2b01      	cmp	r3, #1
 8002158:	d00d      	beq.n	8002176 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800215e:	2210      	movs	r2, #16
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800216a:	2201      	movs	r2, #1
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e007      	b.n	8002186 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2201      	movs	r2, #1
 800217e:	4013      	ands	r3, r2
 8002180:	2b01      	cmp	r3, #1
 8002182:	d1dc      	bne.n	800213e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	0018      	movs	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	b004      	add	sp, #16
 800218c:	bd80      	pop	{r7, pc}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	80000017 	.word	0x80000017
 8002194:	20000004 	.word	0x20000004
 8002198:	000f4240 	.word	0x000f4240

0800219c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	2203      	movs	r2, #3
 80021b0:	4013      	ands	r3, r2
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d112      	bne.n	80021dc <ADC_Disable+0x40>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2201      	movs	r2, #1
 80021be:	4013      	ands	r3, r2
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d009      	beq.n	80021d8 <ADC_Disable+0x3c>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	401a      	ands	r2, r3
 80021d0:	2380      	movs	r3, #128	; 0x80
 80021d2:	021b      	lsls	r3, r3, #8
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d101      	bne.n	80021dc <ADC_Disable+0x40>
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <ADC_Disable+0x42>
 80021dc:	2300      	movs	r3, #0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d048      	beq.n	8002274 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2205      	movs	r2, #5
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d110      	bne.n	8002212 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2102      	movs	r1, #2
 80021fc:	430a      	orrs	r2, r1
 80021fe:	609a      	str	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2203      	movs	r2, #3
 8002206:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002208:	f7ff fa24 	bl	8001654 <HAL_GetTick>
 800220c:	0003      	movs	r3, r0
 800220e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002210:	e029      	b.n	8002266 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002216:	2210      	movs	r2, #16
 8002218:	431a      	orrs	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002222:	2201      	movs	r2, #1
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e023      	b.n	8002276 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800222e:	f7ff fa11 	bl	8001654 <HAL_GetTick>
 8002232:	0002      	movs	r2, r0
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d914      	bls.n	8002266 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2201      	movs	r2, #1
 8002244:	4013      	ands	r3, r2
 8002246:	2b01      	cmp	r3, #1
 8002248:	d10d      	bne.n	8002266 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800224e:	2210      	movs	r2, #16
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800225a:	2201      	movs	r2, #1
 800225c:	431a      	orrs	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e007      	b.n	8002276 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2201      	movs	r2, #1
 800226e:	4013      	ands	r3, r2
 8002270:	2b01      	cmp	r3, #1
 8002272:	d0dc      	beq.n	800222e <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	0018      	movs	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	b004      	add	sp, #16
 800227c:	bd80      	pop	{r7, pc}

0800227e <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	2204      	movs	r2, #4
 8002292:	4013      	ands	r3, r2
 8002294:	d03a      	beq.n	800230c <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	2204      	movs	r2, #4
 800229e:	4013      	ands	r3, r2
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d10d      	bne.n	80022c0 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	2202      	movs	r2, #2
 80022ac:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80022ae:	d107      	bne.n	80022c0 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2110      	movs	r1, #16
 80022bc:	430a      	orrs	r2, r1
 80022be:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022c0:	f7ff f9c8 	bl	8001654 <HAL_GetTick>
 80022c4:	0003      	movs	r3, r0
 80022c6:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80022c8:	e01a      	b.n	8002300 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80022ca:	f7ff f9c3 	bl	8001654 <HAL_GetTick>
 80022ce:	0002      	movs	r2, r0
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d913      	bls.n	8002300 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2204      	movs	r2, #4
 80022e0:	4013      	ands	r3, r2
 80022e2:	d00d      	beq.n	8002300 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e8:	2210      	movs	r2, #16
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f4:	2201      	movs	r2, #1
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e006      	b.n	800230e <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2204      	movs	r2, #4
 8002308:	4013      	ands	r3, r2
 800230a:	d1de      	bne.n	80022ca <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b004      	add	sp, #16
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002320:	2317      	movs	r3, #23
 8002322:	18fb      	adds	r3, r7, r3
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2234      	movs	r2, #52	; 0x34
 8002334:	5c9b      	ldrb	r3, [r3, r2]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d101      	bne.n	800233e <HAL_ADCEx_Calibration_Start+0x26>
 800233a:	2302      	movs	r3, #2
 800233c:	e08d      	b.n	800245a <HAL_ADCEx_Calibration_Start+0x142>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2234      	movs	r2, #52	; 0x34
 8002342:	2101      	movs	r1, #1
 8002344:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	2203      	movs	r2, #3
 800234e:	4013      	ands	r3, r2
 8002350:	2b01      	cmp	r3, #1
 8002352:	d112      	bne.n	800237a <HAL_ADCEx_Calibration_Start+0x62>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2201      	movs	r2, #1
 800235c:	4013      	ands	r3, r2
 800235e:	2b01      	cmp	r3, #1
 8002360:	d009      	beq.n	8002376 <HAL_ADCEx_Calibration_Start+0x5e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	2380      	movs	r3, #128	; 0x80
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	401a      	ands	r2, r3
 800236e:	2380      	movs	r3, #128	; 0x80
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	429a      	cmp	r2, r3
 8002374:	d101      	bne.n	800237a <HAL_ADCEx_Calibration_Start+0x62>
 8002376:	2301      	movs	r3, #1
 8002378:	e000      	b.n	800237c <HAL_ADCEx_Calibration_Start+0x64>
 800237a:	2300      	movs	r3, #0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d15b      	bne.n	8002438 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	4a37      	ldr	r2, [pc, #220]	; (8002464 <HAL_ADCEx_Calibration_Start+0x14c>)
 8002386:	4013      	ands	r3, r2
 8002388:	2202      	movs	r2, #2
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	2203      	movs	r2, #3
 8002398:	4013      	ands	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2103      	movs	r1, #3
 80023a8:	438a      	bics	r2, r1
 80023aa:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2180      	movs	r1, #128	; 0x80
 80023b8:	0609      	lsls	r1, r1, #24
 80023ba:	430a      	orrs	r2, r1
 80023bc:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80023be:	f7ff f949 	bl	8001654 <HAL_GetTick>
 80023c2:	0003      	movs	r3, r0
 80023c4:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023c6:	e01d      	b.n	8002404 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023c8:	f7ff f944 	bl	8001654 <HAL_GetTick>
 80023cc:	0002      	movs	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d916      	bls.n	8002404 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	0fdb      	lsrs	r3, r3, #31
 80023de:	07da      	lsls	r2, r3, #31
 80023e0:	2380      	movs	r3, #128	; 0x80
 80023e2:	061b      	lsls	r3, r3, #24
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d10d      	bne.n	8002404 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ec:	2212      	movs	r2, #18
 80023ee:	4393      	bics	r3, r2
 80023f0:	2210      	movs	r2, #16
 80023f2:	431a      	orrs	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2234      	movs	r2, #52	; 0x34
 80023fc:	2100      	movs	r1, #0
 80023fe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e02a      	b.n	800245a <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	0fdb      	lsrs	r3, r3, #31
 800240c:	07da      	lsls	r2, r3, #31
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	061b      	lsls	r3, r3, #24
 8002412:	429a      	cmp	r2, r3
 8002414:	d0d8      	beq.n	80023c8 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68d9      	ldr	r1, [r3, #12]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	430a      	orrs	r2, r1
 8002424:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242a:	2203      	movs	r2, #3
 800242c:	4393      	bics	r3, r2
 800242e:	2201      	movs	r2, #1
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	639a      	str	r2, [r3, #56]	; 0x38
 8002436:	e009      	b.n	800244c <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800243c:	2220      	movs	r2, #32
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002444:	2317      	movs	r3, #23
 8002446:	18fb      	adds	r3, r7, r3
 8002448:	2201      	movs	r2, #1
 800244a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2234      	movs	r2, #52	; 0x34
 8002450:	2100      	movs	r1, #0
 8002452:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002454:	2317      	movs	r3, #23
 8002456:	18fb      	adds	r3, r7, r3
 8002458:	781b      	ldrb	r3, [r3, #0]
}
 800245a:	0018      	movs	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	b006      	add	sp, #24
 8002460:	bd80      	pop	{r7, pc}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	fffffefd 	.word	0xfffffefd

08002468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	0002      	movs	r2, r0
 8002470:	1dfb      	adds	r3, r7, #7
 8002472:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002474:	1dfb      	adds	r3, r7, #7
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b7f      	cmp	r3, #127	; 0x7f
 800247a:	d809      	bhi.n	8002490 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800247c:	1dfb      	adds	r3, r7, #7
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	001a      	movs	r2, r3
 8002482:	231f      	movs	r3, #31
 8002484:	401a      	ands	r2, r3
 8002486:	4b04      	ldr	r3, [pc, #16]	; (8002498 <__NVIC_EnableIRQ+0x30>)
 8002488:	2101      	movs	r1, #1
 800248a:	4091      	lsls	r1, r2
 800248c:	000a      	movs	r2, r1
 800248e:	601a      	str	r2, [r3, #0]
  }
}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	46bd      	mov	sp, r7
 8002494:	b002      	add	sp, #8
 8002496:	bd80      	pop	{r7, pc}
 8002498:	e000e100 	.word	0xe000e100

0800249c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800249c:	b590      	push	{r4, r7, lr}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	0002      	movs	r2, r0
 80024a4:	6039      	str	r1, [r7, #0]
 80024a6:	1dfb      	adds	r3, r7, #7
 80024a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	2b7f      	cmp	r3, #127	; 0x7f
 80024b0:	d828      	bhi.n	8002504 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024b2:	4a2f      	ldr	r2, [pc, #188]	; (8002570 <__NVIC_SetPriority+0xd4>)
 80024b4:	1dfb      	adds	r3, r7, #7
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b25b      	sxtb	r3, r3
 80024ba:	089b      	lsrs	r3, r3, #2
 80024bc:	33c0      	adds	r3, #192	; 0xc0
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	589b      	ldr	r3, [r3, r2]
 80024c2:	1dfa      	adds	r2, r7, #7
 80024c4:	7812      	ldrb	r2, [r2, #0]
 80024c6:	0011      	movs	r1, r2
 80024c8:	2203      	movs	r2, #3
 80024ca:	400a      	ands	r2, r1
 80024cc:	00d2      	lsls	r2, r2, #3
 80024ce:	21ff      	movs	r1, #255	; 0xff
 80024d0:	4091      	lsls	r1, r2
 80024d2:	000a      	movs	r2, r1
 80024d4:	43d2      	mvns	r2, r2
 80024d6:	401a      	ands	r2, r3
 80024d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	019b      	lsls	r3, r3, #6
 80024de:	22ff      	movs	r2, #255	; 0xff
 80024e0:	401a      	ands	r2, r3
 80024e2:	1dfb      	adds	r3, r7, #7
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	0018      	movs	r0, r3
 80024e8:	2303      	movs	r3, #3
 80024ea:	4003      	ands	r3, r0
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024f0:	481f      	ldr	r0, [pc, #124]	; (8002570 <__NVIC_SetPriority+0xd4>)
 80024f2:	1dfb      	adds	r3, r7, #7
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b25b      	sxtb	r3, r3
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	430a      	orrs	r2, r1
 80024fc:	33c0      	adds	r3, #192	; 0xc0
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002502:	e031      	b.n	8002568 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002504:	4a1b      	ldr	r2, [pc, #108]	; (8002574 <__NVIC_SetPriority+0xd8>)
 8002506:	1dfb      	adds	r3, r7, #7
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	0019      	movs	r1, r3
 800250c:	230f      	movs	r3, #15
 800250e:	400b      	ands	r3, r1
 8002510:	3b08      	subs	r3, #8
 8002512:	089b      	lsrs	r3, r3, #2
 8002514:	3306      	adds	r3, #6
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	18d3      	adds	r3, r2, r3
 800251a:	3304      	adds	r3, #4
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	1dfa      	adds	r2, r7, #7
 8002520:	7812      	ldrb	r2, [r2, #0]
 8002522:	0011      	movs	r1, r2
 8002524:	2203      	movs	r2, #3
 8002526:	400a      	ands	r2, r1
 8002528:	00d2      	lsls	r2, r2, #3
 800252a:	21ff      	movs	r1, #255	; 0xff
 800252c:	4091      	lsls	r1, r2
 800252e:	000a      	movs	r2, r1
 8002530:	43d2      	mvns	r2, r2
 8002532:	401a      	ands	r2, r3
 8002534:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	22ff      	movs	r2, #255	; 0xff
 800253c:	401a      	ands	r2, r3
 800253e:	1dfb      	adds	r3, r7, #7
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	0018      	movs	r0, r3
 8002544:	2303      	movs	r3, #3
 8002546:	4003      	ands	r3, r0
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800254c:	4809      	ldr	r0, [pc, #36]	; (8002574 <__NVIC_SetPriority+0xd8>)
 800254e:	1dfb      	adds	r3, r7, #7
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	001c      	movs	r4, r3
 8002554:	230f      	movs	r3, #15
 8002556:	4023      	ands	r3, r4
 8002558:	3b08      	subs	r3, #8
 800255a:	089b      	lsrs	r3, r3, #2
 800255c:	430a      	orrs	r2, r1
 800255e:	3306      	adds	r3, #6
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	18c3      	adds	r3, r0, r3
 8002564:	3304      	adds	r3, #4
 8002566:	601a      	str	r2, [r3, #0]
}
 8002568:	46c0      	nop			; (mov r8, r8)
 800256a:	46bd      	mov	sp, r7
 800256c:	b003      	add	sp, #12
 800256e:	bd90      	pop	{r4, r7, pc}
 8002570:	e000e100 	.word	0xe000e100
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	1e5a      	subs	r2, r3, #1
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	045b      	lsls	r3, r3, #17
 8002588:	429a      	cmp	r2, r3
 800258a:	d301      	bcc.n	8002590 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800258c:	2301      	movs	r3, #1
 800258e:	e010      	b.n	80025b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002590:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <SysTick_Config+0x44>)
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	3a01      	subs	r2, #1
 8002596:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002598:	2301      	movs	r3, #1
 800259a:	425b      	negs	r3, r3
 800259c:	2103      	movs	r1, #3
 800259e:	0018      	movs	r0, r3
 80025a0:	f7ff ff7c 	bl	800249c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <SysTick_Config+0x44>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025aa:	4b04      	ldr	r3, [pc, #16]	; (80025bc <SysTick_Config+0x44>)
 80025ac:	2207      	movs	r2, #7
 80025ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	0018      	movs	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b002      	add	sp, #8
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	e000e010 	.word	0xe000e010

080025c0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	210f      	movs	r1, #15
 80025cc:	187b      	adds	r3, r7, r1
 80025ce:	1c02      	adds	r2, r0, #0
 80025d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	187b      	adds	r3, r7, r1
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	b25b      	sxtb	r3, r3
 80025da:	0011      	movs	r1, r2
 80025dc:	0018      	movs	r0, r3
 80025de:	f7ff ff5d 	bl	800249c <__NVIC_SetPriority>
}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b004      	add	sp, #16
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	0002      	movs	r2, r0
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f6:	1dfb      	adds	r3, r7, #7
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	b25b      	sxtb	r3, r3
 80025fc:	0018      	movs	r0, r3
 80025fe:	f7ff ff33 	bl	8002468 <__NVIC_EnableIRQ>
}
 8002602:	46c0      	nop			; (mov r8, r8)
 8002604:	46bd      	mov	sp, r7
 8002606:	b002      	add	sp, #8
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b082      	sub	sp, #8
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	0018      	movs	r0, r3
 8002616:	f7ff ffaf 	bl	8002578 <SysTick_Config>
 800261a:	0003      	movs	r3, r0
}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b002      	add	sp, #8
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2221      	movs	r2, #33	; 0x21
 8002630:	5c9b      	ldrb	r3, [r3, r2]
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d008      	beq.n	800264a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2204      	movs	r2, #4
 800263c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2220      	movs	r2, #32
 8002642:	2100      	movs	r1, #0
 8002644:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e020      	b.n	800268c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	210e      	movs	r1, #14
 8002656:	438a      	bics	r2, r1
 8002658:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2101      	movs	r1, #1
 8002666:	438a      	bics	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002672:	2101      	movs	r1, #1
 8002674:	4091      	lsls	r1, r2
 8002676:	000a      	movs	r2, r1
 8002678:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2221      	movs	r2, #33	; 0x21
 800267e:	2101      	movs	r1, #1
 8002680:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2220      	movs	r2, #32
 8002686:	2100      	movs	r1, #0
 8002688:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800269c:	210f      	movs	r1, #15
 800269e:	187b      	adds	r3, r7, r1
 80026a0:	2200      	movs	r2, #0
 80026a2:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2221      	movs	r2, #33	; 0x21
 80026a8:	5c9b      	ldrb	r3, [r3, r2]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d006      	beq.n	80026be <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2204      	movs	r2, #4
 80026b4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80026b6:	187b      	adds	r3, r7, r1
 80026b8:	2201      	movs	r2, #1
 80026ba:	701a      	strb	r2, [r3, #0]
 80026bc:	e028      	b.n	8002710 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	210e      	movs	r1, #14
 80026ca:	438a      	bics	r2, r1
 80026cc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2101      	movs	r1, #1
 80026da:	438a      	bics	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e6:	2101      	movs	r1, #1
 80026e8:	4091      	lsls	r1, r2
 80026ea:	000a      	movs	r2, r1
 80026ec:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2221      	movs	r2, #33	; 0x21
 80026f2:	2101      	movs	r1, #1
 80026f4:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2220      	movs	r2, #32
 80026fa:	2100      	movs	r1, #0
 80026fc:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002702:	2b00      	cmp	r3, #0
 8002704:	d004      	beq.n	8002710 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	0010      	movs	r0, r2
 800270e:	4798      	blx	r3
    } 
  }
  return status;
 8002710:	230f      	movs	r3, #15
 8002712:	18fb      	adds	r3, r7, r3
 8002714:	781b      	ldrb	r3, [r3, #0]
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	b004      	add	sp, #16
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2221      	movs	r2, #33	; 0x21
 800272a:	5c9b      	ldrb	r3, [r3, r2]
 800272c:	b2db      	uxtb	r3, r3
}
 800272e:	0018      	movs	r0, r3
 8002730:	46bd      	mov	sp, r7
 8002732:	b002      	add	sp, #8
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8002738:	b5b0      	push	{r4, r5, r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002742:	4b6e      	ldr	r3, [pc, #440]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	2210      	movs	r2, #16
 8002748:	4013      	ands	r3, r2
 800274a:	2b10      	cmp	r3, #16
 800274c:	d005      	beq.n	800275a <HAL_FLASH_IRQHandler+0x22>
 800274e:	4b6b      	ldr	r3, [pc, #428]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2204      	movs	r2, #4
 8002754:	4013      	ands	r3, r2
 8002756:	2b04      	cmp	r3, #4
 8002758:	d10f      	bne.n	800277a <HAL_FLASH_IRQHandler+0x42>
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 800275a:	4b69      	ldr	r3, [pc, #420]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8002760:	4b67      	ldr	r3, [pc, #412]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002762:	2201      	movs	r2, #1
 8002764:	4252      	negs	r2, r2
 8002766:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8002768:	f000 f8fa 	bl	8002960 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0018      	movs	r0, r3
 8002770:	f000 f8d2 	bl	8002918 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002774:	4b62      	ldr	r3, [pc, #392]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800277a:	4b60      	ldr	r3, [pc, #384]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	2220      	movs	r2, #32
 8002780:	4013      	ands	r3, r2
 8002782:	2b20      	cmp	r3, #32
 8002784:	d000      	beq.n	8002788 <HAL_FLASH_IRQHandler+0x50>
 8002786:	e0a1      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002788:	4b5c      	ldr	r3, [pc, #368]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 800278a:	2220      	movs	r2, #32
 800278c:	60da      	str	r2, [r3, #12]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 800278e:	4b5c      	ldr	r3, [pc, #368]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d100      	bne.n	800279a <HAL_FLASH_IRQHandler+0x62>
 8002798:	e098      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 800279a:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d132      	bne.n	800280a <HAL_FLASH_IRQHandler+0xd2>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 80027a4:	4b56      	ldr	r3, [pc, #344]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	1e5a      	subs	r2, r3, #1
 80027aa:	4b55      	ldr	r3, [pc, #340]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027ac:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 80027ae:	4b54      	ldr	r3, [pc, #336]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d01b      	beq.n	80027ee <HAL_FLASH_IRQHandler+0xb6>
        {
          addresstmp = pFlash.Address;
 80027b6:	4b52      	ldr	r3, [pc, #328]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	0018      	movs	r0, r3
 80027c0:	f000 f8a2 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 80027c4:	4b4e      	ldr	r3, [pc, #312]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2280      	movs	r2, #128	; 0x80
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	4694      	mov	ip, r2
 80027ce:	4463      	add	r3, ip
 80027d0:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 80027d2:	4b4b      	ldr	r3, [pc, #300]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	609a      	str	r2, [r3, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80027d8:	4b48      	ldr	r3, [pc, #288]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	4b47      	ldr	r3, [pc, #284]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80027de:	2102      	movs	r1, #2
 80027e0:	438a      	bics	r2, r1
 80027e2:	611a      	str	r2, [r3, #16]

          FLASH_PageErase(addresstmp);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 f8ea 	bl	80029c0 <FLASH_PageErase>
 80027ec:	e06e      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 80027ee:	2301      	movs	r3, #1
 80027f0:	425b      	negs	r3, r3
 80027f2:	607b      	str	r3, [r7, #4]
 80027f4:	4b42      	ldr	r3, [pc, #264]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80027fa:	4b41      	ldr	r3, [pc, #260]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	0018      	movs	r0, r3
 8002804:	f000 f880 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>
 8002808:	e060      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800280a:	4b3d      	ldr	r3, [pc, #244]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d10c      	bne.n	800282e <HAL_FLASH_IRQHandler+0xf6>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002814:	4b39      	ldr	r3, [pc, #228]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 8002816:	691a      	ldr	r2, [r3, #16]
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 800281a:	2104      	movs	r1, #4
 800281c:	438a      	bics	r2, r1
 800281e:	611a      	str	r2, [r3, #16]

          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0);
 8002820:	2000      	movs	r0, #0
 8002822:	f000 f871 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8002826:	4b36      	ldr	r3, [pc, #216]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
 800282c:	e04e      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
        }
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 800282e:	4b34      	ldr	r3, [pc, #208]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	1e5a      	subs	r2, r3, #1
 8002834:	4b32      	ldr	r3, [pc, #200]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002836:	605a      	str	r2, [r3, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8002838:	4b31      	ldr	r3, [pc, #196]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d021      	beq.n	8002884 <HAL_FLASH_IRQHandler+0x14c>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2;
 8002840:	4b2f      	ldr	r3, [pc, #188]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	1c9a      	adds	r2, r3, #2
 8002846:	4b2e      	ldr	r3, [pc, #184]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002848:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 800284a:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8002850:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	0419      	lsls	r1, r3, #16
 8002858:	0c14      	lsrs	r4, r2, #16
 800285a:	430c      	orrs	r4, r1
 800285c:	0c1d      	lsrs	r5, r3, #16
 800285e:	4b28      	ldr	r3, [pc, #160]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002860:	611c      	str	r4, [r3, #16]
 8002862:	615d      	str	r5, [r3, #20]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 8002866:	691a      	ldr	r2, [r3, #16]
 8002868:	4b24      	ldr	r3, [pc, #144]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 800286a:	2101      	movs	r1, #1
 800286c:	438a      	bics	r2, r1
 800286e:	611a      	str	r2, [r3, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8002870:	4b23      	ldr	r3, [pc, #140]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002872:	691a      	ldr	r2, [r3, #16]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	b292      	uxth	r2, r2
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	0011      	movs	r1, r2
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f853 	bl	8002928 <FLASH_Program_HalfWord>
 8002882:	e023      	b.n	80028cc <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8002884:	4b1e      	ldr	r3, [pc, #120]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b03      	cmp	r3, #3
 800288c:	d105      	bne.n	800289a <HAL_FLASH_IRQHandler+0x162>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800288e:	4b1c      	ldr	r3, [pc, #112]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	0018      	movs	r0, r3
 8002894:	f000 f838 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>
 8002898:	e011      	b.n	80028be <HAL_FLASH_IRQHandler+0x186>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 800289a:	4b19      	ldr	r3, [pc, #100]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d106      	bne.n	80028b2 <HAL_FLASH_IRQHandler+0x17a>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80028a4:	4b16      	ldr	r3, [pc, #88]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	3b02      	subs	r3, #2
 80028aa:	0018      	movs	r0, r3
 80028ac:	f000 f82c 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>
 80028b0:	e005      	b.n	80028be <HAL_FLASH_IRQHandler+0x186>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	3b06      	subs	r3, #6
 80028b8:	0018      	movs	r0, r3
 80028ba:	f000 f825 	bl	8002908 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 80028be:	4b10      	ldr	r3, [pc, #64]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	4252      	negs	r2, r2
 80028c4:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10e      	bne.n	80028f4 <HAL_FLASH_IRQHandler+0x1bc>
  {
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 80028d6:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	4b08      	ldr	r3, [pc, #32]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80028dc:	2107      	movs	r1, #7
 80028de:	438a      	bics	r2, r1
 80028e0:	611a      	str	r2, [r3, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 80028e2:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_FLASH_IRQHandler+0x1c4>)
 80028e8:	4906      	ldr	r1, [pc, #24]	; (8002904 <HAL_FLASH_IRQHandler+0x1cc>)
 80028ea:	400a      	ands	r2, r1
 80028ec:	611a      	str	r2, [r3, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 80028ee:	4b04      	ldr	r3, [pc, #16]	; (8002900 <HAL_FLASH_IRQHandler+0x1c8>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	761a      	strb	r2, [r3, #24]
  }
}
 80028f4:	46c0      	nop			; (mov r8, r8)
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bdb0      	pop	{r4, r5, r7, pc}
 80028fc:	40022000 	.word	0x40022000
 8002900:	20000230 	.word	0x20000230
 8002904:	ffffebff 	.word	0xffffebff

08002908 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8002910:	46c0      	nop			; (mov r8, r8)
 8002912:	46bd      	mov	sp, r7
 8002914:	b002      	add	sp, #8
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8002920:	46c0      	nop			; (mov r8, r8)
 8002922:	46bd      	mov	sp, r7
 8002924:	b002      	add	sp, #8
 8002926:	bd80      	pop	{r7, pc}

08002928 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	000a      	movs	r2, r1
 8002932:	1cbb      	adds	r3, r7, #2
 8002934:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002936:	4b08      	ldr	r3, [pc, #32]	; (8002958 <FLASH_Program_HalfWord+0x30>)
 8002938:	2200      	movs	r2, #0
 800293a:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800293c:	4b07      	ldr	r3, [pc, #28]	; (800295c <FLASH_Program_HalfWord+0x34>)
 800293e:	691a      	ldr	r2, [r3, #16]
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <FLASH_Program_HalfWord+0x34>)
 8002942:	2101      	movs	r1, #1
 8002944:	430a      	orrs	r2, r1
 8002946:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1cba      	adds	r2, r7, #2
 800294c:	8812      	ldrh	r2, [r2, #0]
 800294e:	801a      	strh	r2, [r3, #0]
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b002      	add	sp, #8
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000230 	.word	0x20000230
 800295c:	40022000 	.word	0x40022000

08002960 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800296a:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <FLASH_SetErrorCode+0x58>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2210      	movs	r2, #16
 8002970:	4013      	ands	r3, r2
 8002972:	2b10      	cmp	r3, #16
 8002974:	d109      	bne.n	800298a <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002976:	4b11      	ldr	r3, [pc, #68]	; (80029bc <FLASH_SetErrorCode+0x5c>)
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	2202      	movs	r2, #2
 800297c:	431a      	orrs	r2, r3
 800297e:	4b0f      	ldr	r3, [pc, #60]	; (80029bc <FLASH_SetErrorCode+0x5c>)
 8002980:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2210      	movs	r2, #16
 8002986:	4313      	orrs	r3, r2
 8002988:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800298a:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <FLASH_SetErrorCode+0x58>)
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	2204      	movs	r2, #4
 8002990:	4013      	ands	r3, r2
 8002992:	2b04      	cmp	r3, #4
 8002994:	d109      	bne.n	80029aa <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002996:	4b09      	ldr	r3, [pc, #36]	; (80029bc <FLASH_SetErrorCode+0x5c>)
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	2201      	movs	r2, #1
 800299c:	431a      	orrs	r2, r3
 800299e:	4b07      	ldr	r3, [pc, #28]	; (80029bc <FLASH_SetErrorCode+0x5c>)
 80029a0:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2204      	movs	r2, #4
 80029a6:	4313      	orrs	r3, r2
 80029a8:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80029aa:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <FLASH_SetErrorCode+0x58>)
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	60da      	str	r2, [r3, #12]
}  
 80029b0:	46c0      	nop			; (mov r8, r8)
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b002      	add	sp, #8
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40022000 	.word	0x40022000
 80029bc:	20000230 	.word	0x20000230

080029c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029c8:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <FLASH_PageErase+0x34>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80029ce:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <FLASH_PageErase+0x38>)
 80029d0:	691a      	ldr	r2, [r3, #16]
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <FLASH_PageErase+0x38>)
 80029d4:	2102      	movs	r1, #2
 80029d6:	430a      	orrs	r2, r1
 80029d8:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80029da:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <FLASH_PageErase+0x38>)
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80029e0:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <FLASH_PageErase+0x38>)
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	4b04      	ldr	r3, [pc, #16]	; (80029f8 <FLASH_PageErase+0x38>)
 80029e6:	2140      	movs	r1, #64	; 0x40
 80029e8:	430a      	orrs	r2, r1
 80029ea:	611a      	str	r2, [r3, #16]
}
 80029ec:	46c0      	nop			; (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b002      	add	sp, #8
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20000230 	.word	0x20000230
 80029f8:	40022000 	.word	0x40022000

080029fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a0a:	e14f      	b.n	8002cac <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2101      	movs	r1, #1
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4091      	lsls	r1, r2
 8002a16:	000a      	movs	r2, r1
 8002a18:	4013      	ands	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d100      	bne.n	8002a24 <HAL_GPIO_Init+0x28>
 8002a22:	e140      	b.n	8002ca6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d005      	beq.n	8002a3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2203      	movs	r2, #3
 8002a36:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d130      	bne.n	8002a9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	2203      	movs	r2, #3
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	0013      	movs	r3, r2
 8002a4c:	43da      	mvns	r2, r3
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4013      	ands	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	0013      	movs	r3, r2
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a72:	2201      	movs	r2, #1
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	409a      	lsls	r2, r3
 8002a78:	0013      	movs	r3, r2
 8002a7a:	43da      	mvns	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	091b      	lsrs	r3, r3, #4
 8002a88:	2201      	movs	r2, #1
 8002a8a:	401a      	ands	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	409a      	lsls	r2, r3
 8002a90:	0013      	movs	r3, r2
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d017      	beq.n	8002ada <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	409a      	lsls	r2, r3
 8002ab8:	0013      	movs	r3, r2
 8002aba:	43da      	mvns	r2, r3
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	689a      	ldr	r2, [r3, #8]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	409a      	lsls	r2, r3
 8002acc:	0013      	movs	r3, r2
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	2203      	movs	r2, #3
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d123      	bne.n	8002b2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	08da      	lsrs	r2, r3, #3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3208      	adds	r2, #8
 8002aee:	0092      	lsls	r2, r2, #2
 8002af0:	58d3      	ldr	r3, [r2, r3]
 8002af2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	2207      	movs	r2, #7
 8002af8:	4013      	ands	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	220f      	movs	r2, #15
 8002afe:	409a      	lsls	r2, r3
 8002b00:	0013      	movs	r3, r2
 8002b02:	43da      	mvns	r2, r3
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	4013      	ands	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	691a      	ldr	r2, [r3, #16]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	2107      	movs	r1, #7
 8002b12:	400b      	ands	r3, r1
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	409a      	lsls	r2, r3
 8002b18:	0013      	movs	r3, r2
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	08da      	lsrs	r2, r3, #3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3208      	adds	r2, #8
 8002b28:	0092      	lsls	r2, r2, #2
 8002b2a:	6939      	ldr	r1, [r7, #16]
 8002b2c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	2203      	movs	r2, #3
 8002b3a:	409a      	lsls	r2, r3
 8002b3c:	0013      	movs	r3, r2
 8002b3e:	43da      	mvns	r2, r3
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4013      	ands	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	409a      	lsls	r2, r3
 8002b54:	0013      	movs	r3, r2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	23c0      	movs	r3, #192	; 0xc0
 8002b68:	029b      	lsls	r3, r3, #10
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d100      	bne.n	8002b70 <HAL_GPIO_Init+0x174>
 8002b6e:	e09a      	b.n	8002ca6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b70:	4b54      	ldr	r3, [pc, #336]	; (8002cc4 <HAL_GPIO_Init+0x2c8>)
 8002b72:	699a      	ldr	r2, [r3, #24]
 8002b74:	4b53      	ldr	r3, [pc, #332]	; (8002cc4 <HAL_GPIO_Init+0x2c8>)
 8002b76:	2101      	movs	r1, #1
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	619a      	str	r2, [r3, #24]
 8002b7c:	4b51      	ldr	r3, [pc, #324]	; (8002cc4 <HAL_GPIO_Init+0x2c8>)
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	2201      	movs	r2, #1
 8002b82:	4013      	ands	r3, r2
 8002b84:	60bb      	str	r3, [r7, #8]
 8002b86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b88:	4a4f      	ldr	r2, [pc, #316]	; (8002cc8 <HAL_GPIO_Init+0x2cc>)
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	089b      	lsrs	r3, r3, #2
 8002b8e:	3302      	adds	r3, #2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	589b      	ldr	r3, [r3, r2]
 8002b94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	2203      	movs	r2, #3
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	220f      	movs	r2, #15
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	0013      	movs	r3, r2
 8002ba4:	43da      	mvns	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	2390      	movs	r3, #144	; 0x90
 8002bb0:	05db      	lsls	r3, r3, #23
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d013      	beq.n	8002bde <HAL_GPIO_Init+0x1e2>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a44      	ldr	r2, [pc, #272]	; (8002ccc <HAL_GPIO_Init+0x2d0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00d      	beq.n	8002bda <HAL_GPIO_Init+0x1de>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a43      	ldr	r2, [pc, #268]	; (8002cd0 <HAL_GPIO_Init+0x2d4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d007      	beq.n	8002bd6 <HAL_GPIO_Init+0x1da>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a42      	ldr	r2, [pc, #264]	; (8002cd4 <HAL_GPIO_Init+0x2d8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d101      	bne.n	8002bd2 <HAL_GPIO_Init+0x1d6>
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e006      	b.n	8002be0 <HAL_GPIO_Init+0x1e4>
 8002bd2:	2305      	movs	r3, #5
 8002bd4:	e004      	b.n	8002be0 <HAL_GPIO_Init+0x1e4>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e002      	b.n	8002be0 <HAL_GPIO_Init+0x1e4>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <HAL_GPIO_Init+0x1e4>
 8002bde:	2300      	movs	r3, #0
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	2103      	movs	r1, #3
 8002be4:	400a      	ands	r2, r1
 8002be6:	0092      	lsls	r2, r2, #2
 8002be8:	4093      	lsls	r3, r2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bf0:	4935      	ldr	r1, [pc, #212]	; (8002cc8 <HAL_GPIO_Init+0x2cc>)
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	089b      	lsrs	r3, r3, #2
 8002bf6:	3302      	adds	r3, #2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bfe:	4b36      	ldr	r3, [pc, #216]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	43da      	mvns	r2, r3
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	2380      	movs	r3, #128	; 0x80
 8002c14:	025b      	lsls	r3, r3, #9
 8002c16:	4013      	ands	r3, r2
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c22:	4b2d      	ldr	r3, [pc, #180]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002c28:	4b2b      	ldr	r3, [pc, #172]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43da      	mvns	r2, r3
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	2380      	movs	r3, #128	; 0x80
 8002c3e:	029b      	lsls	r3, r3, #10
 8002c40:	4013      	ands	r3, r2
 8002c42:	d003      	beq.n	8002c4c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c4c:	4b22      	ldr	r3, [pc, #136]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c52:	4b21      	ldr	r3, [pc, #132]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	035b      	lsls	r3, r3, #13
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c76:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002c7c:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	43da      	mvns	r2, r3
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	039b      	lsls	r3, r3, #14
 8002c94:	4013      	ands	r3, r2
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ca0:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <HAL_GPIO_Init+0x2dc>)
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	40da      	lsrs	r2, r3
 8002cb4:	1e13      	subs	r3, r2, #0
 8002cb6:	d000      	beq.n	8002cba <HAL_GPIO_Init+0x2be>
 8002cb8:	e6a8      	b.n	8002a0c <HAL_GPIO_Init+0x10>
  } 
}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	46c0      	nop			; (mov r8, r8)
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b006      	add	sp, #24
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40010000 	.word	0x40010000
 8002ccc:	48000400 	.word	0x48000400
 8002cd0:	48000800 	.word	0x48000800
 8002cd4:	48000c00 	.word	0x48000c00
 8002cd8:	40010400 	.word	0x40010400

08002cdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	000a      	movs	r2, r1
 8002ce6:	1cbb      	adds	r3, r7, #2
 8002ce8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	1cba      	adds	r2, r7, #2
 8002cf0:	8812      	ldrh	r2, [r2, #0]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d004      	beq.n	8002d00 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002cf6:	230f      	movs	r3, #15
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
 8002cfe:	e003      	b.n	8002d08 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d00:	230f      	movs	r3, #15
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002d08:	230f      	movs	r3, #15
 8002d0a:	18fb      	adds	r3, r7, r3
 8002d0c:	781b      	ldrb	r3, [r3, #0]
  }
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
 8002d1e:	0008      	movs	r0, r1
 8002d20:	0011      	movs	r1, r2
 8002d22:	1cbb      	adds	r3, r7, #2
 8002d24:	1c02      	adds	r2, r0, #0
 8002d26:	801a      	strh	r2, [r3, #0]
 8002d28:	1c7b      	adds	r3, r7, #1
 8002d2a:	1c0a      	adds	r2, r1, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d2e:	1c7b      	adds	r3, r7, #1
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d004      	beq.n	8002d40 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d36:	1cbb      	adds	r3, r7, #2
 8002d38:	881a      	ldrh	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d3e:	e003      	b.n	8002d48 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d40:	1cbb      	adds	r3, r7, #2
 8002d42:	881a      	ldrh	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d48:	46c0      	nop			; (mov r8, r8)
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	b002      	add	sp, #8
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	0002      	movs	r2, r0
 8002d58:	1dbb      	adds	r3, r7, #6
 8002d5a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d5c:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	1dba      	adds	r2, r7, #6
 8002d62:	8812      	ldrh	r2, [r2, #0]
 8002d64:	4013      	ands	r3, r2
 8002d66:	d008      	beq.n	8002d7a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d68:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002d6a:	1dba      	adds	r2, r7, #6
 8002d6c:	8812      	ldrh	r2, [r2, #0]
 8002d6e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d70:	1dbb      	adds	r3, r7, #6
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7fd fe59 	bl	8000a2c <HAL_GPIO_EXTI_Callback>
  }
}
 8002d7a:	46c0      	nop			; (mov r8, r8)
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b002      	add	sp, #8
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	40010400 	.word	0x40010400

08002d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e082      	b.n	8002ea0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2241      	movs	r2, #65	; 0x41
 8002d9e:	5c9b      	ldrb	r3, [r3, r2]
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d107      	bne.n	8002db6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2240      	movs	r2, #64	; 0x40
 8002daa:	2100      	movs	r1, #0
 8002dac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7fe fa0f 	bl	80011d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2241      	movs	r2, #65	; 0x41
 8002dba:	2124      	movs	r1, #36	; 0x24
 8002dbc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2101      	movs	r1, #1
 8002dca:	438a      	bics	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4934      	ldr	r1, [pc, #208]	; (8002ea8 <HAL_I2C_Init+0x120>)
 8002dd8:	400a      	ands	r2, r1
 8002dda:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4931      	ldr	r1, [pc, #196]	; (8002eac <HAL_I2C_Init+0x124>)
 8002de8:	400a      	ands	r2, r1
 8002dea:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d108      	bne.n	8002e06 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2180      	movs	r1, #128	; 0x80
 8002dfe:	0209      	lsls	r1, r1, #8
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e007      	b.n	8002e16 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689a      	ldr	r2, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2184      	movs	r1, #132	; 0x84
 8002e10:	0209      	lsls	r1, r1, #8
 8002e12:	430a      	orrs	r2, r1
 8002e14:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d104      	bne.n	8002e28 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2280      	movs	r2, #128	; 0x80
 8002e24:	0112      	lsls	r2, r2, #4
 8002e26:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	491f      	ldr	r1, [pc, #124]	; (8002eb0 <HAL_I2C_Init+0x128>)
 8002e34:	430a      	orrs	r2, r1
 8002e36:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	491a      	ldr	r1, [pc, #104]	; (8002eac <HAL_I2C_Init+0x124>)
 8002e44:	400a      	ands	r2, r1
 8002e46:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69d9      	ldr	r1, [r3, #28]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1a      	ldr	r2, [r3, #32]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2241      	movs	r2, #65	; 0x41
 8002e8c:	2120      	movs	r1, #32
 8002e8e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2242      	movs	r2, #66	; 0x42
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b002      	add	sp, #8
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	f0ffffff 	.word	0xf0ffffff
 8002eac:	ffff7fff 	.word	0xffff7fff
 8002eb0:	02008000 	.word	0x02008000

08002eb4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	68f9      	ldr	r1, [r7, #12]
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	4798      	blx	r3
  }
}
 8002ee0:	46c0      	nop			; (mov r8, r8)
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	b004      	add	sp, #16
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	0a1b      	lsrs	r3, r3, #8
 8002f04:	001a      	movs	r2, r3
 8002f06:	2301      	movs	r3, #1
 8002f08:	4013      	ands	r3, r2
 8002f0a:	d010      	beq.n	8002f2e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	09db      	lsrs	r3, r3, #7
 8002f10:	001a      	movs	r2, r3
 8002f12:	2301      	movs	r3, #1
 8002f14:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002f16:	d00a      	beq.n	8002f2e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	0052      	lsls	r2, r2, #1
 8002f2c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	0a9b      	lsrs	r3, r3, #10
 8002f32:	001a      	movs	r2, r3
 8002f34:	2301      	movs	r3, #1
 8002f36:	4013      	ands	r3, r2
 8002f38:	d010      	beq.n	8002f5c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	09db      	lsrs	r3, r3, #7
 8002f3e:	001a      	movs	r2, r3
 8002f40:	2301      	movs	r3, #1
 8002f42:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002f44:	d00a      	beq.n	8002f5c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	431a      	orrs	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2280      	movs	r2, #128	; 0x80
 8002f58:	00d2      	lsls	r2, r2, #3
 8002f5a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	0a5b      	lsrs	r3, r3, #9
 8002f60:	001a      	movs	r2, r3
 8002f62:	2301      	movs	r3, #1
 8002f64:	4013      	ands	r3, r2
 8002f66:	d010      	beq.n	8002f8a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	09db      	lsrs	r3, r3, #7
 8002f6c:	001a      	movs	r2, r3
 8002f6e:	2301      	movs	r3, #1
 8002f70:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002f72:	d00a      	beq.n	8002f8a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f78:	2202      	movs	r2, #2
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2280      	movs	r2, #128	; 0x80
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	220b      	movs	r2, #11
 8002f94:	4013      	ands	r3, r2
 8002f96:	d005      	beq.n	8002fa4 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f000 fbd8 	bl	8003754 <I2C_ITError>
  }
}
 8002fa4:	46c0      	nop			; (mov r8, r8)
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	b006      	add	sp, #24
 8002faa:	bd80      	pop	{r7, pc}

08002fac <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002fb4:	46c0      	nop			; (mov r8, r8)
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b002      	add	sp, #8
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	b002      	add	sp, #8
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	0008      	movs	r0, r1
 8002fd6:	0011      	movs	r1, r2
 8002fd8:	1cfb      	adds	r3, r7, #3
 8002fda:	1c02      	adds	r2, r0, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	003b      	movs	r3, r7
 8002fe0:	1c0a      	adds	r2, r1, #0
 8002fe2:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002fe4:	46c0      	nop			; (mov r8, r8)
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b002      	add	sp, #8
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002ff4:	46c0      	nop			; (mov r8, r8)
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b002      	add	sp, #8
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003004:	46c0      	nop			; (mov r8, r8)
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003014:	46c0      	nop			; (mov r8, r8)
 8003016:	46bd      	mov	sp, r7
 8003018:	b002      	add	sp, #8
 800301a:	bd80      	pop	{r7, pc}

0800301c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2240      	movs	r2, #64	; 0x40
 8003036:	5c9b      	ldrb	r3, [r3, r2]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <I2C_Slave_ISR_IT+0x24>
 800303c:	2302      	movs	r3, #2
 800303e:	e0fa      	b.n	8003236 <I2C_Slave_ISR_IT+0x21a>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2240      	movs	r2, #64	; 0x40
 8003044:	2101      	movs	r1, #1
 8003046:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	001a      	movs	r2, r3
 800304e:	2301      	movs	r3, #1
 8003050:	4013      	ands	r3, r2
 8003052:	d00b      	beq.n	800306c <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	095b      	lsrs	r3, r3, #5
 8003058:	001a      	movs	r2, r3
 800305a:	2301      	movs	r3, #1
 800305c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800305e:	d005      	beq.n	800306c <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	0011      	movs	r1, r2
 8003066:	0018      	movs	r0, r3
 8003068:	f000 f9f6 	bl	8003458 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	091b      	lsrs	r3, r3, #4
 8003070:	001a      	movs	r2, r3
 8003072:	2301      	movs	r3, #1
 8003074:	4013      	ands	r3, r2
 8003076:	d054      	beq.n	8003122 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	091b      	lsrs	r3, r3, #4
 800307c:	001a      	movs	r2, r3
 800307e:	2301      	movs	r3, #1
 8003080:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003082:	d04e      	beq.n	8003122 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003088:	b29b      	uxth	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d12d      	bne.n	80030ea <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2241      	movs	r2, #65	; 0x41
 8003092:	5c9b      	ldrb	r3, [r3, r2]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b28      	cmp	r3, #40	; 0x28
 8003098:	d10b      	bne.n	80030b2 <I2C_Slave_ISR_IT+0x96>
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	2380      	movs	r3, #128	; 0x80
 800309e:	049b      	lsls	r3, r3, #18
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d106      	bne.n	80030b2 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	0011      	movs	r1, r2
 80030aa:	0018      	movs	r0, r3
 80030ac:	f000 faf8 	bl	80036a0 <I2C_ITListenCplt>
 80030b0:	e036      	b.n	8003120 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2241      	movs	r2, #65	; 0x41
 80030b6:	5c9b      	ldrb	r3, [r3, r2]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b29      	cmp	r3, #41	; 0x29
 80030bc:	d110      	bne.n	80030e0 <I2C_Slave_ISR_IT+0xc4>
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	4a5f      	ldr	r2, [pc, #380]	; (8003240 <I2C_Slave_ISR_IT+0x224>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00c      	beq.n	80030e0 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2210      	movs	r2, #16
 80030cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f000 fc4a 	bl	800396a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	0018      	movs	r0, r3
 80030da:	f000 f957 	bl	800338c <I2C_ITSlaveSeqCplt>
 80030de:	e01f      	b.n	8003120 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2210      	movs	r2, #16
 80030e6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80030e8:	e09d      	b.n	8003226 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2210      	movs	r2, #16
 80030f0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f6:	2204      	movs	r2, #4
 80030f8:	431a      	orrs	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <I2C_Slave_ISR_IT+0xf4>
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	2380      	movs	r3, #128	; 0x80
 8003108:	045b      	lsls	r3, r3, #17
 800310a:	429a      	cmp	r2, r3
 800310c:	d000      	beq.n	8003110 <I2C_Slave_ISR_IT+0xf4>
 800310e:	e08a      	b.n	8003226 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	0011      	movs	r1, r2
 8003118:	0018      	movs	r0, r3
 800311a:	f000 fb1b 	bl	8003754 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800311e:	e082      	b.n	8003226 <I2C_Slave_ISR_IT+0x20a>
 8003120:	e081      	b.n	8003226 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	089b      	lsrs	r3, r3, #2
 8003126:	001a      	movs	r2, r3
 8003128:	2301      	movs	r3, #1
 800312a:	4013      	ands	r3, r2
 800312c:	d031      	beq.n	8003192 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	089b      	lsrs	r3, r3, #2
 8003132:	001a      	movs	r2, r3
 8003134:	2301      	movs	r3, #1
 8003136:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003138:	d02b      	beq.n	8003192 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313e:	b29b      	uxth	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d018      	beq.n	8003176 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	1c5a      	adds	r2, r3, #1
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003160:	3b01      	subs	r3, #1
 8003162:	b29a      	uxth	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316c:	b29b      	uxth	r3, r3
 800316e:	3b01      	subs	r3, #1
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	d154      	bne.n	800322a <I2C_Slave_ISR_IT+0x20e>
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	4a2f      	ldr	r2, [pc, #188]	; (8003240 <I2C_Slave_ISR_IT+0x224>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d050      	beq.n	800322a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	0018      	movs	r0, r3
 800318c:	f000 f8fe 	bl	800338c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003190:	e04b      	b.n	800322a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	08db      	lsrs	r3, r3, #3
 8003196:	001a      	movs	r2, r3
 8003198:	2301      	movs	r3, #1
 800319a:	4013      	ands	r3, r2
 800319c:	d00c      	beq.n	80031b8 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	08db      	lsrs	r3, r3, #3
 80031a2:	001a      	movs	r2, r3
 80031a4:	2301      	movs	r3, #1
 80031a6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80031a8:	d006      	beq.n	80031b8 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	0011      	movs	r1, r2
 80031b0:	0018      	movs	r0, r3
 80031b2:	f000 f847 	bl	8003244 <I2C_ITAddrCplt>
 80031b6:	e039      	b.n	800322c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	085b      	lsrs	r3, r3, #1
 80031bc:	001a      	movs	r2, r3
 80031be:	2301      	movs	r3, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	d033      	beq.n	800322c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	085b      	lsrs	r3, r3, #1
 80031c8:	001a      	movs	r2, r3
 80031ca:	2301      	movs	r3, #1
 80031cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80031ce:	d02d      	beq.n	800322c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d018      	beq.n	800320c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	781a      	ldrb	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ea:	1c5a      	adds	r2, r3, #1
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	3b01      	subs	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003202:	3b01      	subs	r3, #1
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	851a      	strh	r2, [r3, #40]	; 0x28
 800320a:	e00f      	b.n	800322c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	2380      	movs	r3, #128	; 0x80
 8003210:	045b      	lsls	r3, r3, #17
 8003212:	429a      	cmp	r2, r3
 8003214:	d002      	beq.n	800321c <I2C_Slave_ISR_IT+0x200>
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	0018      	movs	r0, r3
 8003220:	f000 f8b4 	bl	800338c <I2C_ITSlaveSeqCplt>
 8003224:	e002      	b.n	800322c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	e000      	b.n	800322c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800322a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2240      	movs	r2, #64	; 0x40
 8003230:	2100      	movs	r1, #0
 8003232:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	0018      	movs	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	b006      	add	sp, #24
 800323c:	bd80      	pop	{r7, pc}
 800323e:	46c0      	nop			; (mov r8, r8)
 8003240:	ffff0000 	.word	0xffff0000

08003244 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003244:	b5b0      	push	{r4, r5, r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2241      	movs	r2, #65	; 0x41
 8003252:	5c9b      	ldrb	r3, [r3, r2]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	001a      	movs	r2, r3
 8003258:	2328      	movs	r3, #40	; 0x28
 800325a:	4013      	ands	r3, r2
 800325c:	2b28      	cmp	r3, #40	; 0x28
 800325e:	d000      	beq.n	8003262 <I2C_ITAddrCplt+0x1e>
 8003260:	e088      	b.n	8003374 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	0c1b      	lsrs	r3, r3, #16
 800326a:	b2da      	uxtb	r2, r3
 800326c:	250f      	movs	r5, #15
 800326e:	197b      	adds	r3, r7, r5
 8003270:	2101      	movs	r1, #1
 8003272:	400a      	ands	r2, r1
 8003274:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	0c1b      	lsrs	r3, r3, #16
 800327e:	b29a      	uxth	r2, r3
 8003280:	200c      	movs	r0, #12
 8003282:	183b      	adds	r3, r7, r0
 8003284:	21fe      	movs	r1, #254	; 0xfe
 8003286:	400a      	ands	r2, r1
 8003288:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	b29a      	uxth	r2, r3
 8003292:	240a      	movs	r4, #10
 8003294:	193b      	adds	r3, r7, r4
 8003296:	0592      	lsls	r2, r2, #22
 8003298:	0d92      	lsrs	r2, r2, #22
 800329a:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	2308      	movs	r3, #8
 80032a6:	18fb      	adds	r3, r7, r3
 80032a8:	21fe      	movs	r1, #254	; 0xfe
 80032aa:	400a      	ands	r2, r1
 80032ac:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d148      	bne.n	8003348 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80032b6:	0021      	movs	r1, r4
 80032b8:	187b      	adds	r3, r7, r1
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	09db      	lsrs	r3, r3, #7
 80032be:	b29a      	uxth	r2, r3
 80032c0:	183b      	adds	r3, r7, r0
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	4053      	eors	r3, r2
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	001a      	movs	r2, r3
 80032ca:	2306      	movs	r3, #6
 80032cc:	4013      	ands	r3, r2
 80032ce:	d120      	bne.n	8003312 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80032d0:	183b      	adds	r3, r7, r0
 80032d2:	187a      	adds	r2, r7, r1
 80032d4:	8812      	ldrh	r2, [r2, #0]
 80032d6:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d14c      	bne.n	8003384 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2208      	movs	r2, #8
 80032f6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2240      	movs	r2, #64	; 0x40
 80032fc:	2100      	movs	r1, #0
 80032fe:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003300:	183b      	adds	r3, r7, r0
 8003302:	881a      	ldrh	r2, [r3, #0]
 8003304:	197b      	adds	r3, r7, r5
 8003306:	7819      	ldrb	r1, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	0018      	movs	r0, r3
 800330c:	f7ff fe5e 	bl	8002fcc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003310:	e038      	b.n	8003384 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8003312:	240c      	movs	r4, #12
 8003314:	193b      	adds	r3, r7, r4
 8003316:	2208      	movs	r2, #8
 8003318:	18ba      	adds	r2, r7, r2
 800331a:	8812      	ldrh	r2, [r2, #0]
 800331c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800331e:	2380      	movs	r3, #128	; 0x80
 8003320:	021a      	lsls	r2, r3, #8
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0011      	movs	r1, r2
 8003326:	0018      	movs	r0, r3
 8003328:	f000 fb60 	bl	80039ec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2240      	movs	r2, #64	; 0x40
 8003330:	2100      	movs	r1, #0
 8003332:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003334:	193b      	adds	r3, r7, r4
 8003336:	881a      	ldrh	r2, [r3, #0]
 8003338:	230f      	movs	r3, #15
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	7819      	ldrb	r1, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	0018      	movs	r0, r3
 8003342:	f7ff fe43 	bl	8002fcc <HAL_I2C_AddrCallback>
}
 8003346:	e01d      	b.n	8003384 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003348:	2380      	movs	r3, #128	; 0x80
 800334a:	021a      	lsls	r2, r3, #8
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	0011      	movs	r1, r2
 8003350:	0018      	movs	r0, r3
 8003352:	f000 fb4b 	bl	80039ec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2240      	movs	r2, #64	; 0x40
 800335a:	2100      	movs	r1, #0
 800335c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800335e:	230c      	movs	r3, #12
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	881a      	ldrh	r2, [r3, #0]
 8003364:	230f      	movs	r3, #15
 8003366:	18fb      	adds	r3, r7, r3
 8003368:	7819      	ldrb	r1, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	0018      	movs	r0, r3
 800336e:	f7ff fe2d 	bl	8002fcc <HAL_I2C_AddrCallback>
}
 8003372:	e007      	b.n	8003384 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2208      	movs	r2, #8
 800337a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2240      	movs	r2, #64	; 0x40
 8003380:	2100      	movs	r1, #0
 8003382:	5499      	strb	r1, [r3, r2]
}
 8003384:	46c0      	nop			; (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b004      	add	sp, #16
 800338a:	bdb0      	pop	{r4, r5, r7, pc}

0800338c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2242      	movs	r2, #66	; 0x42
 80033a0:	2100      	movs	r1, #0
 80033a2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	0b9b      	lsrs	r3, r3, #14
 80033a8:	001a      	movs	r2, r3
 80033aa:	2301      	movs	r3, #1
 80033ac:	4013      	ands	r3, r2
 80033ae:	d008      	beq.n	80033c2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4925      	ldr	r1, [pc, #148]	; (8003450 <I2C_ITSlaveSeqCplt+0xc4>)
 80033bc:	400a      	ands	r2, r1
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	e00d      	b.n	80033de <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	0bdb      	lsrs	r3, r3, #15
 80033c6:	001a      	movs	r2, r3
 80033c8:	2301      	movs	r3, #1
 80033ca:	4013      	ands	r3, r2
 80033cc:	d007      	beq.n	80033de <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	491e      	ldr	r1, [pc, #120]	; (8003454 <I2C_ITSlaveSeqCplt+0xc8>)
 80033da:	400a      	ands	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2241      	movs	r2, #65	; 0x41
 80033e2:	5c9b      	ldrb	r3, [r3, r2]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b29      	cmp	r3, #41	; 0x29
 80033e8:	d114      	bne.n	8003414 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2241      	movs	r2, #65	; 0x41
 80033ee:	2128      	movs	r1, #40	; 0x28
 80033f0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2221      	movs	r2, #33	; 0x21
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2101      	movs	r1, #1
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 faf5 	bl	80039ec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2240      	movs	r2, #64	; 0x40
 8003406:	2100      	movs	r1, #0
 8003408:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	0018      	movs	r0, r3
 800340e:	f7ff fdcd 	bl	8002fac <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003412:	e019      	b.n	8003448 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2241      	movs	r2, #65	; 0x41
 8003418:	5c9b      	ldrb	r3, [r3, r2]
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b2a      	cmp	r3, #42	; 0x2a
 800341e:	d113      	bne.n	8003448 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2241      	movs	r2, #65	; 0x41
 8003424:	2128      	movs	r1, #40	; 0x28
 8003426:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2222      	movs	r2, #34	; 0x22
 800342c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2102      	movs	r1, #2
 8003432:	0018      	movs	r0, r3
 8003434:	f000 fada 	bl	80039ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2240      	movs	r2, #64	; 0x40
 800343c:	2100      	movs	r1, #0
 800343e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	0018      	movs	r0, r3
 8003444:	f7ff fdba 	bl	8002fbc <HAL_I2C_SlaveRxCpltCallback>
}
 8003448:	46c0      	nop			; (mov r8, r8)
 800344a:	46bd      	mov	sp, r7
 800344c:	b004      	add	sp, #16
 800344e:	bd80      	pop	{r7, pc}
 8003450:	ffffbfff 	.word	0xffffbfff
 8003454:	ffff7fff 	.word	0xffff7fff

08003458 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800346e:	200f      	movs	r0, #15
 8003470:	183b      	adds	r3, r7, r0
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	2141      	movs	r1, #65	; 0x41
 8003476:	5c52      	ldrb	r2, [r2, r1]
 8003478:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2220      	movs	r2, #32
 8003480:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003482:	183b      	adds	r3, r7, r0
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b21      	cmp	r3, #33	; 0x21
 8003488:	d003      	beq.n	8003492 <I2C_ITSlaveCplt+0x3a>
 800348a:	183b      	adds	r3, r7, r0
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2b29      	cmp	r3, #41	; 0x29
 8003490:	d109      	bne.n	80034a6 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003492:	4a7d      	ldr	r2, [pc, #500]	; (8003688 <I2C_ITSlaveCplt+0x230>)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	0011      	movs	r1, r2
 8003498:	0018      	movs	r0, r3
 800349a:	f000 faa7 	bl	80039ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2221      	movs	r2, #33	; 0x21
 80034a2:	631a      	str	r2, [r3, #48]	; 0x30
 80034a4:	e011      	b.n	80034ca <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80034a6:	220f      	movs	r2, #15
 80034a8:	18bb      	adds	r3, r7, r2
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b22      	cmp	r3, #34	; 0x22
 80034ae:	d003      	beq.n	80034b8 <I2C_ITSlaveCplt+0x60>
 80034b0:	18bb      	adds	r3, r7, r2
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b2a      	cmp	r3, #42	; 0x2a
 80034b6:	d108      	bne.n	80034ca <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80034b8:	4a74      	ldr	r2, [pc, #464]	; (800368c <I2C_ITSlaveCplt+0x234>)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	0011      	movs	r1, r2
 80034be:	0018      	movs	r0, r3
 80034c0:	f000 fa94 	bl	80039ec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2222      	movs	r2, #34	; 0x22
 80034c8:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2180      	movs	r1, #128	; 0x80
 80034d6:	0209      	lsls	r1, r1, #8
 80034d8:	430a      	orrs	r2, r1
 80034da:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	496a      	ldr	r1, [pc, #424]	; (8003690 <I2C_ITSlaveCplt+0x238>)
 80034e8:	400a      	ands	r2, r1
 80034ea:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	0018      	movs	r0, r3
 80034f0:	f000 fa3b 	bl	800396a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	0b9b      	lsrs	r3, r3, #14
 80034f8:	001a      	movs	r2, r3
 80034fa:	2301      	movs	r3, #1
 80034fc:	4013      	ands	r3, r2
 80034fe:	d013      	beq.n	8003528 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4962      	ldr	r1, [pc, #392]	; (8003694 <I2C_ITSlaveCplt+0x23c>)
 800350c:	400a      	ands	r2, r1
 800350e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	2b00      	cmp	r3, #0
 8003516:	d020      	beq.n	800355a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	b29a      	uxth	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003526:	e018      	b.n	800355a <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	0bdb      	lsrs	r3, r3, #15
 800352c:	001a      	movs	r2, r3
 800352e:	2301      	movs	r3, #1
 8003530:	4013      	ands	r3, r2
 8003532:	d012      	beq.n	800355a <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4956      	ldr	r1, [pc, #344]	; (8003698 <I2C_ITSlaveCplt+0x240>)
 8003540:	400a      	ands	r2, r1
 8003542:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003548:	2b00      	cmp	r3, #0
 800354a:	d006      	beq.n	800355a <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	b29a      	uxth	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	089b      	lsrs	r3, r3, #2
 800355e:	001a      	movs	r2, r3
 8003560:	2301      	movs	r3, #1
 8003562:	4013      	ands	r3, r2
 8003564:	d020      	beq.n	80035a8 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2204      	movs	r2, #4
 800356a:	4393      	bics	r3, r2
 800356c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00c      	beq.n	80035a8 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003592:	3b01      	subs	r3, #1
 8003594:	b29a      	uxth	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b6:	2204      	movs	r2, #4
 80035b8:	431a      	orrs	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2242      	movs	r2, #66	; 0x42
 80035c2:	2100      	movs	r1, #0
 80035c4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d013      	beq.n	80035fc <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	0011      	movs	r1, r2
 80035dc:	0018      	movs	r0, r3
 80035de:	f000 f8b9 	bl	8003754 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2241      	movs	r2, #65	; 0x41
 80035e6:	5c9b      	ldrb	r3, [r3, r2]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b28      	cmp	r3, #40	; 0x28
 80035ec:	d147      	bne.n	800367e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	0011      	movs	r1, r2
 80035f4:	0018      	movs	r0, r3
 80035f6:	f000 f853 	bl	80036a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80035fa:	e040      	b.n	800367e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003600:	4a26      	ldr	r2, [pc, #152]	; (800369c <I2C_ITSlaveCplt+0x244>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d016      	beq.n	8003634 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	0018      	movs	r0, r3
 800360a:	f7ff febf 	bl	800338c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a22      	ldr	r2, [pc, #136]	; (800369c <I2C_ITSlaveCplt+0x244>)
 8003612:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2241      	movs	r2, #65	; 0x41
 8003618:	2120      	movs	r1, #32
 800361a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2240      	movs	r2, #64	; 0x40
 8003626:	2100      	movs	r1, #0
 8003628:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	0018      	movs	r0, r3
 800362e:	f7ff fcdd 	bl	8002fec <HAL_I2C_ListenCpltCallback>
}
 8003632:	e024      	b.n	800367e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2241      	movs	r2, #65	; 0x41
 8003638:	5c9b      	ldrb	r3, [r3, r2]
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b22      	cmp	r3, #34	; 0x22
 800363e:	d10f      	bne.n	8003660 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2241      	movs	r2, #65	; 0x41
 8003644:	2120      	movs	r1, #32
 8003646:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	2100      	movs	r1, #0
 8003654:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	0018      	movs	r0, r3
 800365a:	f7ff fcaf 	bl	8002fbc <HAL_I2C_SlaveRxCpltCallback>
}
 800365e:	e00e      	b.n	800367e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2241      	movs	r2, #65	; 0x41
 8003664:	2120      	movs	r1, #32
 8003666:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2240      	movs	r2, #64	; 0x40
 8003672:	2100      	movs	r1, #0
 8003674:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	0018      	movs	r0, r3
 800367a:	f7ff fc97 	bl	8002fac <HAL_I2C_SlaveTxCpltCallback>
}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	46bd      	mov	sp, r7
 8003682:	b006      	add	sp, #24
 8003684:	bd80      	pop	{r7, pc}
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	00008001 	.word	0x00008001
 800368c:	00008002 	.word	0x00008002
 8003690:	fe00e800 	.word	0xfe00e800
 8003694:	ffffbfff 	.word	0xffffbfff
 8003698:	ffff7fff 	.word	0xffff7fff
 800369c:	ffff0000 	.word	0xffff0000

080036a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a27      	ldr	r2, [pc, #156]	; (800374c <I2C_ITListenCplt+0xac>)
 80036ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2241      	movs	r2, #65	; 0x41
 80036ba:	2120      	movs	r1, #32
 80036bc:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2242      	movs	r2, #66	; 0x42
 80036c2:	2100      	movs	r1, #0
 80036c4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	089b      	lsrs	r3, r3, #2
 80036d0:	001a      	movs	r2, r3
 80036d2:	2301      	movs	r3, #1
 80036d4:	4013      	ands	r3, r2
 80036d6:	d022      	beq.n	800371e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d012      	beq.n	800371e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003708:	b29b      	uxth	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	b29a      	uxth	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003716:	2204      	movs	r2, #4
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800371e:	4a0c      	ldr	r2, [pc, #48]	; (8003750 <I2C_ITListenCplt+0xb0>)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	0011      	movs	r1, r2
 8003724:	0018      	movs	r0, r3
 8003726:	f000 f961 	bl	80039ec <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2210      	movs	r2, #16
 8003730:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2240      	movs	r2, #64	; 0x40
 8003736:	2100      	movs	r1, #0
 8003738:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	0018      	movs	r0, r3
 800373e:	f7ff fc55 	bl	8002fec <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	46bd      	mov	sp, r7
 8003746:	b002      	add	sp, #8
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	ffff0000 	.word	0xffff0000
 8003750:	00008003 	.word	0x00008003

08003754 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800375e:	200f      	movs	r0, #15
 8003760:	183b      	adds	r3, r7, r0
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	2141      	movs	r1, #65	; 0x41
 8003766:	5c52      	ldrb	r2, [r2, r1]
 8003768:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2242      	movs	r2, #66	; 0x42
 800376e:	2100      	movs	r1, #0
 8003770:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a62      	ldr	r2, [pc, #392]	; (8003900 <I2C_ITError+0x1ac>)
 8003776:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	431a      	orrs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800378a:	183b      	adds	r3, r7, r0
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	2b28      	cmp	r3, #40	; 0x28
 8003790:	d007      	beq.n	80037a2 <I2C_ITError+0x4e>
 8003792:	183b      	adds	r3, r7, r0
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	2b29      	cmp	r3, #41	; 0x29
 8003798:	d003      	beq.n	80037a2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800379a:	183b      	adds	r3, r7, r0
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2b2a      	cmp	r3, #42	; 0x2a
 80037a0:	d10c      	bne.n	80037bc <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2103      	movs	r1, #3
 80037a6:	0018      	movs	r0, r3
 80037a8:	f000 f920 	bl	80039ec <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2241      	movs	r2, #65	; 0x41
 80037b0:	2128      	movs	r1, #40	; 0x28
 80037b2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a53      	ldr	r2, [pc, #332]	; (8003904 <I2C_ITError+0x1b0>)
 80037b8:	635a      	str	r2, [r3, #52]	; 0x34
 80037ba:	e012      	b.n	80037e2 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80037bc:	4a52      	ldr	r2, [pc, #328]	; (8003908 <I2C_ITError+0x1b4>)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0011      	movs	r1, r2
 80037c2:	0018      	movs	r0, r3
 80037c4:	f000 f912 	bl	80039ec <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2241      	movs	r2, #65	; 0x41
 80037cc:	5c9b      	ldrb	r3, [r3, r2]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b60      	cmp	r3, #96	; 0x60
 80037d2:	d003      	beq.n	80037dc <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2241      	movs	r2, #65	; 0x41
 80037d8:	2120      	movs	r1, #32
 80037da:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d03b      	beq.n	8003868 <I2C_ITError+0x114>
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b11      	cmp	r3, #17
 80037f4:	d002      	beq.n	80037fc <I2C_ITError+0xa8>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b21      	cmp	r3, #33	; 0x21
 80037fa:	d135      	bne.n	8003868 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	01db      	lsls	r3, r3, #7
 8003806:	401a      	ands	r2, r3
 8003808:	2380      	movs	r3, #128	; 0x80
 800380a:	01db      	lsls	r3, r3, #7
 800380c:	429a      	cmp	r2, r3
 800380e:	d107      	bne.n	8003820 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	493c      	ldr	r1, [pc, #240]	; (800390c <I2C_ITError+0x1b8>)
 800381c:	400a      	ands	r2, r1
 800381e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003824:	0018      	movs	r0, r3
 8003826:	f7fe ff7a 	bl	800271e <HAL_DMA_GetState>
 800382a:	0003      	movs	r3, r0
 800382c:	2b01      	cmp	r3, #1
 800382e:	d016      	beq.n	800385e <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003834:	4a36      	ldr	r2, [pc, #216]	; (8003910 <I2C_ITError+0x1bc>)
 8003836:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2240      	movs	r2, #64	; 0x40
 800383c:	2100      	movs	r1, #0
 800383e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003844:	0018      	movs	r0, r3
 8003846:	f7fe ff25 	bl	8002694 <HAL_DMA_Abort_IT>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d051      	beq.n	80038f2 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003852:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003858:	0018      	movs	r0, r3
 800385a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800385c:	e049      	b.n	80038f2 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	0018      	movs	r0, r3
 8003862:	f000 f859 	bl	8003918 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003866:	e044      	b.n	80038f2 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386c:	2b00      	cmp	r3, #0
 800386e:	d03b      	beq.n	80038e8 <I2C_ITError+0x194>
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b12      	cmp	r3, #18
 8003874:	d002      	beq.n	800387c <I2C_ITError+0x128>
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2b22      	cmp	r3, #34	; 0x22
 800387a:	d135      	bne.n	80038e8 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	2380      	movs	r3, #128	; 0x80
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	401a      	ands	r2, r3
 8003888:	2380      	movs	r3, #128	; 0x80
 800388a:	021b      	lsls	r3, r3, #8
 800388c:	429a      	cmp	r2, r3
 800388e:	d107      	bne.n	80038a0 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	491e      	ldr	r1, [pc, #120]	; (8003914 <I2C_ITError+0x1c0>)
 800389c:	400a      	ands	r2, r1
 800389e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a4:	0018      	movs	r0, r3
 80038a6:	f7fe ff3a 	bl	800271e <HAL_DMA_GetState>
 80038aa:	0003      	movs	r3, r0
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d016      	beq.n	80038de <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b4:	4a16      	ldr	r2, [pc, #88]	; (8003910 <I2C_ITError+0x1bc>)
 80038b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2240      	movs	r2, #64	; 0x40
 80038bc:	2100      	movs	r1, #0
 80038be:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c4:	0018      	movs	r0, r3
 80038c6:	f7fe fee5 	bl	8002694 <HAL_DMA_Abort_IT>
 80038ca:	1e03      	subs	r3, r0, #0
 80038cc:	d013      	beq.n	80038f6 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d8:	0018      	movs	r0, r3
 80038da:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038dc:	e00b      	b.n	80038f6 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	0018      	movs	r0, r3
 80038e2:	f000 f819 	bl	8003918 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038e6:	e006      	b.n	80038f6 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	0018      	movs	r0, r3
 80038ec:	f000 f814 	bl	8003918 <I2C_TreatErrorCallback>
  }
}
 80038f0:	e002      	b.n	80038f8 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	e000      	b.n	80038f8 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80038f6:	46c0      	nop			; (mov r8, r8)
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b004      	add	sp, #16
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	ffff0000 	.word	0xffff0000
 8003904:	0800301d 	.word	0x0800301d
 8003908:	00008003 	.word	0x00008003
 800390c:	ffffbfff 	.word	0xffffbfff
 8003910:	080039af 	.word	0x080039af
 8003914:	ffff7fff 	.word	0xffff7fff

08003918 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2241      	movs	r2, #65	; 0x41
 8003924:	5c9b      	ldrb	r3, [r3, r2]
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b60      	cmp	r3, #96	; 0x60
 800392a:	d10f      	bne.n	800394c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2241      	movs	r2, #65	; 0x41
 8003930:	2120      	movs	r1, #32
 8003932:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2240      	movs	r2, #64	; 0x40
 800393e:	2100      	movs	r1, #0
 8003940:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	0018      	movs	r0, r3
 8003946:	f7ff fb61 	bl	800300c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800394a:	e00a      	b.n	8003962 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2240      	movs	r2, #64	; 0x40
 8003956:	2100      	movs	r1, #0
 8003958:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	0018      	movs	r0, r3
 800395e:	f7ff fb4d 	bl	8002ffc <HAL_I2C_ErrorCallback>
}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	46bd      	mov	sp, r7
 8003966:	b002      	add	sp, #8
 8003968:	bd80      	pop	{r7, pc}

0800396a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	2202      	movs	r2, #2
 800397a:	4013      	ands	r3, r2
 800397c:	2b02      	cmp	r3, #2
 800397e:	d103      	bne.n	8003988 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2200      	movs	r2, #0
 8003986:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	2201      	movs	r2, #1
 8003990:	4013      	ands	r3, r2
 8003992:	2b01      	cmp	r3, #1
 8003994:	d007      	beq.n	80039a6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	699a      	ldr	r2, [r3, #24]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2101      	movs	r1, #1
 80039a2:	430a      	orrs	r2, r1
 80039a4:	619a      	str	r2, [r3, #24]
  }
}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b002      	add	sp, #8
 80039ac:	bd80      	pop	{r7, pc}

080039ae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c8:	2200      	movs	r2, #0
 80039ca:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d8:	2200      	movs	r2, #0
 80039da:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	0018      	movs	r0, r3
 80039e0:	f7ff ff9a 	bl	8003918 <I2C_TreatErrorCallback>
}
 80039e4:	46c0      	nop			; (mov r8, r8)
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b004      	add	sp, #16
 80039ea:	bd80      	pop	{r7, pc}

080039ec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	000a      	movs	r2, r1
 80039f6:	1cbb      	adds	r3, r7, #2
 80039f8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80039fa:	2300      	movs	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80039fe:	1cbb      	adds	r3, r7, #2
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	2201      	movs	r2, #1
 8003a04:	4013      	ands	r3, r2
 8003a06:	d010      	beq.n	8003a2a <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2242      	movs	r2, #66	; 0x42
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2241      	movs	r2, #65	; 0x41
 8003a14:	5c9b      	ldrb	r3, [r3, r2]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	001a      	movs	r2, r3
 8003a1a:	2328      	movs	r3, #40	; 0x28
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	2b28      	cmp	r3, #40	; 0x28
 8003a20:	d003      	beq.n	8003a2a <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	22b0      	movs	r2, #176	; 0xb0
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003a2a:	1cbb      	adds	r3, r7, #2
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	4013      	ands	r3, r2
 8003a32:	d010      	beq.n	8003a56 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2244      	movs	r2, #68	; 0x44
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2241      	movs	r2, #65	; 0x41
 8003a40:	5c9b      	ldrb	r3, [r3, r2]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	001a      	movs	r2, r3
 8003a46:	2328      	movs	r3, #40	; 0x28
 8003a48:	4013      	ands	r3, r2
 8003a4a:	2b28      	cmp	r3, #40	; 0x28
 8003a4c:	d003      	beq.n	8003a56 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	22b0      	movs	r2, #176	; 0xb0
 8003a52:	4313      	orrs	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003a56:	1cbb      	adds	r3, r7, #2
 8003a58:	2200      	movs	r2, #0
 8003a5a:	5e9b      	ldrsh	r3, [r3, r2]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	da03      	bge.n	8003a68 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	22b8      	movs	r2, #184	; 0xb8
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003a68:	1cbb      	adds	r3, r7, #2
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d103      	bne.n	8003a78 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2290      	movs	r2, #144	; 0x90
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003a78:	1cbb      	adds	r3, r7, #2
 8003a7a:	881b      	ldrh	r3, [r3, #0]
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d103      	bne.n	8003a88 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003a88:	1cbb      	adds	r3, r7, #2
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	2b40      	cmp	r3, #64	; 0x40
 8003a8e:	d103      	bne.n	8003a98 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2240      	movs	r2, #64	; 0x40
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	43d9      	mvns	r1, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	400a      	ands	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
}
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b004      	add	sp, #16
 8003ab0:	bd80      	pop	{r7, pc}
	...

08003ab4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2241      	movs	r2, #65	; 0x41
 8003ac2:	5c9b      	ldrb	r3, [r3, r2]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d138      	bne.n	8003b3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2240      	movs	r2, #64	; 0x40
 8003ace:	5c9b      	ldrb	r3, [r3, r2]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e032      	b.n	8003b3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2240      	movs	r2, #64	; 0x40
 8003adc:	2101      	movs	r1, #1
 8003ade:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2241      	movs	r2, #65	; 0x41
 8003ae4:	2124      	movs	r1, #36	; 0x24
 8003ae6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2101      	movs	r1, #1
 8003af4:	438a      	bics	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4911      	ldr	r1, [pc, #68]	; (8003b48 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003b04:	400a      	ands	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6819      	ldr	r1, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2101      	movs	r1, #1
 8003b24:	430a      	orrs	r2, r1
 8003b26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2241      	movs	r2, #65	; 0x41
 8003b2c:	2120      	movs	r1, #32
 8003b2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2240      	movs	r2, #64	; 0x40
 8003b34:	2100      	movs	r1, #0
 8003b36:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	e000      	b.n	8003b3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
  }
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b002      	add	sp, #8
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			; (mov r8, r8)
 8003b48:	ffffefff 	.word	0xffffefff

08003b4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2241      	movs	r2, #65	; 0x41
 8003b5a:	5c9b      	ldrb	r3, [r3, r2]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b20      	cmp	r3, #32
 8003b60:	d139      	bne.n	8003bd6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2240      	movs	r2, #64	; 0x40
 8003b66:	5c9b      	ldrb	r3, [r3, r2]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d101      	bne.n	8003b70 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	e033      	b.n	8003bd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2240      	movs	r2, #64	; 0x40
 8003b74:	2101      	movs	r1, #1
 8003b76:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2241      	movs	r2, #65	; 0x41
 8003b7c:	2124      	movs	r1, #36	; 0x24
 8003b7e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2101      	movs	r1, #1
 8003b8c:	438a      	bics	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	4a11      	ldr	r2, [pc, #68]	; (8003be0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2241      	movs	r2, #65	; 0x41
 8003bc6:	2120      	movs	r1, #32
 8003bc8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2240      	movs	r2, #64	; 0x40
 8003bce:	2100      	movs	r1, #0
 8003bd0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e000      	b.n	8003bd8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bd6:	2302      	movs	r3, #2
  }
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b004      	add	sp, #16
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	fffff0ff 	.word	0xfffff0ff

08003be4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e305      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	d100      	bne.n	8003c02 <HAL_RCC_OscConfig+0x1e>
 8003c00:	e08d      	b.n	8003d1e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003c02:	4bc5      	ldr	r3, [pc, #788]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	220c      	movs	r2, #12
 8003c08:	4013      	ands	r3, r2
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d00e      	beq.n	8003c2c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003c0e:	4bc2      	ldr	r3, [pc, #776]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	220c      	movs	r2, #12
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d116      	bne.n	8003c48 <HAL_RCC_OscConfig+0x64>
 8003c1a:	4bbf      	ldr	r3, [pc, #764]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	23c0      	movs	r3, #192	; 0xc0
 8003c20:	025b      	lsls	r3, r3, #9
 8003c22:	401a      	ands	r2, r3
 8003c24:	2380      	movs	r3, #128	; 0x80
 8003c26:	025b      	lsls	r3, r3, #9
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d10d      	bne.n	8003c48 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c2c:	4bba      	ldr	r3, [pc, #744]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	029b      	lsls	r3, r3, #10
 8003c34:	4013      	ands	r3, r2
 8003c36:	d100      	bne.n	8003c3a <HAL_RCC_OscConfig+0x56>
 8003c38:	e070      	b.n	8003d1c <HAL_RCC_OscConfig+0x138>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d000      	beq.n	8003c44 <HAL_RCC_OscConfig+0x60>
 8003c42:	e06b      	b.n	8003d1c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e2dc      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d107      	bne.n	8003c60 <HAL_RCC_OscConfig+0x7c>
 8003c50:	4bb1      	ldr	r3, [pc, #708]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4bb0      	ldr	r3, [pc, #704]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c56:	2180      	movs	r1, #128	; 0x80
 8003c58:	0249      	lsls	r1, r1, #9
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e02f      	b.n	8003cc0 <HAL_RCC_OscConfig+0xdc>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10c      	bne.n	8003c82 <HAL_RCC_OscConfig+0x9e>
 8003c68:	4bab      	ldr	r3, [pc, #684]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	4baa      	ldr	r3, [pc, #680]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c6e:	49ab      	ldr	r1, [pc, #684]	; (8003f1c <HAL_RCC_OscConfig+0x338>)
 8003c70:	400a      	ands	r2, r1
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	4ba8      	ldr	r3, [pc, #672]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4ba7      	ldr	r3, [pc, #668]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c7a:	49a9      	ldr	r1, [pc, #676]	; (8003f20 <HAL_RCC_OscConfig+0x33c>)
 8003c7c:	400a      	ands	r2, r1
 8003c7e:	601a      	str	r2, [r3, #0]
 8003c80:	e01e      	b.n	8003cc0 <HAL_RCC_OscConfig+0xdc>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	2b05      	cmp	r3, #5
 8003c88:	d10e      	bne.n	8003ca8 <HAL_RCC_OscConfig+0xc4>
 8003c8a:	4ba3      	ldr	r3, [pc, #652]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	4ba2      	ldr	r3, [pc, #648]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c90:	2180      	movs	r1, #128	; 0x80
 8003c92:	02c9      	lsls	r1, r1, #11
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	4b9f      	ldr	r3, [pc, #636]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4b9e      	ldr	r3, [pc, #632]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003c9e:	2180      	movs	r1, #128	; 0x80
 8003ca0:	0249      	lsls	r1, r1, #9
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	e00b      	b.n	8003cc0 <HAL_RCC_OscConfig+0xdc>
 8003ca8:	4b9b      	ldr	r3, [pc, #620]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	4b9a      	ldr	r3, [pc, #616]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003cae:	499b      	ldr	r1, [pc, #620]	; (8003f1c <HAL_RCC_OscConfig+0x338>)
 8003cb0:	400a      	ands	r2, r1
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	4b98      	ldr	r3, [pc, #608]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4b97      	ldr	r3, [pc, #604]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003cba:	4999      	ldr	r1, [pc, #612]	; (8003f20 <HAL_RCC_OscConfig+0x33c>)
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d014      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc8:	f7fd fcc4 	bl	8001654 <HAL_GetTick>
 8003ccc:	0003      	movs	r3, r0
 8003cce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cd0:	e008      	b.n	8003ce4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cd2:	f7fd fcbf 	bl	8001654 <HAL_GetTick>
 8003cd6:	0002      	movs	r2, r0
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b64      	cmp	r3, #100	; 0x64
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e28e      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce4:	4b8c      	ldr	r3, [pc, #560]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	2380      	movs	r3, #128	; 0x80
 8003cea:	029b      	lsls	r3, r3, #10
 8003cec:	4013      	ands	r3, r2
 8003cee:	d0f0      	beq.n	8003cd2 <HAL_RCC_OscConfig+0xee>
 8003cf0:	e015      	b.n	8003d1e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf2:	f7fd fcaf 	bl	8001654 <HAL_GetTick>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cfc:	f7fd fcaa 	bl	8001654 <HAL_GetTick>
 8003d00:	0002      	movs	r2, r0
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b64      	cmp	r3, #100	; 0x64
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e279      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d0e:	4b82      	ldr	r3, [pc, #520]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	2380      	movs	r3, #128	; 0x80
 8003d14:	029b      	lsls	r3, r3, #10
 8003d16:	4013      	ands	r3, r2
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x118>
 8003d1a:	e000      	b.n	8003d1e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2202      	movs	r2, #2
 8003d24:	4013      	ands	r3, r2
 8003d26:	d100      	bne.n	8003d2a <HAL_RCC_OscConfig+0x146>
 8003d28:	e06c      	b.n	8003e04 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d2a:	4b7b      	ldr	r3, [pc, #492]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	220c      	movs	r2, #12
 8003d30:	4013      	ands	r3, r2
 8003d32:	d00e      	beq.n	8003d52 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d34:	4b78      	ldr	r3, [pc, #480]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	220c      	movs	r2, #12
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d11f      	bne.n	8003d80 <HAL_RCC_OscConfig+0x19c>
 8003d40:	4b75      	ldr	r3, [pc, #468]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	23c0      	movs	r3, #192	; 0xc0
 8003d46:	025b      	lsls	r3, r3, #9
 8003d48:	401a      	ands	r2, r3
 8003d4a:	2380      	movs	r3, #128	; 0x80
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d116      	bne.n	8003d80 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d52:	4b71      	ldr	r3, [pc, #452]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2202      	movs	r2, #2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d005      	beq.n	8003d68 <HAL_RCC_OscConfig+0x184>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d001      	beq.n	8003d68 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e24c      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d68:	4b6b      	ldr	r3, [pc, #428]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	22f8      	movs	r2, #248	; 0xf8
 8003d6e:	4393      	bics	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	00da      	lsls	r2, r3, #3
 8003d78:	4b67      	ldr	r3, [pc, #412]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d7e:	e041      	b.n	8003e04 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d024      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d88:	4b63      	ldr	r3, [pc, #396]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	4b62      	ldr	r3, [pc, #392]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003d8e:	2101      	movs	r1, #1
 8003d90:	430a      	orrs	r2, r1
 8003d92:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fd fc5e 	bl	8001654 <HAL_GetTick>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d9e:	f7fd fc59 	bl	8001654 <HAL_GetTick>
 8003da2:	0002      	movs	r2, r0
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e228      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db0:	4b59      	ldr	r3, [pc, #356]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2202      	movs	r2, #2
 8003db6:	4013      	ands	r3, r2
 8003db8:	d0f1      	beq.n	8003d9e <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dba:	4b57      	ldr	r3, [pc, #348]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	22f8      	movs	r2, #248	; 0xf8
 8003dc0:	4393      	bics	r3, r2
 8003dc2:	0019      	movs	r1, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	00da      	lsls	r2, r3, #3
 8003dca:	4b53      	ldr	r3, [pc, #332]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e018      	b.n	8003e04 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dd2:	4b51      	ldr	r3, [pc, #324]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	4b50      	ldr	r3, [pc, #320]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003dd8:	2101      	movs	r1, #1
 8003dda:	438a      	bics	r2, r1
 8003ddc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dde:	f7fd fc39 	bl	8001654 <HAL_GetTick>
 8003de2:	0003      	movs	r3, r0
 8003de4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003de8:	f7fd fc34 	bl	8001654 <HAL_GetTick>
 8003dec:	0002      	movs	r2, r0
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e203      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dfa:	4b47      	ldr	r3, [pc, #284]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	4013      	ands	r3, r2
 8003e02:	d1f1      	bne.n	8003de8 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2208      	movs	r2, #8
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d036      	beq.n	8003e7c <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d019      	beq.n	8003e4a <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e16:	4b40      	ldr	r3, [pc, #256]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e1a:	4b3f      	ldr	r3, [pc, #252]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e22:	f7fd fc17 	bl	8001654 <HAL_GetTick>
 8003e26:	0003      	movs	r3, r0
 8003e28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e2c:	f7fd fc12 	bl	8001654 <HAL_GetTick>
 8003e30:	0002      	movs	r2, r0
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e1e1      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e3e:	4b36      	ldr	r3, [pc, #216]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e42:	2202      	movs	r2, #2
 8003e44:	4013      	ands	r3, r2
 8003e46:	d0f1      	beq.n	8003e2c <HAL_RCC_OscConfig+0x248>
 8003e48:	e018      	b.n	8003e7c <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e4a:	4b33      	ldr	r3, [pc, #204]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e4e:	4b32      	ldr	r3, [pc, #200]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e50:	2101      	movs	r1, #1
 8003e52:	438a      	bics	r2, r1
 8003e54:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e56:	f7fd fbfd 	bl	8001654 <HAL_GetTick>
 8003e5a:	0003      	movs	r3, r0
 8003e5c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e60:	f7fd fbf8 	bl	8001654 <HAL_GetTick>
 8003e64:	0002      	movs	r2, r0
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e1c7      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e72:	4b29      	ldr	r3, [pc, #164]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e76:	2202      	movs	r2, #2
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d1f1      	bne.n	8003e60 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2204      	movs	r2, #4
 8003e82:	4013      	ands	r3, r2
 8003e84:	d100      	bne.n	8003e88 <HAL_RCC_OscConfig+0x2a4>
 8003e86:	e0b5      	b.n	8003ff4 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e88:	201f      	movs	r0, #31
 8003e8a:	183b      	adds	r3, r7, r0
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e90:	4b21      	ldr	r3, [pc, #132]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e92:	69da      	ldr	r2, [r3, #28]
 8003e94:	2380      	movs	r3, #128	; 0x80
 8003e96:	055b      	lsls	r3, r3, #21
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d110      	bne.n	8003ebe <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e9c:	4b1e      	ldr	r3, [pc, #120]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003ea2:	2180      	movs	r1, #128	; 0x80
 8003ea4:	0549      	lsls	r1, r1, #21
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	61da      	str	r2, [r3, #28]
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003eac:	69da      	ldr	r2, [r3, #28]
 8003eae:	2380      	movs	r3, #128	; 0x80
 8003eb0:	055b      	lsls	r3, r3, #21
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003eb8:	183b      	adds	r3, r7, r0
 8003eba:	2201      	movs	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebe:	4b19      	ldr	r3, [pc, #100]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	2380      	movs	r3, #128	; 0x80
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d11a      	bne.n	8003f00 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eca:	4b16      	ldr	r3, [pc, #88]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4b15      	ldr	r3, [pc, #84]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ed0:	2180      	movs	r1, #128	; 0x80
 8003ed2:	0049      	lsls	r1, r1, #1
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed8:	f7fd fbbc 	bl	8001654 <HAL_GetTick>
 8003edc:	0003      	movs	r3, r0
 8003ede:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee2:	f7fd fbb7 	bl	8001654 <HAL_GetTick>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b64      	cmp	r3, #100	; 0x64
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e186      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <HAL_RCC_OscConfig+0x340>)
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	005b      	lsls	r3, r3, #1
 8003efc:	4013      	ands	r3, r2
 8003efe:	d0f0      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d10f      	bne.n	8003f28 <HAL_RCC_OscConfig+0x344>
 8003f08:	4b03      	ldr	r3, [pc, #12]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003f0a:	6a1a      	ldr	r2, [r3, #32]
 8003f0c:	4b02      	ldr	r3, [pc, #8]	; (8003f18 <HAL_RCC_OscConfig+0x334>)
 8003f0e:	2101      	movs	r1, #1
 8003f10:	430a      	orrs	r2, r1
 8003f12:	621a      	str	r2, [r3, #32]
 8003f14:	e036      	b.n	8003f84 <HAL_RCC_OscConfig+0x3a0>
 8003f16:	46c0      	nop			; (mov r8, r8)
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	fffeffff 	.word	0xfffeffff
 8003f20:	fffbffff 	.word	0xfffbffff
 8003f24:	40007000 	.word	0x40007000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d10c      	bne.n	8003f4a <HAL_RCC_OscConfig+0x366>
 8003f30:	4bb6      	ldr	r3, [pc, #728]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f32:	6a1a      	ldr	r2, [r3, #32]
 8003f34:	4bb5      	ldr	r3, [pc, #724]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f36:	2101      	movs	r1, #1
 8003f38:	438a      	bics	r2, r1
 8003f3a:	621a      	str	r2, [r3, #32]
 8003f3c:	4bb3      	ldr	r3, [pc, #716]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f3e:	6a1a      	ldr	r2, [r3, #32]
 8003f40:	4bb2      	ldr	r3, [pc, #712]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f42:	2104      	movs	r1, #4
 8003f44:	438a      	bics	r2, r1
 8003f46:	621a      	str	r2, [r3, #32]
 8003f48:	e01c      	b.n	8003f84 <HAL_RCC_OscConfig+0x3a0>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	2b05      	cmp	r3, #5
 8003f50:	d10c      	bne.n	8003f6c <HAL_RCC_OscConfig+0x388>
 8003f52:	4bae      	ldr	r3, [pc, #696]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f54:	6a1a      	ldr	r2, [r3, #32]
 8003f56:	4bad      	ldr	r3, [pc, #692]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f58:	2104      	movs	r1, #4
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	621a      	str	r2, [r3, #32]
 8003f5e:	4bab      	ldr	r3, [pc, #684]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f60:	6a1a      	ldr	r2, [r3, #32]
 8003f62:	4baa      	ldr	r3, [pc, #680]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f64:	2101      	movs	r1, #1
 8003f66:	430a      	orrs	r2, r1
 8003f68:	621a      	str	r2, [r3, #32]
 8003f6a:	e00b      	b.n	8003f84 <HAL_RCC_OscConfig+0x3a0>
 8003f6c:	4ba7      	ldr	r3, [pc, #668]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f6e:	6a1a      	ldr	r2, [r3, #32]
 8003f70:	4ba6      	ldr	r3, [pc, #664]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f72:	2101      	movs	r1, #1
 8003f74:	438a      	bics	r2, r1
 8003f76:	621a      	str	r2, [r3, #32]
 8003f78:	4ba4      	ldr	r3, [pc, #656]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f7a:	6a1a      	ldr	r2, [r3, #32]
 8003f7c:	4ba3      	ldr	r3, [pc, #652]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003f7e:	2104      	movs	r1, #4
 8003f80:	438a      	bics	r2, r1
 8003f82:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d014      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f8c:	f7fd fb62 	bl	8001654 <HAL_GetTick>
 8003f90:	0003      	movs	r3, r0
 8003f92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f94:	e009      	b.n	8003faa <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7fd fb5d 	bl	8001654 <HAL_GetTick>
 8003f9a:	0002      	movs	r2, r0
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	4a9b      	ldr	r2, [pc, #620]	; (8004210 <HAL_RCC_OscConfig+0x62c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e12b      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003faa:	4b98      	ldr	r3, [pc, #608]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x3b2>
 8003fb4:	e013      	b.n	8003fde <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fb6:	f7fd fb4d 	bl	8001654 <HAL_GetTick>
 8003fba:	0003      	movs	r3, r0
 8003fbc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fbe:	e009      	b.n	8003fd4 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc0:	f7fd fb48 	bl	8001654 <HAL_GetTick>
 8003fc4:	0002      	movs	r2, r0
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	4a91      	ldr	r2, [pc, #580]	; (8004210 <HAL_RCC_OscConfig+0x62c>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e116      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fd4:	4b8d      	ldr	r3, [pc, #564]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d1f0      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003fde:	231f      	movs	r3, #31
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d105      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fe8:	4b88      	ldr	r3, [pc, #544]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003fea:	69da      	ldr	r2, [r3, #28]
 8003fec:	4b87      	ldr	r3, [pc, #540]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8003fee:	4989      	ldr	r1, [pc, #548]	; (8004214 <HAL_RCC_OscConfig+0x630>)
 8003ff0:	400a      	ands	r2, r1
 8003ff2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2210      	movs	r2, #16
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d063      	beq.n	80040c6 <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d12a      	bne.n	800405c <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004006:	4b81      	ldr	r3, [pc, #516]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800400a:	4b80      	ldr	r3, [pc, #512]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800400c:	2104      	movs	r1, #4
 800400e:	430a      	orrs	r2, r1
 8004010:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004012:	4b7e      	ldr	r3, [pc, #504]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004016:	4b7d      	ldr	r3, [pc, #500]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004018:	2101      	movs	r1, #1
 800401a:	430a      	orrs	r2, r1
 800401c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401e:	f7fd fb19 	bl	8001654 <HAL_GetTick>
 8004022:	0003      	movs	r3, r0
 8004024:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004028:	f7fd fb14 	bl	8001654 <HAL_GetTick>
 800402c:	0002      	movs	r2, r0
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e0e3      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800403a:	4b74      	ldr	r3, [pc, #464]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800403c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800403e:	2202      	movs	r2, #2
 8004040:	4013      	ands	r3, r2
 8004042:	d0f1      	beq.n	8004028 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004044:	4b71      	ldr	r3, [pc, #452]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004048:	22f8      	movs	r2, #248	; 0xf8
 800404a:	4393      	bics	r3, r2
 800404c:	0019      	movs	r1, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	00da      	lsls	r2, r3, #3
 8004054:	4b6d      	ldr	r3, [pc, #436]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004056:	430a      	orrs	r2, r1
 8004058:	635a      	str	r2, [r3, #52]	; 0x34
 800405a:	e034      	b.n	80040c6 <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	3305      	adds	r3, #5
 8004062:	d111      	bne.n	8004088 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004064:	4b69      	ldr	r3, [pc, #420]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004068:	4b68      	ldr	r3, [pc, #416]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800406a:	2104      	movs	r1, #4
 800406c:	438a      	bics	r2, r1
 800406e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004070:	4b66      	ldr	r3, [pc, #408]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004074:	22f8      	movs	r2, #248	; 0xf8
 8004076:	4393      	bics	r3, r2
 8004078:	0019      	movs	r1, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	00da      	lsls	r2, r3, #3
 8004080:	4b62      	ldr	r3, [pc, #392]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004082:	430a      	orrs	r2, r1
 8004084:	635a      	str	r2, [r3, #52]	; 0x34
 8004086:	e01e      	b.n	80040c6 <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004088:	4b60      	ldr	r3, [pc, #384]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800408a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800408c:	4b5f      	ldr	r3, [pc, #380]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800408e:	2104      	movs	r1, #4
 8004090:	430a      	orrs	r2, r1
 8004092:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004094:	4b5d      	ldr	r3, [pc, #372]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004096:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004098:	4b5c      	ldr	r3, [pc, #368]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800409a:	2101      	movs	r1, #1
 800409c:	438a      	bics	r2, r1
 800409e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040a0:	f7fd fad8 	bl	8001654 <HAL_GetTick>
 80040a4:	0003      	movs	r3, r0
 80040a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80040a8:	e008      	b.n	80040bc <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80040aa:	f7fd fad3 	bl	8001654 <HAL_GetTick>
 80040ae:	0002      	movs	r2, r0
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d901      	bls.n	80040bc <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e0a2      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80040bc:	4b53      	ldr	r3, [pc, #332]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80040be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c0:	2202      	movs	r2, #2
 80040c2:	4013      	ands	r3, r2
 80040c4:	d1f1      	bne.n	80040aa <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d100      	bne.n	80040d0 <HAL_RCC_OscConfig+0x4ec>
 80040ce:	e097      	b.n	8004200 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040d0:	4b4e      	ldr	r3, [pc, #312]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	220c      	movs	r2, #12
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d100      	bne.n	80040de <HAL_RCC_OscConfig+0x4fa>
 80040dc:	e06b      	b.n	80041b6 <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6a1b      	ldr	r3, [r3, #32]
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d14c      	bne.n	8004180 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e6:	4b49      	ldr	r3, [pc, #292]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	4b48      	ldr	r3, [pc, #288]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80040ec:	494a      	ldr	r1, [pc, #296]	; (8004218 <HAL_RCC_OscConfig+0x634>)
 80040ee:	400a      	ands	r2, r1
 80040f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f2:	f7fd faaf 	bl	8001654 <HAL_GetTick>
 80040f6:	0003      	movs	r3, r0
 80040f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040fc:	f7fd faaa 	bl	8001654 <HAL_GetTick>
 8004100:	0002      	movs	r2, r0
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e079      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800410e:	4b3f      	ldr	r3, [pc, #252]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	2380      	movs	r3, #128	; 0x80
 8004114:	049b      	lsls	r3, r3, #18
 8004116:	4013      	ands	r3, r2
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800411a:	4b3c      	ldr	r3, [pc, #240]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800411c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411e:	220f      	movs	r2, #15
 8004120:	4393      	bics	r3, r2
 8004122:	0019      	movs	r1, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004128:	4b38      	ldr	r3, [pc, #224]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800412a:	430a      	orrs	r2, r1
 800412c:	62da      	str	r2, [r3, #44]	; 0x2c
 800412e:	4b37      	ldr	r3, [pc, #220]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	4a3a      	ldr	r2, [pc, #232]	; (800421c <HAL_RCC_OscConfig+0x638>)
 8004134:	4013      	ands	r3, r2
 8004136:	0019      	movs	r1, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004140:	431a      	orrs	r2, r3
 8004142:	4b32      	ldr	r3, [pc, #200]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004144:	430a      	orrs	r2, r1
 8004146:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004148:	4b30      	ldr	r3, [pc, #192]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4b2f      	ldr	r3, [pc, #188]	; (800420c <HAL_RCC_OscConfig+0x628>)
 800414e:	2180      	movs	r1, #128	; 0x80
 8004150:	0449      	lsls	r1, r1, #17
 8004152:	430a      	orrs	r2, r1
 8004154:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004156:	f7fd fa7d 	bl	8001654 <HAL_GetTick>
 800415a:	0003      	movs	r3, r0
 800415c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004160:	f7fd fa78 	bl	8001654 <HAL_GetTick>
 8004164:	0002      	movs	r2, r0
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e047      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004172:	4b26      	ldr	r3, [pc, #152]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	049b      	lsls	r3, r3, #18
 800417a:	4013      	ands	r3, r2
 800417c:	d0f0      	beq.n	8004160 <HAL_RCC_OscConfig+0x57c>
 800417e:	e03f      	b.n	8004200 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004180:	4b22      	ldr	r3, [pc, #136]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b21      	ldr	r3, [pc, #132]	; (800420c <HAL_RCC_OscConfig+0x628>)
 8004186:	4924      	ldr	r1, [pc, #144]	; (8004218 <HAL_RCC_OscConfig+0x634>)
 8004188:	400a      	ands	r2, r1
 800418a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7fd fa62 	bl	8001654 <HAL_GetTick>
 8004190:	0003      	movs	r3, r0
 8004192:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004196:	f7fd fa5d 	bl	8001654 <HAL_GetTick>
 800419a:	0002      	movs	r2, r0
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e02c      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041a8:	4b18      	ldr	r3, [pc, #96]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	2380      	movs	r3, #128	; 0x80
 80041ae:	049b      	lsls	r3, r3, #18
 80041b0:	4013      	ands	r3, r2
 80041b2:	d1f0      	bne.n	8004196 <HAL_RCC_OscConfig+0x5b2>
 80041b4:	e024      	b.n	8004200 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d101      	bne.n	80041c2 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e01f      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80041c8:	4b10      	ldr	r3, [pc, #64]	; (800420c <HAL_RCC_OscConfig+0x628>)
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	23c0      	movs	r3, #192	; 0xc0
 80041d2:	025b      	lsls	r3, r3, #9
 80041d4:	401a      	ands	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041da:	429a      	cmp	r2, r3
 80041dc:	d10e      	bne.n	80041fc <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	220f      	movs	r2, #15
 80041e2:	401a      	ands	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d107      	bne.n	80041fc <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	23f0      	movs	r3, #240	; 0xf0
 80041f0:	039b      	lsls	r3, r3, #14
 80041f2:	401a      	ands	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d001      	beq.n	8004200 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e000      	b.n	8004202 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	0018      	movs	r0, r3
 8004204:	46bd      	mov	sp, r7
 8004206:	b008      	add	sp, #32
 8004208:	bd80      	pop	{r7, pc}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	40021000 	.word	0x40021000
 8004210:	00001388 	.word	0x00001388
 8004214:	efffffff 	.word	0xefffffff
 8004218:	feffffff 	.word	0xfeffffff
 800421c:	ffc27fff 	.word	0xffc27fff

08004220 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0b3      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004234:	4b5b      	ldr	r3, [pc, #364]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2201      	movs	r2, #1
 800423a:	4013      	ands	r3, r2
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d911      	bls.n	8004266 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004242:	4b58      	ldr	r3, [pc, #352]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2201      	movs	r2, #1
 8004248:	4393      	bics	r3, r2
 800424a:	0019      	movs	r1, r3
 800424c:	4b55      	ldr	r3, [pc, #340]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004254:	4b53      	ldr	r3, [pc, #332]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2201      	movs	r2, #1
 800425a:	4013      	ands	r3, r2
 800425c:	683a      	ldr	r2, [r7, #0]
 800425e:	429a      	cmp	r2, r3
 8004260:	d001      	beq.n	8004266 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e09a      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2202      	movs	r2, #2
 800426c:	4013      	ands	r3, r2
 800426e:	d015      	beq.n	800429c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2204      	movs	r2, #4
 8004276:	4013      	ands	r3, r2
 8004278:	d006      	beq.n	8004288 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800427a:	4b4b      	ldr	r3, [pc, #300]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	4b4a      	ldr	r3, [pc, #296]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004280:	21e0      	movs	r1, #224	; 0xe0
 8004282:	00c9      	lsls	r1, r1, #3
 8004284:	430a      	orrs	r2, r1
 8004286:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004288:	4b47      	ldr	r3, [pc, #284]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	22f0      	movs	r2, #240	; 0xf0
 800428e:	4393      	bics	r3, r2
 8004290:	0019      	movs	r1, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004298:	430a      	orrs	r2, r1
 800429a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2201      	movs	r2, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	d040      	beq.n	8004328 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d107      	bne.n	80042be <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ae:	4b3e      	ldr	r3, [pc, #248]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	029b      	lsls	r3, r3, #10
 80042b6:	4013      	ands	r3, r2
 80042b8:	d114      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e06e      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d107      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042c6:	4b38      	ldr	r3, [pc, #224]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	2380      	movs	r3, #128	; 0x80
 80042cc:	049b      	lsls	r3, r3, #18
 80042ce:	4013      	ands	r3, r2
 80042d0:	d108      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e062      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d6:	4b34      	ldr	r3, [pc, #208]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2202      	movs	r2, #2
 80042dc:	4013      	ands	r3, r2
 80042de:	d101      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e05b      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042e4:	4b30      	ldr	r3, [pc, #192]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2203      	movs	r2, #3
 80042ea:	4393      	bics	r3, r2
 80042ec:	0019      	movs	r1, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	4b2d      	ldr	r3, [pc, #180]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 80042f4:	430a      	orrs	r2, r1
 80042f6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042f8:	f7fd f9ac 	bl	8001654 <HAL_GetTick>
 80042fc:	0003      	movs	r3, r0
 80042fe:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004300:	e009      	b.n	8004316 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004302:	f7fd f9a7 	bl	8001654 <HAL_GetTick>
 8004306:	0002      	movs	r2, r0
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	4a27      	ldr	r2, [pc, #156]	; (80043ac <HAL_RCC_ClockConfig+0x18c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e042      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004316:	4b24      	ldr	r3, [pc, #144]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	220c      	movs	r2, #12
 800431c:	401a      	ands	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	429a      	cmp	r2, r3
 8004326:	d1ec      	bne.n	8004302 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004328:	4b1e      	ldr	r3, [pc, #120]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2201      	movs	r2, #1
 800432e:	4013      	ands	r3, r2
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d211      	bcs.n	800435a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004336:	4b1b      	ldr	r3, [pc, #108]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2201      	movs	r2, #1
 800433c:	4393      	bics	r3, r2
 800433e:	0019      	movs	r1, r3
 8004340:	4b18      	ldr	r3, [pc, #96]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004348:	4b16      	ldr	r3, [pc, #88]	; (80043a4 <HAL_RCC_ClockConfig+0x184>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2201      	movs	r2, #1
 800434e:	4013      	ands	r3, r2
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d001      	beq.n	800435a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e020      	b.n	800439c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2204      	movs	r2, #4
 8004360:	4013      	ands	r3, r2
 8004362:	d009      	beq.n	8004378 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004364:	4b10      	ldr	r3, [pc, #64]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	4a11      	ldr	r2, [pc, #68]	; (80043b0 <HAL_RCC_ClockConfig+0x190>)
 800436a:	4013      	ands	r3, r2
 800436c:	0019      	movs	r1, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	4b0d      	ldr	r3, [pc, #52]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004378:	f000 f820 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 800437c:	0001      	movs	r1, r0
 800437e:	4b0a      	ldr	r3, [pc, #40]	; (80043a8 <HAL_RCC_ClockConfig+0x188>)
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	220f      	movs	r2, #15
 8004386:	4013      	ands	r3, r2
 8004388:	4a0a      	ldr	r2, [pc, #40]	; (80043b4 <HAL_RCC_ClockConfig+0x194>)
 800438a:	5cd3      	ldrb	r3, [r2, r3]
 800438c:	000a      	movs	r2, r1
 800438e:	40da      	lsrs	r2, r3
 8004390:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_RCC_ClockConfig+0x198>)
 8004392:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004394:	2000      	movs	r0, #0
 8004396:	f7fd f917 	bl	80015c8 <HAL_InitTick>
  
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	0018      	movs	r0, r3
 800439e:	46bd      	mov	sp, r7
 80043a0:	b004      	add	sp, #16
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40022000 	.word	0x40022000
 80043a8:	40021000 	.word	0x40021000
 80043ac:	00001388 	.word	0x00001388
 80043b0:	fffff8ff 	.word	0xfffff8ff
 80043b4:	08005eec 	.word	0x08005eec
 80043b8:	20000004 	.word	0x20000004

080043bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043bc:	b590      	push	{r4, r7, lr}
 80043be:	b08f      	sub	sp, #60	; 0x3c
 80043c0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80043c2:	2314      	movs	r3, #20
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	4a2c      	ldr	r2, [pc, #176]	; (8004478 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80043ca:	c313      	stmia	r3!, {r0, r1, r4}
 80043cc:	6812      	ldr	r2, [r2, #0]
 80043ce:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80043d0:	1d3b      	adds	r3, r7, #4
 80043d2:	4a2a      	ldr	r2, [pc, #168]	; (800447c <HAL_RCC_GetSysClockFreq+0xc0>)
 80043d4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80043d6:	c313      	stmia	r3!, {r0, r1, r4}
 80043d8:	6812      	ldr	r2, [r2, #0]
 80043da:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043dc:	2300      	movs	r3, #0
 80043de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043e0:	2300      	movs	r3, #0
 80043e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80043e4:	2300      	movs	r3, #0
 80043e6:	637b      	str	r3, [r7, #52]	; 0x34
 80043e8:	2300      	movs	r3, #0
 80043ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80043ec:	2300      	movs	r3, #0
 80043ee:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80043f0:	4b23      	ldr	r3, [pc, #140]	; (8004480 <HAL_RCC_GetSysClockFreq+0xc4>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f8:	220c      	movs	r2, #12
 80043fa:	4013      	ands	r3, r2
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d002      	beq.n	8004406 <HAL_RCC_GetSysClockFreq+0x4a>
 8004400:	2b08      	cmp	r3, #8
 8004402:	d003      	beq.n	800440c <HAL_RCC_GetSysClockFreq+0x50>
 8004404:	e02f      	b.n	8004466 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004406:	4b1f      	ldr	r3, [pc, #124]	; (8004484 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004408:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800440a:	e02f      	b.n	800446c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800440c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800440e:	0c9b      	lsrs	r3, r3, #18
 8004410:	220f      	movs	r2, #15
 8004412:	4013      	ands	r3, r2
 8004414:	2214      	movs	r2, #20
 8004416:	18ba      	adds	r2, r7, r2
 8004418:	5cd3      	ldrb	r3, [r2, r3]
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800441c:	4b18      	ldr	r3, [pc, #96]	; (8004480 <HAL_RCC_GetSysClockFreq+0xc4>)
 800441e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004420:	220f      	movs	r2, #15
 8004422:	4013      	ands	r3, r2
 8004424:	1d3a      	adds	r2, r7, #4
 8004426:	5cd3      	ldrb	r3, [r2, r3]
 8004428:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800442a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800442c:	23c0      	movs	r3, #192	; 0xc0
 800442e:	025b      	lsls	r3, r3, #9
 8004430:	401a      	ands	r2, r3
 8004432:	2380      	movs	r3, #128	; 0x80
 8004434:	025b      	lsls	r3, r3, #9
 8004436:	429a      	cmp	r2, r3
 8004438:	d109      	bne.n	800444e <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800443a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800443c:	4811      	ldr	r0, [pc, #68]	; (8004484 <HAL_RCC_GetSysClockFreq+0xc8>)
 800443e:	f7fb fe63 	bl	8000108 <__udivsi3>
 8004442:	0003      	movs	r3, r0
 8004444:	001a      	movs	r2, r3
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	4353      	muls	r3, r2
 800444a:	637b      	str	r3, [r7, #52]	; 0x34
 800444c:	e008      	b.n	8004460 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800444e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004450:	480c      	ldr	r0, [pc, #48]	; (8004484 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004452:	f7fb fe59 	bl	8000108 <__udivsi3>
 8004456:	0003      	movs	r3, r0
 8004458:	001a      	movs	r2, r3
 800445a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445c:	4353      	muls	r3, r2
 800445e:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004462:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004464:	e002      	b.n	800446c <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004466:	4b07      	ldr	r3, [pc, #28]	; (8004484 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004468:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800446a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800446c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800446e:	0018      	movs	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	b00f      	add	sp, #60	; 0x3c
 8004474:	bd90      	pop	{r4, r7, pc}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	08005ecc 	.word	0x08005ecc
 800447c:	08005edc 	.word	0x08005edc
 8004480:	40021000 	.word	0x40021000
 8004484:	007a1200 	.word	0x007a1200

08004488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800448c:	4b02      	ldr	r3, [pc, #8]	; (8004498 <HAL_RCC_GetHCLKFreq+0x10>)
 800448e:	681b      	ldr	r3, [r3, #0]
}
 8004490:	0018      	movs	r0, r3
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	46c0      	nop			; (mov r8, r8)
 8004498:	20000004 	.word	0x20000004

0800449c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80044a0:	f7ff fff2 	bl	8004488 <HAL_RCC_GetHCLKFreq>
 80044a4:	0001      	movs	r1, r0
 80044a6:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	0a1b      	lsrs	r3, r3, #8
 80044ac:	2207      	movs	r2, #7
 80044ae:	4013      	ands	r3, r2
 80044b0:	4a04      	ldr	r2, [pc, #16]	; (80044c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044b2:	5cd3      	ldrb	r3, [r2, r3]
 80044b4:	40d9      	lsrs	r1, r3
 80044b6:	000b      	movs	r3, r1
}    
 80044b8:	0018      	movs	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	40021000 	.word	0x40021000
 80044c4:	08005efc 	.word	0x08005efc

080044c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044d0:	2300      	movs	r3, #0
 80044d2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	025b      	lsls	r3, r3, #9
 80044e0:	4013      	ands	r3, r2
 80044e2:	d100      	bne.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80044e4:	e08e      	b.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80044e6:	2017      	movs	r0, #23
 80044e8:	183b      	adds	r3, r7, r0
 80044ea:	2200      	movs	r2, #0
 80044ec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ee:	4b5f      	ldr	r3, [pc, #380]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80044f0:	69da      	ldr	r2, [r3, #28]
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	055b      	lsls	r3, r3, #21
 80044f6:	4013      	ands	r3, r2
 80044f8:	d110      	bne.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044fa:	4b5c      	ldr	r3, [pc, #368]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80044fc:	69da      	ldr	r2, [r3, #28]
 80044fe:	4b5b      	ldr	r3, [pc, #364]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004500:	2180      	movs	r1, #128	; 0x80
 8004502:	0549      	lsls	r1, r1, #21
 8004504:	430a      	orrs	r2, r1
 8004506:	61da      	str	r2, [r3, #28]
 8004508:	4b58      	ldr	r3, [pc, #352]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800450a:	69da      	ldr	r2, [r3, #28]
 800450c:	2380      	movs	r3, #128	; 0x80
 800450e:	055b      	lsls	r3, r3, #21
 8004510:	4013      	ands	r3, r2
 8004512:	60bb      	str	r3, [r7, #8]
 8004514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004516:	183b      	adds	r3, r7, r0
 8004518:	2201      	movs	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451c:	4b54      	ldr	r3, [pc, #336]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	2380      	movs	r3, #128	; 0x80
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	4013      	ands	r3, r2
 8004526:	d11a      	bne.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004528:	4b51      	ldr	r3, [pc, #324]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	4b50      	ldr	r3, [pc, #320]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800452e:	2180      	movs	r1, #128	; 0x80
 8004530:	0049      	lsls	r1, r1, #1
 8004532:	430a      	orrs	r2, r1
 8004534:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004536:	f7fd f88d 	bl	8001654 <HAL_GetTick>
 800453a:	0003      	movs	r3, r0
 800453c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453e:	e008      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004540:	f7fd f888 	bl	8001654 <HAL_GetTick>
 8004544:	0002      	movs	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b64      	cmp	r3, #100	; 0x64
 800454c:	d901      	bls.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e087      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004552:	4b47      	ldr	r3, [pc, #284]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	2380      	movs	r3, #128	; 0x80
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	4013      	ands	r3, r2
 800455c:	d0f0      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800455e:	4b43      	ldr	r3, [pc, #268]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004560:	6a1a      	ldr	r2, [r3, #32]
 8004562:	23c0      	movs	r3, #192	; 0xc0
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	4013      	ands	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d034      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	23c0      	movs	r3, #192	; 0xc0
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4013      	ands	r3, r2
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	429a      	cmp	r2, r3
 800457e:	d02c      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004580:	4b3a      	ldr	r3, [pc, #232]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	4a3b      	ldr	r2, [pc, #236]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004586:	4013      	ands	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800458a:	4b38      	ldr	r3, [pc, #224]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800458c:	6a1a      	ldr	r2, [r3, #32]
 800458e:	4b37      	ldr	r3, [pc, #220]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004590:	2180      	movs	r1, #128	; 0x80
 8004592:	0249      	lsls	r1, r1, #9
 8004594:	430a      	orrs	r2, r1
 8004596:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004598:	4b34      	ldr	r3, [pc, #208]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800459a:	6a1a      	ldr	r2, [r3, #32]
 800459c:	4b33      	ldr	r3, [pc, #204]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800459e:	4936      	ldr	r1, [pc, #216]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80045a0:	400a      	ands	r2, r1
 80045a2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045a4:	4b31      	ldr	r3, [pc, #196]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2201      	movs	r2, #1
 80045ae:	4013      	ands	r3, r2
 80045b0:	d013      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b2:	f7fd f84f 	bl	8001654 <HAL_GetTick>
 80045b6:	0003      	movs	r3, r0
 80045b8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ba:	e009      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045bc:	f7fd f84a 	bl	8001654 <HAL_GetTick>
 80045c0:	0002      	movs	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	4a2d      	ldr	r2, [pc, #180]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e048      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d0:	4b26      	ldr	r3, [pc, #152]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	2202      	movs	r2, #2
 80045d6:	4013      	ands	r3, r2
 80045d8:	d0f0      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045da:	4b24      	ldr	r3, [pc, #144]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	4a25      	ldr	r2, [pc, #148]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	0019      	movs	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4b20      	ldr	r3, [pc, #128]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045ea:	430a      	orrs	r2, r1
 80045ec:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045ee:	2317      	movs	r3, #23
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d105      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f8:	4b1c      	ldr	r3, [pc, #112]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045fa:	69da      	ldr	r2, [r3, #28]
 80045fc:	4b1b      	ldr	r3, [pc, #108]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80045fe:	4920      	ldr	r1, [pc, #128]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004600:	400a      	ands	r2, r1
 8004602:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2201      	movs	r2, #1
 800460a:	4013      	ands	r3, r2
 800460c:	d009      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800460e:	4b17      	ldr	r3, [pc, #92]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	2203      	movs	r2, #3
 8004614:	4393      	bics	r3, r2
 8004616:	0019      	movs	r1, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	4b13      	ldr	r3, [pc, #76]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800461e:	430a      	orrs	r2, r1
 8004620:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2220      	movs	r2, #32
 8004628:	4013      	ands	r3, r2
 800462a:	d009      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800462c:	4b0f      	ldr	r3, [pc, #60]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	2210      	movs	r2, #16
 8004632:	4393      	bics	r3, r2
 8004634:	0019      	movs	r1, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	4b0c      	ldr	r3, [pc, #48]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800463c:	430a      	orrs	r2, r1
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	2380      	movs	r3, #128	; 0x80
 8004646:	029b      	lsls	r3, r3, #10
 8004648:	4013      	ands	r3, r2
 800464a:	d009      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800464c:	4b07      	ldr	r3, [pc, #28]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800464e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004650:	2280      	movs	r2, #128	; 0x80
 8004652:	4393      	bics	r3, r2
 8004654:	0019      	movs	r1, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691a      	ldr	r2, [r3, #16]
 800465a:	4b04      	ldr	r3, [pc, #16]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800465c:	430a      	orrs	r2, r1
 800465e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	0018      	movs	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	b006      	add	sp, #24
 8004668:	bd80      	pop	{r7, pc}
 800466a:	46c0      	nop			; (mov r8, r8)
 800466c:	40021000 	.word	0x40021000
 8004670:	40007000 	.word	0x40007000
 8004674:	fffffcff 	.word	0xfffffcff
 8004678:	fffeffff 	.word	0xfffeffff
 800467c:	00001388 	.word	0x00001388
 8004680:	efffffff 	.word	0xefffffff

08004684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e042      	b.n	800471c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	223d      	movs	r2, #61	; 0x3d
 800469a:	5c9b      	ldrb	r3, [r3, r2]
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d107      	bne.n	80046b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	223c      	movs	r2, #60	; 0x3c
 80046a6:	2100      	movs	r1, #0
 80046a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	0018      	movs	r0, r3
 80046ae:	f7fc fde7 	bl	8001280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	223d      	movs	r2, #61	; 0x3d
 80046b6:	2102      	movs	r1, #2
 80046b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	3304      	adds	r3, #4
 80046c2:	0019      	movs	r1, r3
 80046c4:	0010      	movs	r0, r2
 80046c6:	f000 fab1 	bl	8004c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2246      	movs	r2, #70	; 0x46
 80046ce:	2101      	movs	r1, #1
 80046d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	223e      	movs	r2, #62	; 0x3e
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	223f      	movs	r2, #63	; 0x3f
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2240      	movs	r2, #64	; 0x40
 80046e6:	2101      	movs	r1, #1
 80046e8:	5499      	strb	r1, [r3, r2]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2241      	movs	r2, #65	; 0x41
 80046ee:	2101      	movs	r1, #1
 80046f0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2242      	movs	r2, #66	; 0x42
 80046f6:	2101      	movs	r1, #1
 80046f8:	5499      	strb	r1, [r3, r2]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2243      	movs	r2, #67	; 0x43
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2244      	movs	r2, #68	; 0x44
 8004706:	2101      	movs	r1, #1
 8004708:	5499      	strb	r1, [r3, r2]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2245      	movs	r2, #69	; 0x45
 800470e:	2101      	movs	r1, #1
 8004710:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	223d      	movs	r2, #61	; 0x3d
 8004716:	2101      	movs	r1, #1
 8004718:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	0018      	movs	r0, r3
 800471e:	46bd      	mov	sp, r7
 8004720:	b002      	add	sp, #8
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	223d      	movs	r2, #61	; 0x3d
 8004730:	5c9b      	ldrb	r3, [r3, r2]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b01      	cmp	r3, #1
 8004736:	d001      	beq.n	800473c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e035      	b.n	80047a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	223d      	movs	r2, #61	; 0x3d
 8004740:	2102      	movs	r1, #2
 8004742:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2101      	movs	r1, #1
 8004750:	430a      	orrs	r2, r1
 8004752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a15      	ldr	r2, [pc, #84]	; (80047b0 <HAL_TIM_Base_Start_IT+0x8c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d009      	beq.n	8004772 <HAL_TIM_Base_Start_IT+0x4e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a14      	ldr	r2, [pc, #80]	; (80047b4 <HAL_TIM_Base_Start_IT+0x90>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d004      	beq.n	8004772 <HAL_TIM_Base_Start_IT+0x4e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a12      	ldr	r2, [pc, #72]	; (80047b8 <HAL_TIM_Base_Start_IT+0x94>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d111      	bne.n	8004796 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	2207      	movs	r2, #7
 800477a:	4013      	ands	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b06      	cmp	r3, #6
 8004782:	d010      	beq.n	80047a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2101      	movs	r1, #1
 8004790:	430a      	orrs	r2, r1
 8004792:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004794:	e007      	b.n	80047a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2101      	movs	r1, #1
 80047a2:	430a      	orrs	r2, r1
 80047a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b004      	add	sp, #16
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40012c00 	.word	0x40012c00
 80047b4:	40000400 	.word	0x40000400
 80047b8:	40014000 	.word	0x40014000

080047bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2101      	movs	r1, #1
 80047d0:	438a      	bics	r2, r1
 80047d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	4a0d      	ldr	r2, [pc, #52]	; (8004810 <HAL_TIM_Base_Stop_IT+0x54>)
 80047dc:	4013      	ands	r3, r2
 80047de:	d10d      	bne.n	80047fc <HAL_TIM_Base_Stop_IT+0x40>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	4a0b      	ldr	r2, [pc, #44]	; (8004814 <HAL_TIM_Base_Stop_IT+0x58>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	d107      	bne.n	80047fc <HAL_TIM_Base_Stop_IT+0x40>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2101      	movs	r1, #1
 80047f8:	438a      	bics	r2, r1
 80047fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	223d      	movs	r2, #61	; 0x3d
 8004800:	2101      	movs	r1, #1
 8004802:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	0018      	movs	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	b002      	add	sp, #8
 800480c:	bd80      	pop	{r7, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	00001111 	.word	0x00001111
 8004814:	00000444 	.word	0x00000444

08004818 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b082      	sub	sp, #8
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	2202      	movs	r2, #2
 8004828:	4013      	ands	r3, r2
 800482a:	2b02      	cmp	r3, #2
 800482c:	d124      	bne.n	8004878 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	2202      	movs	r2, #2
 8004836:	4013      	ands	r3, r2
 8004838:	2b02      	cmp	r3, #2
 800483a:	d11d      	bne.n	8004878 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2203      	movs	r2, #3
 8004842:	4252      	negs	r2, r2
 8004844:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	2203      	movs	r2, #3
 8004854:	4013      	ands	r3, r2
 8004856:	d004      	beq.n	8004862 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	0018      	movs	r0, r3
 800485c:	f000 f9ce 	bl	8004bfc <HAL_TIM_IC_CaptureCallback>
 8004860:	e007      	b.n	8004872 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0018      	movs	r0, r3
 8004866:	f000 f9c1 	bl	8004bec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	0018      	movs	r0, r3
 800486e:	f000 f9cd 	bl	8004c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	2204      	movs	r2, #4
 8004880:	4013      	ands	r3, r2
 8004882:	2b04      	cmp	r3, #4
 8004884:	d125      	bne.n	80048d2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	2204      	movs	r2, #4
 800488e:	4013      	ands	r3, r2
 8004890:	2b04      	cmp	r3, #4
 8004892:	d11e      	bne.n	80048d2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2205      	movs	r2, #5
 800489a:	4252      	negs	r2, r2
 800489c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2202      	movs	r2, #2
 80048a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	23c0      	movs	r3, #192	; 0xc0
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	4013      	ands	r3, r2
 80048b0:	d004      	beq.n	80048bc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	0018      	movs	r0, r3
 80048b6:	f000 f9a1 	bl	8004bfc <HAL_TIM_IC_CaptureCallback>
 80048ba:	e007      	b.n	80048cc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	0018      	movs	r0, r3
 80048c0:	f000 f994 	bl	8004bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	0018      	movs	r0, r3
 80048c8:	f000 f9a0 	bl	8004c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	2208      	movs	r2, #8
 80048da:	4013      	ands	r3, r2
 80048dc:	2b08      	cmp	r3, #8
 80048de:	d124      	bne.n	800492a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	2208      	movs	r2, #8
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d11d      	bne.n	800492a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2209      	movs	r2, #9
 80048f4:	4252      	negs	r2, r2
 80048f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2204      	movs	r2, #4
 80048fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	2203      	movs	r2, #3
 8004906:	4013      	ands	r3, r2
 8004908:	d004      	beq.n	8004914 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	0018      	movs	r0, r3
 800490e:	f000 f975 	bl	8004bfc <HAL_TIM_IC_CaptureCallback>
 8004912:	e007      	b.n	8004924 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	0018      	movs	r0, r3
 8004918:	f000 f968 	bl	8004bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	0018      	movs	r0, r3
 8004920:	f000 f974 	bl	8004c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2210      	movs	r2, #16
 8004932:	4013      	ands	r3, r2
 8004934:	2b10      	cmp	r3, #16
 8004936:	d125      	bne.n	8004984 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	2210      	movs	r2, #16
 8004940:	4013      	ands	r3, r2
 8004942:	2b10      	cmp	r3, #16
 8004944:	d11e      	bne.n	8004984 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2211      	movs	r2, #17
 800494c:	4252      	negs	r2, r2
 800494e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2208      	movs	r2, #8
 8004954:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69da      	ldr	r2, [r3, #28]
 800495c:	23c0      	movs	r3, #192	; 0xc0
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4013      	ands	r3, r2
 8004962:	d004      	beq.n	800496e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	0018      	movs	r0, r3
 8004968:	f000 f948 	bl	8004bfc <HAL_TIM_IC_CaptureCallback>
 800496c:	e007      	b.n	800497e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	0018      	movs	r0, r3
 8004972:	f000 f93b 	bl	8004bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0018      	movs	r0, r3
 800497a:	f000 f947 	bl	8004c0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2201      	movs	r2, #1
 800498c:	4013      	ands	r3, r2
 800498e:	2b01      	cmp	r3, #1
 8004990:	d10f      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	4013      	ands	r3, r2
 800499c:	2b01      	cmp	r3, #1
 800499e:	d108      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2202      	movs	r2, #2
 80049a6:	4252      	negs	r2, r2
 80049a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	0018      	movs	r0, r3
 80049ae:	f7fc f921 	bl	8000bf4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	2280      	movs	r2, #128	; 0x80
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b80      	cmp	r3, #128	; 0x80
 80049be:	d10f      	bne.n	80049e0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2280      	movs	r2, #128	; 0x80
 80049c8:	4013      	ands	r3, r2
 80049ca:	2b80      	cmp	r3, #128	; 0x80
 80049cc:	d108      	bne.n	80049e0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2281      	movs	r2, #129	; 0x81
 80049d4:	4252      	negs	r2, r2
 80049d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	0018      	movs	r0, r3
 80049dc:	f000 fa96 	bl	8004f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	2240      	movs	r2, #64	; 0x40
 80049e8:	4013      	ands	r3, r2
 80049ea:	2b40      	cmp	r3, #64	; 0x40
 80049ec:	d10f      	bne.n	8004a0e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2240      	movs	r2, #64	; 0x40
 80049f6:	4013      	ands	r3, r2
 80049f8:	2b40      	cmp	r3, #64	; 0x40
 80049fa:	d108      	bne.n	8004a0e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2241      	movs	r2, #65	; 0x41
 8004a02:	4252      	negs	r2, r2
 8004a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	0018      	movs	r0, r3
 8004a0a:	f000 f907 	bl	8004c1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	2220      	movs	r2, #32
 8004a16:	4013      	ands	r3, r2
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	d10f      	bne.n	8004a3c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	4013      	ands	r3, r2
 8004a26:	2b20      	cmp	r3, #32
 8004a28:	d108      	bne.n	8004a3c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2221      	movs	r2, #33	; 0x21
 8004a30:	4252      	negs	r2, r2
 8004a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f000 fa60 	bl	8004efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a3c:	46c0      	nop			; (mov r8, r8)
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	b002      	add	sp, #8
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4e:	230f      	movs	r3, #15
 8004a50:	18fb      	adds	r3, r7, r3
 8004a52:	2200      	movs	r2, #0
 8004a54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	223c      	movs	r2, #60	; 0x3c
 8004a5a:	5c9b      	ldrb	r3, [r3, r2]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_TIM_ConfigClockSource+0x20>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e0bc      	b.n	8004bde <HAL_TIM_ConfigClockSource+0x19a>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	223c      	movs	r2, #60	; 0x3c
 8004a68:	2101      	movs	r1, #1
 8004a6a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	223d      	movs	r2, #61	; 0x3d
 8004a70:	2102      	movs	r1, #2
 8004a72:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2277      	movs	r2, #119	; 0x77
 8004a80:	4393      	bics	r3, r2
 8004a82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	4a58      	ldr	r2, [pc, #352]	; (8004be8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2280      	movs	r2, #128	; 0x80
 8004a9a:	0192      	lsls	r2, r2, #6
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d040      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0xde>
 8004aa0:	2280      	movs	r2, #128	; 0x80
 8004aa2:	0192      	lsls	r2, r2, #6
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d900      	bls.n	8004aaa <HAL_TIM_ConfigClockSource+0x66>
 8004aa8:	e088      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004aaa:	2280      	movs	r2, #128	; 0x80
 8004aac:	0152      	lsls	r2, r2, #5
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d100      	bne.n	8004ab4 <HAL_TIM_ConfigClockSource+0x70>
 8004ab2:	e088      	b.n	8004bc6 <HAL_TIM_ConfigClockSource+0x182>
 8004ab4:	2280      	movs	r2, #128	; 0x80
 8004ab6:	0152      	lsls	r2, r2, #5
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d900      	bls.n	8004abe <HAL_TIM_ConfigClockSource+0x7a>
 8004abc:	e07e      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004abe:	2b70      	cmp	r3, #112	; 0x70
 8004ac0:	d018      	beq.n	8004af4 <HAL_TIM_ConfigClockSource+0xb0>
 8004ac2:	d900      	bls.n	8004ac6 <HAL_TIM_ConfigClockSource+0x82>
 8004ac4:	e07a      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004ac6:	2b60      	cmp	r3, #96	; 0x60
 8004ac8:	d04f      	beq.n	8004b6a <HAL_TIM_ConfigClockSource+0x126>
 8004aca:	d900      	bls.n	8004ace <HAL_TIM_ConfigClockSource+0x8a>
 8004acc:	e076      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004ace:	2b50      	cmp	r3, #80	; 0x50
 8004ad0:	d03b      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x106>
 8004ad2:	d900      	bls.n	8004ad6 <HAL_TIM_ConfigClockSource+0x92>
 8004ad4:	e072      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004ad6:	2b40      	cmp	r3, #64	; 0x40
 8004ad8:	d057      	beq.n	8004b8a <HAL_TIM_ConfigClockSource+0x146>
 8004ada:	d900      	bls.n	8004ade <HAL_TIM_ConfigClockSource+0x9a>
 8004adc:	e06e      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004ade:	2b30      	cmp	r3, #48	; 0x30
 8004ae0:	d063      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0x166>
 8004ae2:	d86b      	bhi.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d060      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0x166>
 8004ae8:	d868      	bhi.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d05d      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0x166>
 8004aee:	2b10      	cmp	r3, #16
 8004af0:	d05b      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0x166>
 8004af2:	e063      	b.n	8004bbc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6818      	ldr	r0, [r3, #0]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	6899      	ldr	r1, [r3, #8]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	f000 f982 	bl	8004e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2277      	movs	r2, #119	; 0x77
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
      break;
 8004b20:	e052      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6818      	ldr	r0, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	6899      	ldr	r1, [r3, #8]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	f000 f96b 	bl	8004e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2180      	movs	r1, #128	; 0x80
 8004b42:	01c9      	lsls	r1, r1, #7
 8004b44:	430a      	orrs	r2, r1
 8004b46:	609a      	str	r2, [r3, #8]
      break;
 8004b48:	e03e      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	6859      	ldr	r1, [r3, #4]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	001a      	movs	r2, r3
 8004b58:	f000 f8de 	bl	8004d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2150      	movs	r1, #80	; 0x50
 8004b62:	0018      	movs	r0, r3
 8004b64:	f000 f938 	bl	8004dd8 <TIM_ITRx_SetConfig>
      break;
 8004b68:	e02e      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	6859      	ldr	r1, [r3, #4]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	001a      	movs	r2, r3
 8004b78:	f000 f8fc 	bl	8004d74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2160      	movs	r1, #96	; 0x60
 8004b82:	0018      	movs	r0, r3
 8004b84:	f000 f928 	bl	8004dd8 <TIM_ITRx_SetConfig>
      break;
 8004b88:	e01e      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	6859      	ldr	r1, [r3, #4]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	001a      	movs	r2, r3
 8004b98:	f000 f8be 	bl	8004d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2140      	movs	r1, #64	; 0x40
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 f918 	bl	8004dd8 <TIM_ITRx_SetConfig>
      break;
 8004ba8:	e00e      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	0019      	movs	r1, r3
 8004bb4:	0010      	movs	r0, r2
 8004bb6:	f000 f90f 	bl	8004dd8 <TIM_ITRx_SetConfig>
      break;
 8004bba:	e005      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004bbc:	230f      	movs	r3, #15
 8004bbe:	18fb      	adds	r3, r7, r3
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	701a      	strb	r2, [r3, #0]
      break;
 8004bc4:	e000      	b.n	8004bc8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004bc6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	223d      	movs	r2, #61	; 0x3d
 8004bcc:	2101      	movs	r1, #1
 8004bce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	223c      	movs	r2, #60	; 0x3c
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	5499      	strb	r1, [r3, r2]

  return status;
 8004bd8:	230f      	movs	r3, #15
 8004bda:	18fb      	adds	r3, r7, r3
 8004bdc:	781b      	ldrb	r3, [r3, #0]
}
 8004bde:	0018      	movs	r0, r3
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b004      	add	sp, #16
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	46c0      	nop			; (mov r8, r8)
 8004be8:	ffff00ff 	.word	0xffff00ff

08004bec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bf4:	46c0      	nop			; (mov r8, r8)
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	b002      	add	sp, #8
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c04:	46c0      	nop			; (mov r8, r8)
 8004c06:	46bd      	mov	sp, r7
 8004c08:	b002      	add	sp, #8
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c14:	46c0      	nop			; (mov r8, r8)
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b002      	add	sp, #8
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c24:	46c0      	nop			; (mov r8, r8)
 8004c26:	46bd      	mov	sp, r7
 8004c28:	b002      	add	sp, #8
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a2f      	ldr	r2, [pc, #188]	; (8004cfc <TIM_Base_SetConfig+0xd0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d003      	beq.n	8004c4c <TIM_Base_SetConfig+0x20>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a2e      	ldr	r2, [pc, #184]	; (8004d00 <TIM_Base_SetConfig+0xd4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d108      	bne.n	8004c5e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2270      	movs	r2, #112	; 0x70
 8004c50:	4393      	bics	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a26      	ldr	r2, [pc, #152]	; (8004cfc <TIM_Base_SetConfig+0xd0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <TIM_Base_SetConfig+0x62>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a25      	ldr	r2, [pc, #148]	; (8004d00 <TIM_Base_SetConfig+0xd4>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d00f      	beq.n	8004c8e <TIM_Base_SetConfig+0x62>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a24      	ldr	r2, [pc, #144]	; (8004d04 <TIM_Base_SetConfig+0xd8>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00b      	beq.n	8004c8e <TIM_Base_SetConfig+0x62>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a23      	ldr	r2, [pc, #140]	; (8004d08 <TIM_Base_SetConfig+0xdc>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d007      	beq.n	8004c8e <TIM_Base_SetConfig+0x62>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a22      	ldr	r2, [pc, #136]	; (8004d0c <TIM_Base_SetConfig+0xe0>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d003      	beq.n	8004c8e <TIM_Base_SetConfig+0x62>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a21      	ldr	r2, [pc, #132]	; (8004d10 <TIM_Base_SetConfig+0xe4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d108      	bne.n	8004ca0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	4a20      	ldr	r2, [pc, #128]	; (8004d14 <TIM_Base_SetConfig+0xe8>)
 8004c92:	4013      	ands	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2280      	movs	r2, #128	; 0x80
 8004ca4:	4393      	bics	r3, r2
 8004ca6:	001a      	movs	r2, r3
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	689a      	ldr	r2, [r3, #8]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a0c      	ldr	r2, [pc, #48]	; (8004cfc <TIM_Base_SetConfig+0xd0>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d00b      	beq.n	8004ce6 <TIM_Base_SetConfig+0xba>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a0d      	ldr	r2, [pc, #52]	; (8004d08 <TIM_Base_SetConfig+0xdc>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d007      	beq.n	8004ce6 <TIM_Base_SetConfig+0xba>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a0c      	ldr	r2, [pc, #48]	; (8004d0c <TIM_Base_SetConfig+0xe0>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d003      	beq.n	8004ce6 <TIM_Base_SetConfig+0xba>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a0b      	ldr	r2, [pc, #44]	; (8004d10 <TIM_Base_SetConfig+0xe4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d103      	bne.n	8004cee <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	691a      	ldr	r2, [r3, #16]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	615a      	str	r2, [r3, #20]
}
 8004cf4:	46c0      	nop			; (mov r8, r8)
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	b004      	add	sp, #16
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40012c00 	.word	0x40012c00
 8004d00:	40000400 	.word	0x40000400
 8004d04:	40002000 	.word	0x40002000
 8004d08:	40014000 	.word	0x40014000
 8004d0c:	40014400 	.word	0x40014400
 8004d10:	40014800 	.word	0x40014800
 8004d14:	fffffcff 	.word	0xfffffcff

08004d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	4393      	bics	r3, r2
 8004d32:	001a      	movs	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	22f0      	movs	r2, #240	; 0xf0
 8004d42:	4393      	bics	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	220a      	movs	r2, #10
 8004d54:	4393      	bics	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	621a      	str	r2, [r3, #32]
}
 8004d6c:	46c0      	nop			; (mov r8, r8)
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	b006      	add	sp, #24
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	2210      	movs	r2, #16
 8004d86:	4393      	bics	r3, r2
 8004d88:	001a      	movs	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	4a0d      	ldr	r2, [pc, #52]	; (8004dd4 <TIM_TI2_ConfigInputStage+0x60>)
 8004d9e:	4013      	ands	r3, r2
 8004da0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	031b      	lsls	r3, r3, #12
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	22a0      	movs	r2, #160	; 0xa0
 8004db0:	4393      	bics	r3, r2
 8004db2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b006      	add	sp, #24
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	ffff0fff 	.word	0xffff0fff

08004dd8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2270      	movs	r2, #112	; 0x70
 8004dec:	4393      	bics	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	2207      	movs	r2, #7
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	609a      	str	r2, [r3, #8]
}
 8004e02:	46c0      	nop			; (mov r8, r8)
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b004      	add	sp, #16
 8004e08:	bd80      	pop	{r7, pc}
	...

08004e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	4a09      	ldr	r2, [pc, #36]	; (8004e48 <TIM_ETR_SetConfig+0x3c>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	021a      	lsls	r2, r3, #8
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	609a      	str	r2, [r3, #8]
}
 8004e40:	46c0      	nop			; (mov r8, r8)
 8004e42:	46bd      	mov	sp, r7
 8004e44:	b006      	add	sp, #24
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	ffff00ff 	.word	0xffff00ff

08004e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	223c      	movs	r2, #60	; 0x3c
 8004e5a:	5c9b      	ldrb	r3, [r3, r2]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d101      	bne.n	8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e60:	2302      	movs	r3, #2
 8004e62:	e041      	b.n	8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	223c      	movs	r2, #60	; 0x3c
 8004e68:	2101      	movs	r1, #1
 8004e6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	223d      	movs	r2, #61	; 0x3d
 8004e70:	2102      	movs	r1, #2
 8004e72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2270      	movs	r2, #112	; 0x70
 8004e88:	4393      	bics	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a13      	ldr	r2, [pc, #76]	; (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d009      	beq.n	8004ebc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a11      	ldr	r2, [pc, #68]	; (8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d004      	beq.n	8004ebc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a10      	ldr	r2, [pc, #64]	; (8004ef8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d10c      	bne.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2280      	movs	r2, #128	; 0x80
 8004ec0:	4393      	bics	r3, r2
 8004ec2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	223d      	movs	r2, #61	; 0x3d
 8004eda:	2101      	movs	r1, #1
 8004edc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	223c      	movs	r2, #60	; 0x3c
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	0018      	movs	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	b004      	add	sp, #16
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40012c00 	.word	0x40012c00
 8004ef4:	40000400 	.word	0x40000400
 8004ef8:	40014000 	.word	0x40014000

08004efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b082      	sub	sp, #8
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f04:	46c0      	nop			; (mov r8, r8)
 8004f06:	46bd      	mov	sp, r7
 8004f08:	b002      	add	sp, #8
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f14:	46c0      	nop			; (mov r8, r8)
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e044      	b.n	8004fb8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d107      	bne.n	8004f46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2274      	movs	r2, #116	; 0x74
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	0018      	movs	r0, r3
 8004f42:	f7fc f9c3 	bl	80012cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2224      	movs	r2, #36	; 0x24
 8004f4a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2101      	movs	r1, #1
 8004f58:	438a      	bics	r2, r1
 8004f5a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	0018      	movs	r0, r3
 8004f60:	f000 fbb6 	bl	80056d0 <UART_SetConfig>
 8004f64:	0003      	movs	r3, r0
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e024      	b.n	8004fb8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f000 fd01 	bl	8005980 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	490d      	ldr	r1, [pc, #52]	; (8004fc0 <HAL_UART_Init+0xa4>)
 8004f8a:	400a      	ands	r2, r1
 8004f8c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2108      	movs	r1, #8
 8004f9a:	438a      	bics	r2, r1
 8004f9c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2101      	movs	r1, #1
 8004faa:	430a      	orrs	r2, r1
 8004fac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	0018      	movs	r0, r3
 8004fb2:	f000 fd99 	bl	8005ae8 <UART_CheckIdleState>
 8004fb6:	0003      	movs	r3, r0
}
 8004fb8:	0018      	movs	r0, r3
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	b002      	add	sp, #8
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	fffff7ff 	.word	0xfffff7ff

08004fc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08a      	sub	sp, #40	; 0x28
 8004fc8:	af02      	add	r7, sp, #8
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	603b      	str	r3, [r7, #0]
 8004fd0:	1dbb      	adds	r3, r7, #6
 8004fd2:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fd8:	2b20      	cmp	r3, #32
 8004fda:	d000      	beq.n	8004fde <HAL_UART_Transmit+0x1a>
 8004fdc:	e096      	b.n	800510c <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_UART_Transmit+0x28>
 8004fe4:	1dbb      	adds	r3, r7, #6
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e08e      	b.n	800510e <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	2380      	movs	r3, #128	; 0x80
 8004ff6:	015b      	lsls	r3, r3, #5
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d109      	bne.n	8005010 <HAL_UART_Transmit+0x4c>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d105      	bne.n	8005010 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	2201      	movs	r2, #1
 8005008:	4013      	ands	r3, r2
 800500a:	d001      	beq.n	8005010 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e07e      	b.n	800510e <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2274      	movs	r2, #116	; 0x74
 8005014:	5c9b      	ldrb	r3, [r3, r2]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d101      	bne.n	800501e <HAL_UART_Transmit+0x5a>
 800501a:	2302      	movs	r3, #2
 800501c:	e077      	b.n	800510e <HAL_UART_Transmit+0x14a>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2274      	movs	r2, #116	; 0x74
 8005022:	2101      	movs	r1, #1
 8005024:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2280      	movs	r2, #128	; 0x80
 800502a:	2100      	movs	r1, #0
 800502c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2221      	movs	r2, #33	; 0x21
 8005032:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005034:	f7fc fb0e 	bl	8001654 <HAL_GetTick>
 8005038:	0003      	movs	r3, r0
 800503a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1dba      	adds	r2, r7, #6
 8005040:	2150      	movs	r1, #80	; 0x50
 8005042:	8812      	ldrh	r2, [r2, #0]
 8005044:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	1dba      	adds	r2, r7, #6
 800504a:	2152      	movs	r1, #82	; 0x52
 800504c:	8812      	ldrh	r2, [r2, #0]
 800504e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	2380      	movs	r3, #128	; 0x80
 8005056:	015b      	lsls	r3, r3, #5
 8005058:	429a      	cmp	r2, r3
 800505a:	d108      	bne.n	800506e <HAL_UART_Transmit+0xaa>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d104      	bne.n	800506e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005064:	2300      	movs	r3, #0
 8005066:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	61bb      	str	r3, [r7, #24]
 800506c:	e003      	b.n	8005076 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2274      	movs	r2, #116	; 0x74
 800507a:	2100      	movs	r1, #0
 800507c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800507e:	e02d      	b.n	80050dc <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	0013      	movs	r3, r2
 800508a:	2200      	movs	r2, #0
 800508c:	2180      	movs	r1, #128	; 0x80
 800508e:	f000 fd73 	bl	8005b78 <UART_WaitOnFlagUntilTimeout>
 8005092:	1e03      	subs	r3, r0, #0
 8005094:	d001      	beq.n	800509a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e039      	b.n	800510e <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10b      	bne.n	80050b8 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	881a      	ldrh	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	05d2      	lsls	r2, r2, #23
 80050aa:	0dd2      	lsrs	r2, r2, #23
 80050ac:	b292      	uxth	r2, r2
 80050ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	3302      	adds	r3, #2
 80050b4:	61bb      	str	r3, [r7, #24]
 80050b6:	e008      	b.n	80050ca <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	781a      	ldrb	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	b292      	uxth	r2, r2
 80050c2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	3301      	adds	r3, #1
 80050c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2252      	movs	r2, #82	; 0x52
 80050ce:	5a9b      	ldrh	r3, [r3, r2]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b299      	uxth	r1, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2252      	movs	r2, #82	; 0x52
 80050da:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2252      	movs	r2, #82	; 0x52
 80050e0:	5a9b      	ldrh	r3, [r3, r2]
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1cb      	bne.n	8005080 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	0013      	movs	r3, r2
 80050f2:	2200      	movs	r2, #0
 80050f4:	2140      	movs	r1, #64	; 0x40
 80050f6:	f000 fd3f 	bl	8005b78 <UART_WaitOnFlagUntilTimeout>
 80050fa:	1e03      	subs	r3, r0, #0
 80050fc:	d001      	beq.n	8005102 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e005      	b.n	800510e <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005108:	2300      	movs	r3, #0
 800510a:	e000      	b.n	800510e <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800510c:	2302      	movs	r3, #2
  }
}
 800510e:	0018      	movs	r0, r3
 8005110:	46bd      	mov	sp, r7
 8005112:	b008      	add	sp, #32
 8005114:	bd80      	pop	{r7, pc}
	...

08005118 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005118:	b590      	push	{r4, r7, lr}
 800511a:	b0ab      	sub	sp, #172	; 0xac
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	22a4      	movs	r2, #164	; 0xa4
 8005128:	18b9      	adds	r1, r7, r2
 800512a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	20a0      	movs	r0, #160	; 0xa0
 8005134:	1839      	adds	r1, r7, r0
 8005136:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	219c      	movs	r1, #156	; 0x9c
 8005140:	1879      	adds	r1, r7, r1
 8005142:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005144:	0011      	movs	r1, r2
 8005146:	18bb      	adds	r3, r7, r2
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a99      	ldr	r2, [pc, #612]	; (80053b0 <HAL_UART_IRQHandler+0x298>)
 800514c:	4013      	ands	r3, r2
 800514e:	2298      	movs	r2, #152	; 0x98
 8005150:	18bc      	adds	r4, r7, r2
 8005152:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005154:	18bb      	adds	r3, r7, r2
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d114      	bne.n	8005186 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800515c:	187b      	adds	r3, r7, r1
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2220      	movs	r2, #32
 8005162:	4013      	ands	r3, r2
 8005164:	d00f      	beq.n	8005186 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005166:	183b      	adds	r3, r7, r0
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2220      	movs	r2, #32
 800516c:	4013      	ands	r3, r2
 800516e:	d00a      	beq.n	8005186 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005174:	2b00      	cmp	r3, #0
 8005176:	d100      	bne.n	800517a <HAL_UART_IRQHandler+0x62>
 8005178:	e27e      	b.n	8005678 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	0010      	movs	r0, r2
 8005182:	4798      	blx	r3
      }
      return;
 8005184:	e278      	b.n	8005678 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005186:	2398      	movs	r3, #152	; 0x98
 8005188:	18fb      	adds	r3, r7, r3
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d100      	bne.n	8005192 <HAL_UART_IRQHandler+0x7a>
 8005190:	e114      	b.n	80053bc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005192:	239c      	movs	r3, #156	; 0x9c
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2201      	movs	r2, #1
 800519a:	4013      	ands	r3, r2
 800519c:	d106      	bne.n	80051ac <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800519e:	23a0      	movs	r3, #160	; 0xa0
 80051a0:	18fb      	adds	r3, r7, r3
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a83      	ldr	r2, [pc, #524]	; (80053b4 <HAL_UART_IRQHandler+0x29c>)
 80051a6:	4013      	ands	r3, r2
 80051a8:	d100      	bne.n	80051ac <HAL_UART_IRQHandler+0x94>
 80051aa:	e107      	b.n	80053bc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051ac:	23a4      	movs	r3, #164	; 0xa4
 80051ae:	18fb      	adds	r3, r7, r3
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2201      	movs	r2, #1
 80051b4:	4013      	ands	r3, r2
 80051b6:	d012      	beq.n	80051de <HAL_UART_IRQHandler+0xc6>
 80051b8:	23a0      	movs	r3, #160	; 0xa0
 80051ba:	18fb      	adds	r3, r7, r3
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	2380      	movs	r3, #128	; 0x80
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	4013      	ands	r3, r2
 80051c4:	d00b      	beq.n	80051de <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2201      	movs	r2, #1
 80051cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2280      	movs	r2, #128	; 0x80
 80051d2:	589b      	ldr	r3, [r3, r2]
 80051d4:	2201      	movs	r2, #1
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2180      	movs	r1, #128	; 0x80
 80051dc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051de:	23a4      	movs	r3, #164	; 0xa4
 80051e0:	18fb      	adds	r3, r7, r3
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2202      	movs	r2, #2
 80051e6:	4013      	ands	r3, r2
 80051e8:	d011      	beq.n	800520e <HAL_UART_IRQHandler+0xf6>
 80051ea:	239c      	movs	r3, #156	; 0x9c
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2201      	movs	r2, #1
 80051f2:	4013      	ands	r3, r2
 80051f4:	d00b      	beq.n	800520e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2202      	movs	r2, #2
 80051fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2280      	movs	r2, #128	; 0x80
 8005202:	589b      	ldr	r3, [r3, r2]
 8005204:	2204      	movs	r2, #4
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2180      	movs	r1, #128	; 0x80
 800520c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800520e:	23a4      	movs	r3, #164	; 0xa4
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2204      	movs	r2, #4
 8005216:	4013      	ands	r3, r2
 8005218:	d011      	beq.n	800523e <HAL_UART_IRQHandler+0x126>
 800521a:	239c      	movs	r3, #156	; 0x9c
 800521c:	18fb      	adds	r3, r7, r3
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2201      	movs	r2, #1
 8005222:	4013      	ands	r3, r2
 8005224:	d00b      	beq.n	800523e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2204      	movs	r2, #4
 800522c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2280      	movs	r2, #128	; 0x80
 8005232:	589b      	ldr	r3, [r3, r2]
 8005234:	2202      	movs	r2, #2
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2180      	movs	r1, #128	; 0x80
 800523c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800523e:	23a4      	movs	r3, #164	; 0xa4
 8005240:	18fb      	adds	r3, r7, r3
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2208      	movs	r2, #8
 8005246:	4013      	ands	r3, r2
 8005248:	d017      	beq.n	800527a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800524a:	23a0      	movs	r3, #160	; 0xa0
 800524c:	18fb      	adds	r3, r7, r3
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2220      	movs	r2, #32
 8005252:	4013      	ands	r3, r2
 8005254:	d105      	bne.n	8005262 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005256:	239c      	movs	r3, #156	; 0x9c
 8005258:	18fb      	adds	r3, r7, r3
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2201      	movs	r2, #1
 800525e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005260:	d00b      	beq.n	800527a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2208      	movs	r2, #8
 8005268:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2280      	movs	r2, #128	; 0x80
 800526e:	589b      	ldr	r3, [r3, r2]
 8005270:	2208      	movs	r2, #8
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2180      	movs	r1, #128	; 0x80
 8005278:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800527a:	23a4      	movs	r3, #164	; 0xa4
 800527c:	18fb      	adds	r3, r7, r3
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	2380      	movs	r3, #128	; 0x80
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	4013      	ands	r3, r2
 8005286:	d013      	beq.n	80052b0 <HAL_UART_IRQHandler+0x198>
 8005288:	23a0      	movs	r3, #160	; 0xa0
 800528a:	18fb      	adds	r3, r7, r3
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	2380      	movs	r3, #128	; 0x80
 8005290:	04db      	lsls	r3, r3, #19
 8005292:	4013      	ands	r3, r2
 8005294:	d00c      	beq.n	80052b0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2280      	movs	r2, #128	; 0x80
 800529c:	0112      	lsls	r2, r2, #4
 800529e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2280      	movs	r2, #128	; 0x80
 80052a4:	589b      	ldr	r3, [r3, r2]
 80052a6:	2220      	movs	r2, #32
 80052a8:	431a      	orrs	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2180      	movs	r1, #128	; 0x80
 80052ae:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2280      	movs	r2, #128	; 0x80
 80052b4:	589b      	ldr	r3, [r3, r2]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d100      	bne.n	80052bc <HAL_UART_IRQHandler+0x1a4>
 80052ba:	e1df      	b.n	800567c <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052bc:	23a4      	movs	r3, #164	; 0xa4
 80052be:	18fb      	adds	r3, r7, r3
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2220      	movs	r2, #32
 80052c4:	4013      	ands	r3, r2
 80052c6:	d00e      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052c8:	23a0      	movs	r3, #160	; 0xa0
 80052ca:	18fb      	adds	r3, r7, r3
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2220      	movs	r2, #32
 80052d0:	4013      	ands	r3, r2
 80052d2:	d008      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d004      	beq.n	80052e6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	0010      	movs	r0, r2
 80052e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2280      	movs	r2, #128	; 0x80
 80052ea:	589b      	ldr	r3, [r3, r2]
 80052ec:	2194      	movs	r1, #148	; 0x94
 80052ee:	187a      	adds	r2, r7, r1
 80052f0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	2240      	movs	r2, #64	; 0x40
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b40      	cmp	r3, #64	; 0x40
 80052fe:	d004      	beq.n	800530a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005300:	187b      	adds	r3, r7, r1
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2228      	movs	r2, #40	; 0x28
 8005306:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005308:	d047      	beq.n	800539a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	0018      	movs	r0, r3
 800530e:	f000 fcf7 	bl	8005d00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2240      	movs	r2, #64	; 0x40
 800531a:	4013      	ands	r3, r2
 800531c:	2b40      	cmp	r3, #64	; 0x40
 800531e:	d137      	bne.n	8005390 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005320:	f3ef 8310 	mrs	r3, PRIMASK
 8005324:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005326:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005328:	2090      	movs	r0, #144	; 0x90
 800532a:	183a      	adds	r2, r7, r0
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	2301      	movs	r3, #1
 8005330:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005334:	f383 8810 	msr	PRIMASK, r3
}
 8005338:	46c0      	nop			; (mov r8, r8)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	689a      	ldr	r2, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2140      	movs	r1, #64	; 0x40
 8005346:	438a      	bics	r2, r1
 8005348:	609a      	str	r2, [r3, #8]
 800534a:	183b      	adds	r3, r7, r0
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005350:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005352:	f383 8810 	msr	PRIMASK, r3
}
 8005356:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535c:	2b00      	cmp	r3, #0
 800535e:	d012      	beq.n	8005386 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005364:	4a14      	ldr	r2, [pc, #80]	; (80053b8 <HAL_UART_IRQHandler+0x2a0>)
 8005366:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800536c:	0018      	movs	r0, r3
 800536e:	f7fd f991 	bl	8002694 <HAL_DMA_Abort_IT>
 8005372:	1e03      	subs	r3, r0, #0
 8005374:	d01a      	beq.n	80053ac <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005380:	0018      	movs	r0, r3
 8005382:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005384:	e012      	b.n	80053ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	0018      	movs	r0, r3
 800538a:	f000 f98d 	bl	80056a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538e:	e00d      	b.n	80053ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	0018      	movs	r0, r3
 8005394:	f000 f988 	bl	80056a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005398:	e008      	b.n	80053ac <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	0018      	movs	r0, r3
 800539e:	f000 f983 	bl	80056a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2280      	movs	r2, #128	; 0x80
 80053a6:	2100      	movs	r1, #0
 80053a8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80053aa:	e167      	b.n	800567c <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ac:	46c0      	nop			; (mov r8, r8)
    return;
 80053ae:	e165      	b.n	800567c <HAL_UART_IRQHandler+0x564>
 80053b0:	0000080f 	.word	0x0000080f
 80053b4:	04000120 	.word	0x04000120
 80053b8:	08005dc5 	.word	0x08005dc5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d000      	beq.n	80053c6 <HAL_UART_IRQHandler+0x2ae>
 80053c4:	e131      	b.n	800562a <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053c6:	23a4      	movs	r3, #164	; 0xa4
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2210      	movs	r2, #16
 80053ce:	4013      	ands	r3, r2
 80053d0:	d100      	bne.n	80053d4 <HAL_UART_IRQHandler+0x2bc>
 80053d2:	e12a      	b.n	800562a <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80053d4:	23a0      	movs	r3, #160	; 0xa0
 80053d6:	18fb      	adds	r3, r7, r3
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2210      	movs	r2, #16
 80053dc:	4013      	ands	r3, r2
 80053de:	d100      	bne.n	80053e2 <HAL_UART_IRQHandler+0x2ca>
 80053e0:	e123      	b.n	800562a <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2210      	movs	r2, #16
 80053e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2240      	movs	r2, #64	; 0x40
 80053f2:	4013      	ands	r3, r2
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	d000      	beq.n	80053fa <HAL_UART_IRQHandler+0x2e2>
 80053f8:	e09b      	b.n	8005532 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	217e      	movs	r1, #126	; 0x7e
 8005404:	187b      	adds	r3, r7, r1
 8005406:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005408:	187b      	adds	r3, r7, r1
 800540a:	881b      	ldrh	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d100      	bne.n	8005412 <HAL_UART_IRQHandler+0x2fa>
 8005410:	e136      	b.n	8005680 <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2258      	movs	r2, #88	; 0x58
 8005416:	5a9b      	ldrh	r3, [r3, r2]
 8005418:	187a      	adds	r2, r7, r1
 800541a:	8812      	ldrh	r2, [r2, #0]
 800541c:	429a      	cmp	r2, r3
 800541e:	d300      	bcc.n	8005422 <HAL_UART_IRQHandler+0x30a>
 8005420:	e12e      	b.n	8005680 <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	187a      	adds	r2, r7, r1
 8005426:	215a      	movs	r1, #90	; 0x5a
 8005428:	8812      	ldrh	r2, [r2, #0]
 800542a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	2b20      	cmp	r3, #32
 8005434:	d06e      	beq.n	8005514 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005436:	f3ef 8310 	mrs	r3, PRIMASK
 800543a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800543e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005440:	2301      	movs	r3, #1
 8005442:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005446:	f383 8810 	msr	PRIMASK, r3
}
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	498e      	ldr	r1, [pc, #568]	; (8005690 <HAL_UART_IRQHandler+0x578>)
 8005458:	400a      	ands	r2, r1
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800545e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005462:	f383 8810 	msr	PRIMASK, r3
}
 8005466:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005468:	f3ef 8310 	mrs	r3, PRIMASK
 800546c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800546e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005470:	677b      	str	r3, [r7, #116]	; 0x74
 8005472:	2301      	movs	r3, #1
 8005474:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005476:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005478:	f383 8810 	msr	PRIMASK, r3
}
 800547c:	46c0      	nop			; (mov r8, r8)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2101      	movs	r1, #1
 800548a:	438a      	bics	r2, r1
 800548c:	609a      	str	r2, [r3, #8]
 800548e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005490:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005492:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005494:	f383 8810 	msr	PRIMASK, r3
}
 8005498:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800549a:	f3ef 8310 	mrs	r3, PRIMASK
 800549e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80054a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054a2:	673b      	str	r3, [r7, #112]	; 0x70
 80054a4:	2301      	movs	r3, #1
 80054a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054aa:	f383 8810 	msr	PRIMASK, r3
}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2140      	movs	r1, #64	; 0x40
 80054bc:	438a      	bics	r2, r1
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054c2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054c6:	f383 8810 	msr	PRIMASK, r3
}
 80054ca:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2220      	movs	r2, #32
 80054d0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054d8:	f3ef 8310 	mrs	r3, PRIMASK
 80054dc:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80054de:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054e2:	2301      	movs	r3, #1
 80054e4:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054e8:	f383 8810 	msr	PRIMASK, r3
}
 80054ec:	46c0      	nop			; (mov r8, r8)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2110      	movs	r1, #16
 80054fa:	438a      	bics	r2, r1
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005500:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005504:	f383 8810 	msr	PRIMASK, r3
}
 8005508:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550e:	0018      	movs	r0, r3
 8005510:	f7fd f888 	bl	8002624 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2258      	movs	r2, #88	; 0x58
 8005518:	5a9a      	ldrh	r2, [r3, r2]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	215a      	movs	r1, #90	; 0x5a
 800551e:	5a5b      	ldrh	r3, [r3, r1]
 8005520:	b29b      	uxth	r3, r3
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	b29a      	uxth	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	0011      	movs	r1, r2
 800552a:	0018      	movs	r0, r3
 800552c:	f000 f8c4 	bl	80056b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005530:	e0a6      	b.n	8005680 <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2258      	movs	r2, #88	; 0x58
 8005536:	5a99      	ldrh	r1, [r3, r2]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	225a      	movs	r2, #90	; 0x5a
 800553c:	5a9b      	ldrh	r3, [r3, r2]
 800553e:	b29a      	uxth	r2, r3
 8005540:	208e      	movs	r0, #142	; 0x8e
 8005542:	183b      	adds	r3, r7, r0
 8005544:	1a8a      	subs	r2, r1, r2
 8005546:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	225a      	movs	r2, #90	; 0x5a
 800554c:	5a9b      	ldrh	r3, [r3, r2]
 800554e:	b29b      	uxth	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d100      	bne.n	8005556 <HAL_UART_IRQHandler+0x43e>
 8005554:	e096      	b.n	8005684 <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 8005556:	183b      	adds	r3, r7, r0
 8005558:	881b      	ldrh	r3, [r3, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d100      	bne.n	8005560 <HAL_UART_IRQHandler+0x448>
 800555e:	e091      	b.n	8005684 <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005560:	f3ef 8310 	mrs	r3, PRIMASK
 8005564:	60fb      	str	r3, [r7, #12]
  return(result);
 8005566:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005568:	2488      	movs	r4, #136	; 0x88
 800556a:	193a      	adds	r2, r7, r4
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	2301      	movs	r3, #1
 8005570:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	f383 8810 	msr	PRIMASK, r3
}
 8005578:	46c0      	nop			; (mov r8, r8)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4943      	ldr	r1, [pc, #268]	; (8005694 <HAL_UART_IRQHandler+0x57c>)
 8005586:	400a      	ands	r2, r1
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	193b      	adds	r3, r7, r4
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f383 8810 	msr	PRIMASK, r3
}
 8005596:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005598:	f3ef 8310 	mrs	r3, PRIMASK
 800559c:	61bb      	str	r3, [r7, #24]
  return(result);
 800559e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	2484      	movs	r4, #132	; 0x84
 80055a2:	193a      	adds	r2, r7, r4
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	2301      	movs	r3, #1
 80055a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	f383 8810 	msr	PRIMASK, r3
}
 80055b0:	46c0      	nop			; (mov r8, r8)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689a      	ldr	r2, [r3, #8]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2101      	movs	r1, #1
 80055be:	438a      	bics	r2, r1
 80055c0:	609a      	str	r2, [r3, #8]
 80055c2:	193b      	adds	r3, r7, r4
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c8:	6a3b      	ldr	r3, [r7, #32]
 80055ca:	f383 8810 	msr	PRIMASK, r3
}
 80055ce:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055e2:	f3ef 8310 	mrs	r3, PRIMASK
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ea:	2480      	movs	r4, #128	; 0x80
 80055ec:	193a      	adds	r2, r7, r4
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	2301      	movs	r3, #1
 80055f2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	f383 8810 	msr	PRIMASK, r3
}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2110      	movs	r1, #16
 8005608:	438a      	bics	r2, r1
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	193b      	adds	r3, r7, r4
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005614:	f383 8810 	msr	PRIMASK, r3
}
 8005618:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800561a:	183b      	adds	r3, r7, r0
 800561c:	881a      	ldrh	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	0011      	movs	r1, r2
 8005622:	0018      	movs	r0, r3
 8005624:	f000 f848 	bl	80056b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005628:	e02c      	b.n	8005684 <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800562a:	23a4      	movs	r3, #164	; 0xa4
 800562c:	18fb      	adds	r3, r7, r3
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2280      	movs	r2, #128	; 0x80
 8005632:	4013      	ands	r3, r2
 8005634:	d00f      	beq.n	8005656 <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005636:	23a0      	movs	r3, #160	; 0xa0
 8005638:	18fb      	adds	r3, r7, r3
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2280      	movs	r2, #128	; 0x80
 800563e:	4013      	ands	r3, r2
 8005640:	d009      	beq.n	8005656 <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005646:	2b00      	cmp	r3, #0
 8005648:	d01e      	beq.n	8005688 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	0010      	movs	r0, r2
 8005652:	4798      	blx	r3
    }
    return;
 8005654:	e018      	b.n	8005688 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005656:	23a4      	movs	r3, #164	; 0xa4
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2240      	movs	r2, #64	; 0x40
 800565e:	4013      	ands	r3, r2
 8005660:	d013      	beq.n	800568a <HAL_UART_IRQHandler+0x572>
 8005662:	23a0      	movs	r3, #160	; 0xa0
 8005664:	18fb      	adds	r3, r7, r3
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2240      	movs	r2, #64	; 0x40
 800566a:	4013      	ands	r3, r2
 800566c:	d00d      	beq.n	800568a <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	0018      	movs	r0, r3
 8005672:	f000 fbbe 	bl	8005df2 <UART_EndTransmit_IT>
    return;
 8005676:	e008      	b.n	800568a <HAL_UART_IRQHandler+0x572>
      return;
 8005678:	46c0      	nop			; (mov r8, r8)
 800567a:	e006      	b.n	800568a <HAL_UART_IRQHandler+0x572>
    return;
 800567c:	46c0      	nop			; (mov r8, r8)
 800567e:	e004      	b.n	800568a <HAL_UART_IRQHandler+0x572>
      return;
 8005680:	46c0      	nop			; (mov r8, r8)
 8005682:	e002      	b.n	800568a <HAL_UART_IRQHandler+0x572>
      return;
 8005684:	46c0      	nop			; (mov r8, r8)
 8005686:	e000      	b.n	800568a <HAL_UART_IRQHandler+0x572>
    return;
 8005688:	46c0      	nop			; (mov r8, r8)
  }

}
 800568a:	46bd      	mov	sp, r7
 800568c:	b02b      	add	sp, #172	; 0xac
 800568e:	bd90      	pop	{r4, r7, pc}
 8005690:	fffffeff 	.word	0xfffffeff
 8005694:	fffffedf 	.word	0xfffffedf

08005698 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80056a0:	46c0      	nop			; (mov r8, r8)
 80056a2:	46bd      	mov	sp, r7
 80056a4:	b002      	add	sp, #8
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80056b0:	46c0      	nop			; (mov r8, r8)
 80056b2:	46bd      	mov	sp, r7
 80056b4:	b002      	add	sp, #8
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	000a      	movs	r2, r1
 80056c2:	1cbb      	adds	r3, r7, #2
 80056c4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80056c6:	46c0      	nop			; (mov r8, r8)
 80056c8:	46bd      	mov	sp, r7
 80056ca:	b002      	add	sp, #8
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056d8:	231e      	movs	r3, #30
 80056da:	18fb      	adds	r3, r7, r3
 80056dc:	2200      	movs	r2, #0
 80056de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	431a      	orrs	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	69db      	ldr	r3, [r3, #28]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a97      	ldr	r2, [pc, #604]	; (800595c <UART_SetConfig+0x28c>)
 8005700:	4013      	ands	r3, r2
 8005702:	0019      	movs	r1, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	430a      	orrs	r2, r1
 800570c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	4a92      	ldr	r2, [pc, #584]	; (8005960 <UART_SetConfig+0x290>)
 8005716:	4013      	ands	r3, r2
 8005718:	0019      	movs	r1, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	4a89      	ldr	r2, [pc, #548]	; (8005964 <UART_SetConfig+0x294>)
 800573e:	4013      	ands	r3, r2
 8005740:	0019      	movs	r1, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	430a      	orrs	r2, r1
 800574a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a85      	ldr	r2, [pc, #532]	; (8005968 <UART_SetConfig+0x298>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d127      	bne.n	80057a6 <UART_SetConfig+0xd6>
 8005756:	4b85      	ldr	r3, [pc, #532]	; (800596c <UART_SetConfig+0x29c>)
 8005758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575a:	2203      	movs	r2, #3
 800575c:	4013      	ands	r3, r2
 800575e:	2b03      	cmp	r3, #3
 8005760:	d00d      	beq.n	800577e <UART_SetConfig+0xae>
 8005762:	d81b      	bhi.n	800579c <UART_SetConfig+0xcc>
 8005764:	2b02      	cmp	r3, #2
 8005766:	d014      	beq.n	8005792 <UART_SetConfig+0xc2>
 8005768:	d818      	bhi.n	800579c <UART_SetConfig+0xcc>
 800576a:	2b00      	cmp	r3, #0
 800576c:	d002      	beq.n	8005774 <UART_SetConfig+0xa4>
 800576e:	2b01      	cmp	r3, #1
 8005770:	d00a      	beq.n	8005788 <UART_SetConfig+0xb8>
 8005772:	e013      	b.n	800579c <UART_SetConfig+0xcc>
 8005774:	231f      	movs	r3, #31
 8005776:	18fb      	adds	r3, r7, r3
 8005778:	2200      	movs	r2, #0
 800577a:	701a      	strb	r2, [r3, #0]
 800577c:	e035      	b.n	80057ea <UART_SetConfig+0x11a>
 800577e:	231f      	movs	r3, #31
 8005780:	18fb      	adds	r3, r7, r3
 8005782:	2202      	movs	r2, #2
 8005784:	701a      	strb	r2, [r3, #0]
 8005786:	e030      	b.n	80057ea <UART_SetConfig+0x11a>
 8005788:	231f      	movs	r3, #31
 800578a:	18fb      	adds	r3, r7, r3
 800578c:	2204      	movs	r2, #4
 800578e:	701a      	strb	r2, [r3, #0]
 8005790:	e02b      	b.n	80057ea <UART_SetConfig+0x11a>
 8005792:	231f      	movs	r3, #31
 8005794:	18fb      	adds	r3, r7, r3
 8005796:	2208      	movs	r2, #8
 8005798:	701a      	strb	r2, [r3, #0]
 800579a:	e026      	b.n	80057ea <UART_SetConfig+0x11a>
 800579c:	231f      	movs	r3, #31
 800579e:	18fb      	adds	r3, r7, r3
 80057a0:	2210      	movs	r2, #16
 80057a2:	701a      	strb	r2, [r3, #0]
 80057a4:	e021      	b.n	80057ea <UART_SetConfig+0x11a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a71      	ldr	r2, [pc, #452]	; (8005970 <UART_SetConfig+0x2a0>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d104      	bne.n	80057ba <UART_SetConfig+0xea>
 80057b0:	231f      	movs	r3, #31
 80057b2:	18fb      	adds	r3, r7, r3
 80057b4:	2200      	movs	r2, #0
 80057b6:	701a      	strb	r2, [r3, #0]
 80057b8:	e017      	b.n	80057ea <UART_SetConfig+0x11a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a6d      	ldr	r2, [pc, #436]	; (8005974 <UART_SetConfig+0x2a4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d104      	bne.n	80057ce <UART_SetConfig+0xfe>
 80057c4:	231f      	movs	r3, #31
 80057c6:	18fb      	adds	r3, r7, r3
 80057c8:	2200      	movs	r2, #0
 80057ca:	701a      	strb	r2, [r3, #0]
 80057cc:	e00d      	b.n	80057ea <UART_SetConfig+0x11a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a69      	ldr	r2, [pc, #420]	; (8005978 <UART_SetConfig+0x2a8>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d104      	bne.n	80057e2 <UART_SetConfig+0x112>
 80057d8:	231f      	movs	r3, #31
 80057da:	18fb      	adds	r3, r7, r3
 80057dc:	2200      	movs	r2, #0
 80057de:	701a      	strb	r2, [r3, #0]
 80057e0:	e003      	b.n	80057ea <UART_SetConfig+0x11a>
 80057e2:	231f      	movs	r3, #31
 80057e4:	18fb      	adds	r3, r7, r3
 80057e6:	2210      	movs	r2, #16
 80057e8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	69da      	ldr	r2, [r3, #28]
 80057ee:	2380      	movs	r3, #128	; 0x80
 80057f0:	021b      	lsls	r3, r3, #8
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d15d      	bne.n	80058b2 <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 80057f6:	231f      	movs	r3, #31
 80057f8:	18fb      	adds	r3, r7, r3
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d015      	beq.n	800582c <UART_SetConfig+0x15c>
 8005800:	dc18      	bgt.n	8005834 <UART_SetConfig+0x164>
 8005802:	2b04      	cmp	r3, #4
 8005804:	d00d      	beq.n	8005822 <UART_SetConfig+0x152>
 8005806:	dc15      	bgt.n	8005834 <UART_SetConfig+0x164>
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <UART_SetConfig+0x142>
 800580c:	2b02      	cmp	r3, #2
 800580e:	d005      	beq.n	800581c <UART_SetConfig+0x14c>
 8005810:	e010      	b.n	8005834 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005812:	f7fe fe43 	bl	800449c <HAL_RCC_GetPCLK1Freq>
 8005816:	0003      	movs	r3, r0
 8005818:	61bb      	str	r3, [r7, #24]
        break;
 800581a:	e012      	b.n	8005842 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800581c:	4b57      	ldr	r3, [pc, #348]	; (800597c <UART_SetConfig+0x2ac>)
 800581e:	61bb      	str	r3, [r7, #24]
        break;
 8005820:	e00f      	b.n	8005842 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005822:	f7fe fdcb 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8005826:	0003      	movs	r3, r0
 8005828:	61bb      	str	r3, [r7, #24]
        break;
 800582a:	e00a      	b.n	8005842 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800582c:	2380      	movs	r3, #128	; 0x80
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	61bb      	str	r3, [r7, #24]
        break;
 8005832:	e006      	b.n	8005842 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005838:	231e      	movs	r3, #30
 800583a:	18fb      	adds	r3, r7, r3
 800583c:	2201      	movs	r2, #1
 800583e:	701a      	strb	r2, [r3, #0]
        break;
 8005840:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d100      	bne.n	800584a <UART_SetConfig+0x17a>
 8005848:	e07b      	b.n	8005942 <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	005a      	lsls	r2, r3, #1
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	085b      	lsrs	r3, r3, #1
 8005854:	18d2      	adds	r2, r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	0019      	movs	r1, r3
 800585c:	0010      	movs	r0, r2
 800585e:	f7fa fc53 	bl	8000108 <__udivsi3>
 8005862:	0003      	movs	r3, r0
 8005864:	b29b      	uxth	r3, r3
 8005866:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	2b0f      	cmp	r3, #15
 800586c:	d91c      	bls.n	80058a8 <UART_SetConfig+0x1d8>
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	2380      	movs	r3, #128	; 0x80
 8005872:	025b      	lsls	r3, r3, #9
 8005874:	429a      	cmp	r2, r3
 8005876:	d217      	bcs.n	80058a8 <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	b29a      	uxth	r2, r3
 800587c:	200e      	movs	r0, #14
 800587e:	183b      	adds	r3, r7, r0
 8005880:	210f      	movs	r1, #15
 8005882:	438a      	bics	r2, r1
 8005884:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	085b      	lsrs	r3, r3, #1
 800588a:	b29b      	uxth	r3, r3
 800588c:	2207      	movs	r2, #7
 800588e:	4013      	ands	r3, r2
 8005890:	b299      	uxth	r1, r3
 8005892:	183b      	adds	r3, r7, r0
 8005894:	183a      	adds	r2, r7, r0
 8005896:	8812      	ldrh	r2, [r2, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	183a      	adds	r2, r7, r0
 80058a2:	8812      	ldrh	r2, [r2, #0]
 80058a4:	60da      	str	r2, [r3, #12]
 80058a6:	e04c      	b.n	8005942 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 80058a8:	231e      	movs	r3, #30
 80058aa:	18fb      	adds	r3, r7, r3
 80058ac:	2201      	movs	r2, #1
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	e047      	b.n	8005942 <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058b2:	231f      	movs	r3, #31
 80058b4:	18fb      	adds	r3, r7, r3
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	2b08      	cmp	r3, #8
 80058ba:	d015      	beq.n	80058e8 <UART_SetConfig+0x218>
 80058bc:	dc18      	bgt.n	80058f0 <UART_SetConfig+0x220>
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d00d      	beq.n	80058de <UART_SetConfig+0x20e>
 80058c2:	dc15      	bgt.n	80058f0 <UART_SetConfig+0x220>
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <UART_SetConfig+0x1fe>
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d005      	beq.n	80058d8 <UART_SetConfig+0x208>
 80058cc:	e010      	b.n	80058f0 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ce:	f7fe fde5 	bl	800449c <HAL_RCC_GetPCLK1Freq>
 80058d2:	0003      	movs	r3, r0
 80058d4:	61bb      	str	r3, [r7, #24]
        break;
 80058d6:	e012      	b.n	80058fe <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058d8:	4b28      	ldr	r3, [pc, #160]	; (800597c <UART_SetConfig+0x2ac>)
 80058da:	61bb      	str	r3, [r7, #24]
        break;
 80058dc:	e00f      	b.n	80058fe <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058de:	f7fe fd6d 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 80058e2:	0003      	movs	r3, r0
 80058e4:	61bb      	str	r3, [r7, #24]
        break;
 80058e6:	e00a      	b.n	80058fe <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058e8:	2380      	movs	r3, #128	; 0x80
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	61bb      	str	r3, [r7, #24]
        break;
 80058ee:	e006      	b.n	80058fe <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 80058f0:	2300      	movs	r3, #0
 80058f2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058f4:	231e      	movs	r3, #30
 80058f6:	18fb      	adds	r3, r7, r3
 80058f8:	2201      	movs	r2, #1
 80058fa:	701a      	strb	r2, [r3, #0]
        break;
 80058fc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d01e      	beq.n	8005942 <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	085a      	lsrs	r2, r3, #1
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	18d2      	adds	r2, r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	0019      	movs	r1, r3
 8005914:	0010      	movs	r0, r2
 8005916:	f7fa fbf7 	bl	8000108 <__udivsi3>
 800591a:	0003      	movs	r3, r0
 800591c:	b29b      	uxth	r3, r3
 800591e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	2b0f      	cmp	r3, #15
 8005924:	d909      	bls.n	800593a <UART_SetConfig+0x26a>
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	2380      	movs	r3, #128	; 0x80
 800592a:	025b      	lsls	r3, r3, #9
 800592c:	429a      	cmp	r2, r3
 800592e:	d204      	bcs.n	800593a <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	60da      	str	r2, [r3, #12]
 8005938:	e003      	b.n	8005942 <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 800593a:	231e      	movs	r3, #30
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	2201      	movs	r2, #1
 8005940:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800594e:	231e      	movs	r3, #30
 8005950:	18fb      	adds	r3, r7, r3
 8005952:	781b      	ldrb	r3, [r3, #0]
}
 8005954:	0018      	movs	r0, r3
 8005956:	46bd      	mov	sp, r7
 8005958:	b008      	add	sp, #32
 800595a:	bd80      	pop	{r7, pc}
 800595c:	efff69f3 	.word	0xefff69f3
 8005960:	ffffcfff 	.word	0xffffcfff
 8005964:	fffff4ff 	.word	0xfffff4ff
 8005968:	40013800 	.word	0x40013800
 800596c:	40021000 	.word	0x40021000
 8005970:	40004400 	.word	0x40004400
 8005974:	40004800 	.word	0x40004800
 8005978:	40004c00 	.word	0x40004c00
 800597c:	007a1200 	.word	0x007a1200

08005980 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	2201      	movs	r2, #1
 800598e:	4013      	ands	r3, r2
 8005990:	d00b      	beq.n	80059aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	4a4a      	ldr	r2, [pc, #296]	; (8005ac4 <UART_AdvFeatureConfig+0x144>)
 800599a:	4013      	ands	r3, r2
 800599c:	0019      	movs	r1, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	2202      	movs	r2, #2
 80059b0:	4013      	ands	r3, r2
 80059b2:	d00b      	beq.n	80059cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	4a43      	ldr	r2, [pc, #268]	; (8005ac8 <UART_AdvFeatureConfig+0x148>)
 80059bc:	4013      	ands	r3, r2
 80059be:	0019      	movs	r1, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	2204      	movs	r2, #4
 80059d2:	4013      	ands	r3, r2
 80059d4:	d00b      	beq.n	80059ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	4a3b      	ldr	r2, [pc, #236]	; (8005acc <UART_AdvFeatureConfig+0x14c>)
 80059de:	4013      	ands	r3, r2
 80059e0:	0019      	movs	r1, r3
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	2208      	movs	r2, #8
 80059f4:	4013      	ands	r3, r2
 80059f6:	d00b      	beq.n	8005a10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	4a34      	ldr	r2, [pc, #208]	; (8005ad0 <UART_AdvFeatureConfig+0x150>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	0019      	movs	r1, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a14:	2210      	movs	r2, #16
 8005a16:	4013      	ands	r3, r2
 8005a18:	d00b      	beq.n	8005a32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	4a2c      	ldr	r2, [pc, #176]	; (8005ad4 <UART_AdvFeatureConfig+0x154>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	0019      	movs	r1, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	2220      	movs	r2, #32
 8005a38:	4013      	ands	r3, r2
 8005a3a:	d00b      	beq.n	8005a54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	4a25      	ldr	r2, [pc, #148]	; (8005ad8 <UART_AdvFeatureConfig+0x158>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	0019      	movs	r1, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	430a      	orrs	r2, r1
 8005a52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	2240      	movs	r2, #64	; 0x40
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	d01d      	beq.n	8005a9a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	4a1d      	ldr	r2, [pc, #116]	; (8005adc <UART_AdvFeatureConfig+0x15c>)
 8005a66:	4013      	ands	r3, r2
 8005a68:	0019      	movs	r1, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	430a      	orrs	r2, r1
 8005a74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a7a:	2380      	movs	r3, #128	; 0x80
 8005a7c:	035b      	lsls	r3, r3, #13
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d10b      	bne.n	8005a9a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	4a15      	ldr	r2, [pc, #84]	; (8005ae0 <UART_AdvFeatureConfig+0x160>)
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	0019      	movs	r1, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9e:	2280      	movs	r2, #128	; 0x80
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d00b      	beq.n	8005abc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	4a0e      	ldr	r2, [pc, #56]	; (8005ae4 <UART_AdvFeatureConfig+0x164>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	0019      	movs	r1, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	605a      	str	r2, [r3, #4]
  }
}
 8005abc:	46c0      	nop			; (mov r8, r8)
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	b002      	add	sp, #8
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	fffdffff 	.word	0xfffdffff
 8005ac8:	fffeffff 	.word	0xfffeffff
 8005acc:	fffbffff 	.word	0xfffbffff
 8005ad0:	ffff7fff 	.word	0xffff7fff
 8005ad4:	ffffefff 	.word	0xffffefff
 8005ad8:	ffffdfff 	.word	0xffffdfff
 8005adc:	ffefffff 	.word	0xffefffff
 8005ae0:	ff9fffff 	.word	0xff9fffff
 8005ae4:	fff7ffff 	.word	0xfff7ffff

08005ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2280      	movs	r2, #128	; 0x80
 8005af4:	2100      	movs	r1, #0
 8005af6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005af8:	f7fb fdac 	bl	8001654 <HAL_GetTick>
 8005afc:	0003      	movs	r3, r0
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2208      	movs	r2, #8
 8005b08:	4013      	ands	r3, r2
 8005b0a:	2b08      	cmp	r3, #8
 8005b0c:	d10c      	bne.n	8005b28 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2280      	movs	r2, #128	; 0x80
 8005b12:	0391      	lsls	r1, r2, #14
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	4a17      	ldr	r2, [pc, #92]	; (8005b74 <UART_CheckIdleState+0x8c>)
 8005b18:	9200      	str	r2, [sp, #0]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f000 f82c 	bl	8005b78 <UART_WaitOnFlagUntilTimeout>
 8005b20:	1e03      	subs	r3, r0, #0
 8005b22:	d001      	beq.n	8005b28 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e021      	b.n	8005b6c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2204      	movs	r2, #4
 8005b30:	4013      	ands	r3, r2
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d10c      	bne.n	8005b50 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2280      	movs	r2, #128	; 0x80
 8005b3a:	03d1      	lsls	r1, r2, #15
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	4a0d      	ldr	r2, [pc, #52]	; (8005b74 <UART_CheckIdleState+0x8c>)
 8005b40:	9200      	str	r2, [sp, #0]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f000 f818 	bl	8005b78 <UART_WaitOnFlagUntilTimeout>
 8005b48:	1e03      	subs	r3, r0, #0
 8005b4a:	d001      	beq.n	8005b50 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e00d      	b.n	8005b6c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2220      	movs	r2, #32
 8005b54:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2274      	movs	r2, #116	; 0x74
 8005b66:	2100      	movs	r1, #0
 8005b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	b004      	add	sp, #16
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	01ffffff 	.word	0x01ffffff

08005b78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b094      	sub	sp, #80	; 0x50
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	1dfb      	adds	r3, r7, #7
 8005b86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b88:	e0a3      	b.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	d100      	bne.n	8005b92 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005b90:	e09f      	b.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b92:	f7fb fd5f 	bl	8001654 <HAL_GetTick>
 8005b96:	0002      	movs	r2, r0
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d302      	bcc.n	8005ba8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ba2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d13d      	bne.n	8005c24 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bb0:	647b      	str	r3, [r7, #68]	; 0x44
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb8:	f383 8810 	msr	PRIMASK, r3
}
 8005bbc:	46c0      	nop			; (mov r8, r8)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	494c      	ldr	r1, [pc, #304]	; (8005cfc <UART_WaitOnFlagUntilTimeout+0x184>)
 8005bca:	400a      	ands	r2, r1
 8005bcc:	601a      	str	r2, [r3, #0]
 8005bce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bd0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bd4:	f383 8810 	msr	PRIMASK, r3
}
 8005bd8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bda:	f3ef 8310 	mrs	r3, PRIMASK
 8005bde:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be2:	643b      	str	r3, [r7, #64]	; 0x40
 8005be4:	2301      	movs	r3, #1
 8005be6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bea:	f383 8810 	msr	PRIMASK, r3
}
 8005bee:	46c0      	nop			; (mov r8, r8)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	438a      	bics	r2, r1
 8005bfe:	609a      	str	r2, [r3, #8]
 8005c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c02:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c06:	f383 8810 	msr	PRIMASK, r3
}
 8005c0a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2220      	movs	r2, #32
 8005c16:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2274      	movs	r2, #116	; 0x74
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e067      	b.n	8005cf4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2204      	movs	r2, #4
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	d050      	beq.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	69da      	ldr	r2, [r3, #28]
 8005c36:	2380      	movs	r3, #128	; 0x80
 8005c38:	011b      	lsls	r3, r3, #4
 8005c3a:	401a      	ands	r2, r3
 8005c3c:	2380      	movs	r3, #128	; 0x80
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d146      	bne.n	8005cd2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2280      	movs	r2, #128	; 0x80
 8005c4a:	0112      	lsls	r2, r2, #4
 8005c4c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c52:	613b      	str	r3, [r7, #16]
  return(result);
 8005c54:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c58:	2301      	movs	r3, #1
 8005c5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f383 8810 	msr	PRIMASK, r3
}
 8005c62:	46c0      	nop			; (mov r8, r8)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4923      	ldr	r1, [pc, #140]	; (8005cfc <UART_WaitOnFlagUntilTimeout+0x184>)
 8005c70:	400a      	ands	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c76:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	f383 8810 	msr	PRIMASK, r3
}
 8005c7e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c80:	f3ef 8310 	mrs	r3, PRIMASK
 8005c84:	61fb      	str	r3, [r7, #28]
  return(result);
 8005c86:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c88:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	f383 8810 	msr	PRIMASK, r3
}
 8005c94:	46c0      	nop			; (mov r8, r8)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	438a      	bics	r2, r1
 8005ca4:	609a      	str	r2, [r3, #8]
 8005ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	f383 8810 	msr	PRIMASK, r3
}
 8005cb0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2280      	movs	r2, #128	; 0x80
 8005cc2:	2120      	movs	r1, #32
 8005cc4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2274      	movs	r2, #116	; 0x74
 8005cca:	2100      	movs	r1, #0
 8005ccc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e010      	b.n	8005cf4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	425a      	negs	r2, r3
 8005ce2:	4153      	adcs	r3, r2
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	001a      	movs	r2, r3
 8005ce8:	1dfb      	adds	r3, r7, #7
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d100      	bne.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005cf0:	e74b      	b.n	8005b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	b014      	add	sp, #80	; 0x50
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	fffffe5f 	.word	0xfffffe5f

08005d00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b08e      	sub	sp, #56	; 0x38
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d08:	f3ef 8310 	mrs	r3, PRIMASK
 8005d0c:	617b      	str	r3, [r7, #20]
  return(result);
 8005d0e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d10:	637b      	str	r3, [r7, #52]	; 0x34
 8005d12:	2301      	movs	r3, #1
 8005d14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	f383 8810 	msr	PRIMASK, r3
}
 8005d1c:	46c0      	nop			; (mov r8, r8)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4925      	ldr	r1, [pc, #148]	; (8005dc0 <UART_EndRxTransfer+0xc0>)
 8005d2a:	400a      	ands	r2, r1
 8005d2c:	601a      	str	r2, [r3, #0]
 8005d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f383 8810 	msr	PRIMASK, r3
}
 8005d38:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d3e:	623b      	str	r3, [r7, #32]
  return(result);
 8005d40:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d42:	633b      	str	r3, [r7, #48]	; 0x30
 8005d44:	2301      	movs	r3, #1
 8005d46:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4a:	f383 8810 	msr	PRIMASK, r3
}
 8005d4e:	46c0      	nop			; (mov r8, r8)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689a      	ldr	r2, [r3, #8]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	438a      	bics	r2, r1
 8005d5e:	609a      	str	r2, [r3, #8]
 8005d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d62:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d66:	f383 8810 	msr	PRIMASK, r3
}
 8005d6a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d118      	bne.n	8005da6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d74:	f3ef 8310 	mrs	r3, PRIMASK
 8005d78:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d7a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d7e:	2301      	movs	r3, #1
 8005d80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f383 8810 	msr	PRIMASK, r3
}
 8005d88:	46c0      	nop			; (mov r8, r8)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2110      	movs	r1, #16
 8005d96:	438a      	bics	r2, r1
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	f383 8810 	msr	PRIMASK, r3
}
 8005da4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2220      	movs	r2, #32
 8005daa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005db8:	46c0      	nop			; (mov r8, r8)
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b00e      	add	sp, #56	; 0x38
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	fffffedf 	.word	0xfffffedf

08005dc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	225a      	movs	r2, #90	; 0x5a
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2252      	movs	r2, #82	; 0x52
 8005dde:	2100      	movs	r1, #0
 8005de0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	0018      	movs	r0, r3
 8005de6:	f7ff fc5f 	bl	80056a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dea:	46c0      	nop			; (mov r8, r8)
 8005dec:	46bd      	mov	sp, r7
 8005dee:	b004      	add	sp, #16
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b086      	sub	sp, #24
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dfa:	f3ef 8310 	mrs	r3, PRIMASK
 8005dfe:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e00:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e02:	617b      	str	r3, [r7, #20]
 8005e04:	2301      	movs	r3, #1
 8005e06:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f383 8810 	msr	PRIMASK, r3
}
 8005e0e:	46c0      	nop			; (mov r8, r8)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2140      	movs	r1, #64	; 0x40
 8005e1c:	438a      	bics	r2, r1
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f383 8810 	msr	PRIMASK, r3
}
 8005e2a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2220      	movs	r2, #32
 8005e30:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	f7ff fc2c 	bl	8005698 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e40:	46c0      	nop			; (mov r8, r8)
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b006      	add	sp, #24
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <__libc_init_array>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	2600      	movs	r6, #0
 8005e4c:	4d0c      	ldr	r5, [pc, #48]	; (8005e80 <__libc_init_array+0x38>)
 8005e4e:	4c0d      	ldr	r4, [pc, #52]	; (8005e84 <__libc_init_array+0x3c>)
 8005e50:	1b64      	subs	r4, r4, r5
 8005e52:	10a4      	asrs	r4, r4, #2
 8005e54:	42a6      	cmp	r6, r4
 8005e56:	d109      	bne.n	8005e6c <__libc_init_array+0x24>
 8005e58:	2600      	movs	r6, #0
 8005e5a:	f000 f82b 	bl	8005eb4 <_init>
 8005e5e:	4d0a      	ldr	r5, [pc, #40]	; (8005e88 <__libc_init_array+0x40>)
 8005e60:	4c0a      	ldr	r4, [pc, #40]	; (8005e8c <__libc_init_array+0x44>)
 8005e62:	1b64      	subs	r4, r4, r5
 8005e64:	10a4      	asrs	r4, r4, #2
 8005e66:	42a6      	cmp	r6, r4
 8005e68:	d105      	bne.n	8005e76 <__libc_init_array+0x2e>
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	00b3      	lsls	r3, r6, #2
 8005e6e:	58eb      	ldr	r3, [r5, r3]
 8005e70:	4798      	blx	r3
 8005e72:	3601      	adds	r6, #1
 8005e74:	e7ee      	b.n	8005e54 <__libc_init_array+0xc>
 8005e76:	00b3      	lsls	r3, r6, #2
 8005e78:	58eb      	ldr	r3, [r5, r3]
 8005e7a:	4798      	blx	r3
 8005e7c:	3601      	adds	r6, #1
 8005e7e:	e7f2      	b.n	8005e66 <__libc_init_array+0x1e>
 8005e80:	08005f04 	.word	0x08005f04
 8005e84:	08005f04 	.word	0x08005f04
 8005e88:	08005f04 	.word	0x08005f04
 8005e8c:	08005f08 	.word	0x08005f08

08005e90 <memcpy>:
 8005e90:	2300      	movs	r3, #0
 8005e92:	b510      	push	{r4, lr}
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d100      	bne.n	8005e9a <memcpy+0xa>
 8005e98:	bd10      	pop	{r4, pc}
 8005e9a:	5ccc      	ldrb	r4, [r1, r3]
 8005e9c:	54c4      	strb	r4, [r0, r3]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	e7f8      	b.n	8005e94 <memcpy+0x4>

08005ea2 <memset>:
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	1882      	adds	r2, r0, r2
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d100      	bne.n	8005eac <memset+0xa>
 8005eaa:	4770      	bx	lr
 8005eac:	7019      	strb	r1, [r3, #0]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	e7f9      	b.n	8005ea6 <memset+0x4>
	...

08005eb4 <_init>:
 8005eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eba:	bc08      	pop	{r3}
 8005ebc:	469e      	mov	lr, r3
 8005ebe:	4770      	bx	lr

08005ec0 <_fini>:
 8005ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec2:	46c0      	nop			; (mov r8, r8)
 8005ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ec6:	bc08      	pop	{r3}
 8005ec8:	469e      	mov	lr, r3
 8005eca:	4770      	bx	lr
