Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: RX_V2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RX_V2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RX_V2"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : RX_V2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RX_STAGE1_V2.v" in library work
Module <RX_V2> compiled
No errors in compilation
Analysis of file <"RX_V2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <RX_V2> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <RX_V2>.
Module <RX_V2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RX_V2>.
    Related source file is "RX_STAGE1_V2.v".
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | Locked                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <curr_bitcount>.
    Found 2-bit register for signal <curr_errorcode>.
    Found 1-bit register for signal <curr_rx_complete>.
    Found 8-bit register for signal <curr_rxbuf>.
    Found 16-bit register for signal <curr_timeoutcount>.
    Found 4-bit adder for signal <next_bitcount$addsub0000> created at line 117.
    Found 1-bit xor8 for signal <next_errorcode_0$xor0000>.
    Found 1-bit xor2 for signal <next_errorcode_0$xor0001> created at line 127.
    Found 1-bit register for signal <ps2clk_in>.
    Found 1-bit register for signal <ps2data_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <RX_V2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 16-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <curr_state/FSM> on signal <curr_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RX_V2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RX_V2, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RX_V2.ngr
Top Level Output File Name         : RX_V2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 137
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 20
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT3_L                      : 3
#      LUT4                        : 41
#      LUT4_D                      : 5
#      LUT4_L                      : 5
#      MUXCY                       : 15
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 36
#      FDR                         : 26
#      FDRS                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 4
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       52  out of    704     7%  
 Number of Slice Flip Flops:             36  out of   1408     2%  
 Number of 4 input LUTs:                100  out of   1408     7%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    108    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.454ns (Maximum Frequency: 154.943MHz)
   Minimum input arrival time before clock: 6.611ns
   Maximum output required time after clock: 11.016ns
   Maximum combinational path delay: 9.157ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.454ns (frequency: 154.943MHz)
  Total number of paths / destination ports: 1265 / 44
-------------------------------------------------------------------------
Delay:               6.454ns (Levels of Logic = 4)
  Source:            curr_bitcount_0 (FF)
  Destination:       curr_rxbuf_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curr_bitcount_0 to curr_rxbuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.823  curr_bitcount_0 (curr_bitcount_0)
     LUT4_D:I3->O          9   0.648   0.900  curr_state_cmp_eq00011 (curr_state_cmp_eq0001)
     LUT2_D:I1->O          4   0.643   0.590  next_timeoutcount<0>111 (N21)
     LUT4_D:I3->O          7   0.648   0.711  next_bitcount<1>11 (N13)
     LUT4:I3->O            1   0.648   0.000  next_rxbuf_6_mux00001 (next_rxbuf<6>)
     FDR:D                     0.252          curr_rxbuf_6
    ----------------------------------------
    Total                      6.454ns (3.430ns logic, 3.024ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 97 / 73
-------------------------------------------------------------------------
Offset:              6.611ns (Levels of Logic = 5)
  Source:            ps2clk (PAD)
  Destination:       curr_bitcount_1 (FF)
  Destination Clock: clk rising

  Data Path: ps2clk to curr_bitcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.849   1.076  ps2clk_IBUF (ps2clk_IBUF)
     LUT2_D:I0->O         10   0.648   0.885  next_bitcount<3>21 (N6)
     LUT4:I3->O            3   0.648   0.534  next_bitcount<0>1_SW2 (N48)
     LUT4_D:I3->O          1   0.648   0.423  next_bitcount<0>1 (N12)
     LUT4:I3->O            1   0.648   0.000  next_bitcount<1> (next_bitcount<1>)
     FDR:D                     0.252          curr_bitcount_1
    ----------------------------------------
    Total                      6.611ns (3.693ns logic, 2.918ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 100 / 22
-------------------------------------------------------------------------
Offset:              11.016ns (Levels of Logic = 6)
  Source:            curr_timeoutcount_14 (FF)
  Destination:       debug_next_state<0> (PAD)
  Source Clock:      clk rising

  Data Path: curr_timeoutcount_14 to debug_next_state<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.590  curr_timeoutcount_14 (curr_timeoutcount_14)
     LUT4:I0->O            1   0.648   0.500  curr_state_cmp_eq000017 (curr_state_cmp_eq000017)
     LUT4:I1->O           16   0.643   1.114  curr_state_cmp_eq000064 (curr_state_cmp_eq0000)
     LUT3:I1->O            1   0.643   0.000  curr_state_or000343_SW02 (curr_state_or000343_SW01)
     MUXF5:I0->O           1   0.276   0.423  curr_state_or000343_SW0_f5 (N64)
     LUT4:I3->O            1   0.648   0.420  curr_state_or000343 (debug_next_state_0_OBUF)
     OBUF:I->O                 4.520          debug_next_state_0_OBUF (debug_next_state<0>)
    ----------------------------------------
    Total                     11.016ns (7.969ns logic, 3.047ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               9.157ns (Levels of Logic = 4)
  Source:            ps2clk (PAD)
  Destination:       debug_next_state<2> (PAD)

  Data Path: ps2clk to debug_next_state<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.849   1.076  ps2clk_IBUF (ps2clk_IBUF)
     LUT2_D:I0->O         10   0.648   0.885  next_bitcount<3>21 (N6)
     LUT4:I3->O            3   0.648   0.531  next_errorcode_1_mux000021 (debug_next_state_2_OBUF)
     OBUF:I->O                 4.520          debug_next_state_2_OBUF (debug_next_state<2>)
    ----------------------------------------
    Total                      9.157ns (6.665ns logic, 2.492ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.30 secs
 
--> 

Total memory usage is 4551880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

