\hypertarget{_a_d_c_8h}{}\section{/home/peer23peer/\+Vision\+Soil\+Analyzer/src/\+Soil\+Hardware/\+A\+D\+C.h File Reference}
\label{_a_d_c_8h}\index{/home/peer23peer/\+Vision\+Soil\+Analyzer/src/\+Soil\+Hardware/\+A\+D\+C.\+h@{/home/peer23peer/\+Vision\+Soil\+Analyzer/src/\+Soil\+Hardware/\+A\+D\+C.\+h}}
{\ttfamily \#include \char`\"{}B\+B\+B.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}A\+D\+C\+Read\+Exception.\+h\char`\"{}}\\*
Include dependency graph for A\+D\+C.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_a_d_c_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_a_d_c_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_hardware_1_1_a_d_c}{Hardware\+::\+A\+D\+C}
\end{DoxyCompactItemize}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespace_hardware}{Hardware}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_a_d_c_8h_a597a5b4b81296d8d567bb8251f29e51c}{A\+D\+C0\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage0\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_a042dc32b894680e50456be83ef44a281}{A\+D\+C1\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage1\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_aef98ab917652798392be4055763d53f1}{A\+D\+C2\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage2\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_a97ea71f953cb0949dd23883f4193b454}{A\+D\+C3\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage3\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_aa766e25698fd1ec953a05b82870c1bb9}{A\+D\+C4\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage4\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_ae14c014b76a40cb9783325cd22a3ec48}{A\+D\+C5\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage5\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_a360a8b1652606c5c063082769f6cece8}{A\+D\+C6\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage6\+\_\+raw\char`\"{}
\item 
\#define \hyperlink{_a_d_c_8h_a633625b77ebee1a7a2b19edf4baaed74}{A\+D\+C7\+\_\+\+P\+A\+T\+H}~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage7\+\_\+raw\char`\"{}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void $\ast$ \hyperlink{namespace_hardware_a594324488333eeaa49790a5391626fad}{Hardware\+::threaded\+Poll\+A\+D\+C} (void $\ast$value)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{_a_d_c_8h_a597a5b4b81296d8d567bb8251f29e51c}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C0\+\_\+\+P\+A\+T\+H@{A\+D\+C0\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C0\+\_\+\+P\+A\+T\+H@{A\+D\+C0\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C0\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C0\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage0\+\_\+raw\char`\"{}}\label{_a_d_c_8h_a597a5b4b81296d8d567bb8251f29e51c}
path to analogue pin 0 

Definition at line 10 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_a042dc32b894680e50456be83ef44a281}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C1\+\_\+\+P\+A\+T\+H@{A\+D\+C1\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C1\+\_\+\+P\+A\+T\+H@{A\+D\+C1\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C1\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C1\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage1\+\_\+raw\char`\"{}}\label{_a_d_c_8h_a042dc32b894680e50456be83ef44a281}
path to analogue pin 1 

Definition at line 11 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_aef98ab917652798392be4055763d53f1}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C2\+\_\+\+P\+A\+T\+H@{A\+D\+C2\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C2\+\_\+\+P\+A\+T\+H@{A\+D\+C2\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C2\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C2\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage2\+\_\+raw\char`\"{}}\label{_a_d_c_8h_aef98ab917652798392be4055763d53f1}
path to analogue pin 2 

Definition at line 12 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_a97ea71f953cb0949dd23883f4193b454}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C3\+\_\+\+P\+A\+T\+H@{A\+D\+C3\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C3\+\_\+\+P\+A\+T\+H@{A\+D\+C3\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C3\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C3\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage3\+\_\+raw\char`\"{}}\label{_a_d_c_8h_a97ea71f953cb0949dd23883f4193b454}
path to analogue pin 3 

Definition at line 13 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_aa766e25698fd1ec953a05b82870c1bb9}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C4\+\_\+\+P\+A\+T\+H@{A\+D\+C4\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C4\+\_\+\+P\+A\+T\+H@{A\+D\+C4\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C4\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C4\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage4\+\_\+raw\char`\"{}}\label{_a_d_c_8h_aa766e25698fd1ec953a05b82870c1bb9}
path to analogue pin 4 

Definition at line 14 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_ae14c014b76a40cb9783325cd22a3ec48}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C5\+\_\+\+P\+A\+T\+H@{A\+D\+C5\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C5\+\_\+\+P\+A\+T\+H@{A\+D\+C5\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C5\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C5\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage5\+\_\+raw\char`\"{}}\label{_a_d_c_8h_ae14c014b76a40cb9783325cd22a3ec48}
path to analogue pin 5 

Definition at line 15 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_a360a8b1652606c5c063082769f6cece8}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C6\+\_\+\+P\+A\+T\+H@{A\+D\+C6\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C6\+\_\+\+P\+A\+T\+H@{A\+D\+C6\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C6\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C6\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage6\+\_\+raw\char`\"{}}\label{_a_d_c_8h_a360a8b1652606c5c063082769f6cece8}
path to analogue pin 6 

Definition at line 16 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

\hypertarget{_a_d_c_8h_a633625b77ebee1a7a2b19edf4baaed74}{}\index{A\+D\+C.\+h@{A\+D\+C.\+h}!A\+D\+C7\+\_\+\+P\+A\+T\+H@{A\+D\+C7\+\_\+\+P\+A\+T\+H}}
\index{A\+D\+C7\+\_\+\+P\+A\+T\+H@{A\+D\+C7\+\_\+\+P\+A\+T\+H}!A\+D\+C.\+h@{A\+D\+C.\+h}}
\subsubsection[{A\+D\+C7\+\_\+\+P\+A\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C7\+\_\+\+P\+A\+T\+H~\char`\"{}/sys/bus/iio/devices/iio\+:device0/in\+\_\+voltage7\+\_\+raw\char`\"{}}\label{_a_d_c_8h_a633625b77ebee1a7a2b19edf4baaed74}
path to analogue pin 7 

Definition at line 17 of file A\+D\+C.\+h.



Referenced by Hardware\+::\+A\+D\+C\+::\+A\+D\+C().

