$date
	Sun Feb 18 21:45:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bin_gray_tb $end
$var wire 4 ! gray [3:0] $end
$var reg 4 " bin [3:0] $end
$scope module b_g $end
$var wire 4 # bin [3:0] $end
$var wire 4 $ gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
#20
b11 !
b11 $
b10 "
b10 #
#30
b10 !
b10 $
b11 "
b11 #
#40
