// Seed: 1241187731
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  wire id_3;
  assign id_2[1] = 1;
  wire id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_5  = 32'd28,
    parameter id_9  = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire _id_10;
  inout wire _id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  output tri1 id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_8
  );
  logic [1 : id_5] id_13;
  wor id_14 = id_13 ? 1 : $signed(17);
  ;
  final $clog2(51);
  ;
endmodule
