<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\stanr\Documents\TangNano\SR-1_SoC\impl\gwsynthesis\SR-1_SoC.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\stanr\Documents\TangNano\SR-1_SoC\src\SR-1_SoC.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr  3 11:32:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>38.465</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>24.095</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>14.371</td>
</tr>
<tr>
<td class="label">Psram Power (mW)</td>
<td>86.000</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>25.792</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>21.450</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>84.208</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.200</td>
<td>11.329</td>
<td>3.497</td>
<td>17.791</td>
</tr>
<tr>
<td>VCCX</td>
<td>3.300</td>
<td>0.153</td>
<td>5.000</td>
<td>17.004</td>
</tr>
<tr>
<td>VCCIO18</td>
<td>1.800</td>
<td>0.151</td>
<td>1.888</td>
<td>3.671</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>0.748</td>
<td>NA</td>
<td>3.401</td>
</tr>
<tr>
<td>IO</td>
<td>5.500
<td>4.540
<td>3.733
</tr>
<tr>
<td>BSRAM</td>
<td>12.659
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>CPU16</td>
<td>13.407</td>
<td>13.407(13.229)</td>
<tr>
<td>CPU16/alu/</td>
<td>0.024</td>
<td>0.024(0.000)</td>
<tr>
<td>CPU16/alu/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/clkpre/</td>
<td>0.014</td>
<td>0.014(0.002)</td>
<tr>
<td>CPU16/clkpre/prescale_tops/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/dubdab/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>CPU16/ftu0/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>CPU16/gpu0/</td>
<td>5.180</td>
<td>5.180(5.149)</td>
<tr>
<td>CPU16/gpu0/dtcu0/</td>
<td>0.012</td>
<td>0.012(0.006)</td>
<tr>
<td>CPU16/gpu0/dtcu0/i2c/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>CPU16/gpu0/fb0/</td>
<td>0.524</td>
<td>0.524(0.517)</td>
<tr>
<td>CPU16/gpu0/fb0/bsram_fb/</td>
<td>0.517</td>
<td>0.517(0.000)</td>
<tr>
<td>CPU16/gpu0/fp2i0/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>CPU16/gpu0/fp2i0/shift_lut0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/gpu0/fp2i0/shift_mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/fp2i1/</td>
<td>0.002</td>
<td>0.002(0.001)</td>
<tr>
<td>CPU16/gpu0/fp2i1/shift_lut0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/gpu0/fp2i1/shift_mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/gpc0/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>CPU16/gpu0/gpc1/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>CPU16/gpu0/i2fp0/</td>
<td>0.003</td>
<td>0.003(0.001)</td>
<tr>
<td>CPU16/gpu0/i2fp0/shift_lut0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/gpu0/i2fp0/shift_mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/ldu0/</td>
<td>0.056</td>
<td>0.056(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/</td>
<td>1.440</td>
<td>1.440(1.430)</td>
<tr>
<td>CPU16/gpu0/mau4_0/dpbsram0/</td>
<td>0.540</td>
<td>0.540(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/dpbsram1/</td>
<td>0.540</td>
<td>0.540(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/</td>
<td>0.081</td>
<td>0.081(0.068)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/in0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/in1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_add0/</td>
<td>0.065</td>
<td>0.065(0.039)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_add0/add0/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_add0/log0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_add0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_add0/shift0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_mult0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau0/m_mult0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/</td>
<td>0.081</td>
<td>0.081(0.068)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/in0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/in1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_add0/</td>
<td>0.065</td>
<td>0.065(0.038)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_add0/add0/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_add0/log0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_add0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_add0/shift0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_mult0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau1/m_mult0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/</td>
<td>0.081</td>
<td>0.081(0.068)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/in0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/in1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_add0/</td>
<td>0.065</td>
<td>0.065(0.039)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_add0/add0/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_add0/log0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_add0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_add0/shift0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_mult0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau2/m_mult0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/</td>
<td>0.081</td>
<td>0.081(0.068)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/in0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/in1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_add0/</td>
<td>0.065</td>
<td>0.065(0.038)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_add0/add0/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_add0/log0/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_add0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_add0/shift0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_mult0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mau3/m_mult0/mult0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mr_lc0/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mr_lc1/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mr_lc2/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>CPU16/gpu0/mau4_0/mr_lc3/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>CPU16/gpu0/opcode0/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>CPU16/gpu0/ucode0/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/gpu0/vram0/</td>
<td>3.072</td>
<td>3.072(3.067)</td>
<tr>
<td>CPU16/gpu0/vram0/bsram16v0/</td>
<td>3.067</td>
<td>3.067(0.000)</td>
<tr>
<td>CPU16/ms_timer/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>CPU16/opcode/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>CPU16/pc/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>CPU16/ram0/</td>
<td>7.948</td>
<td>7.948(7.939)</td>
<tr>
<td>CPU16/ram0/bsram8_0/</td>
<td>7.909</td>
<td>7.909(0.000)</td>
<tr>
<td>CPU16/ram0/buttons_byte/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/cpu_clock_scale/</td>
<td>0.003</td>
<td>0.003(0.000)</td>
<tr>
<td>CPU16/ram0/dubdab0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/dubdab1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/dubdab2/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/dubdab3/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/dubdab4/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_cpu_d_hi/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_cpu_d_lo/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_dout_hi/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_dout_lo/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_fp2i_hi/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_fp2i_lo/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_instruction/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pca_hi/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pca_inc/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pca_lo/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pcb_hi/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pcb_inc/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_pcb_lo/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/gpu_repeat_amount/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/leds/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/port_a_data_reg/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/port_a_dir_reg/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/port_b_data_reg/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>CPU16/ram0/port_b_dir_reg/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/ram0/reg_a_split_high/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_a_split_low/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_b_high/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_b_low/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_c_high/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_c_low/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_d_high/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/reg_d_low/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/wide_switch_hi/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ram0/wide_switch_lo/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>CPU16/ucode/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>CPU16/us_timer/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>clk</td>
<td>27.000</td>
<td>12.809</td>
</tr>
<tr>
<td>clk_in</td>
<td>27.000</td>
<td>0.602</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
