#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000206c1da8d40 .scope module, "topModule_tb" "topModule_tb" 2 4;
 .timescale -9 -9;
v00000206c1e084f0_0 .var "clk", 0 0;
v00000206c1e086d0_0 .net "rxclk", 0 0, L_00000206c1da5f10;  1 drivers
v00000206c1e08db0_0 .var "rxd", 0 0;
v00000206c1e08770_0 .net "txclk", 0 0, L_00000206c1da5f80;  1 drivers
v00000206c1e08810_0 .net "txd", 0 0, v00000206c1d82ae0_0;  1 drivers
S_00000206c1f1c2b0 .scope module, "uut" "topModule" 2 13, 3 28 0, S_00000206c1da8d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rxclk";
    .port_info 2 /OUTPUT 1 "txclk";
    .port_info 3 /OUTPUT 1 "txd";
    .port_info 4 /INPUT 1 "rxd";
L_00000206c1da5f10 .functor BUFZ 1, v00000206c1d82d60_0, C4<0>, C4<0>, C4<0>;
L_00000206c1da5f80 .functor BUFZ 1, v00000206c1e080e0_0, C4<0>, C4<0>, C4<0>;
v00000206c1d82b80_0 .net "clk", 0 0, v00000206c1e084f0_0;  1 drivers
v00000206c1d82c20_0 .var "rx_counter", 5 0;
v00000206c1d82cc0_0 .net "rxclk", 0 0, L_00000206c1da5f10;  alias, 1 drivers
v00000206c1d82d60_0 .var "rxclk_reg", 0 0;
v00000206c1d82e00_0 .net "rxd", 0 0, v00000206c1e08db0_0;  1 drivers
v00000206c1d82ea0_0 .var "tx_counter", 5 0;
v00000206c1e08040_0 .net "txclk", 0 0, L_00000206c1da5f80;  alias, 1 drivers
v00000206c1e080e0_0 .var "txclk_reg", 0 0;
v00000206c1e08180_0 .net "txd", 0 0, v00000206c1d82ae0_0;  alias, 1 drivers
E_00000206c1f1aee0 .event posedge, v00000206c1d82b80_0;
S_00000206c1f1c440 .scope module, "rx" "uartrx" 3 37, 3 21 0, S_00000206c1f1c2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rxd";
v00000206c1d83140_0 .net "clk", 0 0, L_00000206c1da5f10;  alias, 1 drivers
v00000206c1f1c5d0_0 .net "rxd", 0 0, v00000206c1e08db0_0;  alias, 1 drivers
S_00000206c1db4a20 .scope module, "tx" "uarttx" 3 42, 3 1 0, S_00000206c1f1c2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "txd";
v00000206c1f1c670_0 .net "clk", 0 0, L_00000206c1da5f80;  alias, 1 drivers
v00000206c1db4bb0_0 .var "count", 3 0;
v00000206c1db4c50_0 .var "data", 7 0;
v00000206c1d82ae0_0 .var "txd", 0 0;
E_00000206c1f1ba20 .event posedge, v00000206c1f1c670_0;
    .scope S_00000206c1db4a20;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000206c1db4c50_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000206c1db4bb0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000206c1db4a20;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000206c1d82ae0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000206c1db4a20;
T_2 ;
    %wait E_00000206c1f1ba20;
    %load/vec4 v00000206c1db4bb0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v00000206c1db4c50_0;
    %load/vec4 v00000206c1db4bb0_0;
    %part/u 1;
    %assign/vec4 v00000206c1d82ae0_0, 0;
    %load/vec4 v00000206c1db4bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000206c1db4bb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000206c1d82ae0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000206c1f1c2b0;
T_3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000206c1d82c20_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000206c1d82ea0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000206c1d82d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000206c1e080e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000206c1f1c2b0;
T_4 ;
    %wait E_00000206c1f1aee0;
    %load/vec4 v00000206c1d82c20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000206c1d82c20_0, 0;
    %load/vec4 v00000206c1d82d60_0;
    %inv;
    %assign/vec4 v00000206c1d82d60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000206c1d82c20_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000206c1d82c20_0, 0;
T_4.1 ;
    %load/vec4 v00000206c1d82ea0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000206c1d82ea0_0, 0;
    %load/vec4 v00000206c1e080e0_0;
    %inv;
    %assign/vec4 v00000206c1e080e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000206c1d82ea0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000206c1d82ea0_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000206c1da8d40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000206c1e084f0_0, 0, 1;
T_5.0 ;
    %delay 10, 0;
    %load/vec4 v00000206c1e084f0_0;
    %inv;
    %store/vec4 v00000206c1e084f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000206c1da8d40;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000206c1e08db0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000206c1da8d40;
T_7 ;
    %vpi_call 2 34 "$dumpfile", "topModule_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000206c1da8d40 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart.v";
