div_test_clock_divider_0_0.v,verilog,xil_defaultlib,../../../bd/div_test/ip/div_test_clock_divider_0_0/sim/div_test_clock_divider_0_0.v,
div_test_Counter_8bit_0_0.v,verilog,xil_defaultlib,../../../bd/div_test/ip/div_test_Counter_8bit_0_0/sim/div_test_Counter_8bit_0_0.v,
div_test.v,verilog,xil_defaultlib,../../../bd/div_test/sim/div_test.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
