Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:12:11 2024
| Host         : Nacnano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.704        0.000                      0                   43        0.249        0.000                      0                   43        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.704        0.000                      0                   43        0.249        0.000                      0                   43        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.021ns (24.997%)  route 3.063ns (75.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.484     9.175    vga/vga_sync_unit/v_count_reg0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.021ns (24.997%)  route 3.063ns (75.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.484     9.175    vga/vga_sync_unit/v_count_reg0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.021ns (24.997%)  route 3.063ns (75.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.484     9.175    vga/vga_sync_unit/v_count_reg0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.021ns (24.997%)  route 3.063ns (75.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.484     9.175    vga/vga_sync_unit/v_count_reg0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.021ns (24.997%)  route 3.063ns (75.002%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.484     9.175    vga/vga_sync_unit/v_count_reg0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.021ns (25.583%)  route 2.970ns (74.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.391     9.081    vga/vga_sync_unit/v_count_reg0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.021ns (25.583%)  route 2.970ns (74.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.391     9.081    vga/vga_sync_unit/v_count_reg0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.021ns (25.583%)  route 2.970ns (74.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.391     9.081    vga/vga_sync_unit/v_count_reg0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.021ns (25.583%)  route 2.970ns (74.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.391     9.081    vga/vga_sync_unit/v_count_reg0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.021ns (25.583%)  route 2.970ns (74.417%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.569     5.090    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  vga/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=41, routed)          1.257     6.825    vga/vga_sync_unit/x[2]
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.295     7.120 f  vga/vga_sync_unit/h_count_reg[6]_i_2/O
                         net (fo=2, routed)           0.518     7.638    vga/vga_sync_unit/h_count_reg[6]_i_2_n_0
    SLICE_X14Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.762 f  vga/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=4, routed)           0.804     8.566    vga/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  vga/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.391     9.081    vga/vga_sync_unit/v_count_reg0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.518    14.859    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.205    14.879    vga/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.098%)  route 0.177ns (45.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.177     1.791    vga/vga_sync_unit/A[0]
    SLICE_X14Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  vga/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.837     1.964    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121     1.587    vga/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.732%)  route 0.169ns (47.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.169     1.788    vga/vga_sync_unit/v_count_reg_reg_n_0_[6]
    SLICE_X5Y1           LUT5 (Prop_lut5_I0_O)        0.048     1.836 r  vga/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.107     1.584    vga/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.169     1.788    vga/vga_sync_unit/v_count_reg_reg_n_0_[6]
    SLICE_X5Y1           LUT4 (Prop_lut4_I1_O)        0.045     1.833 r  vga/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.833    vga/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.091     1.568    vga/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.415%)  route 0.190ns (50.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.190     1.809    vga/vga_sync_unit/v_count_reg_reg_n_0_[2]
    SLICE_X5Y1           LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  vga/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.092     1.585    vga/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          0.179     1.798    vga/vga_sync_unit/x[8]
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  vga/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.091     1.568    vga/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=6, routed)           0.181     1.799    vga/vga_sync_unit/v_count_reg_reg_n_0_[6]
    SLICE_X5Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  vga/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.092     1.569    vga/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.128     1.605 f  vga/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.152     1.757    vga/vga_sync_unit/v_count_reg_reg_n_0_[3]
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.098     1.855 r  vga/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.855    vga/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.092     1.569    vga/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=50, routed)          0.211     1.825    vga/vga_sync_unit/x[7]
    SLICE_X14Y2          LUT4 (Prop_lut4_I2_O)        0.043     1.868 r  vga/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.868    vga/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.837     1.964    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.131     1.581    vga/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.566     1.449    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          0.211     1.824    vga/vga_sync_unit/x[1]
    SLICE_X14Y4          LUT3 (Prop_lut3_I0_O)        0.043     1.867 r  vga/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.836     1.963    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.131     1.580    vga/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.858%)  route 0.161ns (41.142%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  vga/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.091     1.710    vga/vga_sync_unit/v_count_reg_reg_n_0_[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.045     1.755 f  vga/vga_sync_unit/v_count_reg[3]_i_2/O
                         net (fo=4, routed)           0.070     1.825    vga/vga_sync_unit/v_count_reg[3]_i_2_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  vga/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga/vga_sync_unit/vsync_next
    SLICE_X4Y1           FDRE                                         r  vga/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.865     1.992    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  vga/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.092     1.582    vga/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     vga/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y2    vga/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y4    vga/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y1    vga/vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.110ns (50.981%)  route 3.952ns (49.019%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  vga/rgb_reg_reg[7]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.648     1.104    vga/vga_sync_unit/Q[7]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.228 r  vga/vga_sync_unit/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.304     4.532    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.063 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.063    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 4.101ns (51.585%)  route 3.849ns (48.415%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  vga/rgb_reg_reg[4]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.981     1.437    vga/vga_sync_unit/Q[4]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.561 r  vga/vga_sync_unit/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.868     4.429    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     7.950 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.950    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 4.167ns (53.787%)  route 3.580ns (46.213%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[3]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.793     1.311    vga/vga_sync_unit/Q[3]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124     1.435 r  vga/vga_sync_unit/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.787     4.222    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.747 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.747    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.145ns (53.731%)  route 3.570ns (46.269%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.586     1.104    vga/vga_sync_unit/Q[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.228 r  vga/vga_sync_unit/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.984     4.212    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     7.715 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.715    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 4.137ns (54.271%)  route 3.486ns (45.729%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[0]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.728     1.246    vga/vga_sync_unit/Q[0]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124     1.370 r  vga/vga_sync_unit/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.758     4.128    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     7.623 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.623    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.099ns (53.851%)  route 3.513ns (46.149%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[9]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.658     1.114    vga/vga_sync_unit/Q[9]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124     1.238 r  vga/vga_sync_unit/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.855     4.093    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     7.612 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.612    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.580ns  (logic 4.104ns (54.141%)  route 3.476ns (45.859%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[8]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.795     1.251    vga/vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.375 r  vga/vga_sync_unit/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.681     4.056    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.580 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.580    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.166ns (55.554%)  route 3.333ns (44.446%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[10]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.796     1.314    vga/vga_sync_unit/Q[10]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.438 r  vga/vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.537     3.975    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     7.499 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.499    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.109ns (55.416%)  route 3.306ns (44.584%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  vga/rgb_reg_reg[6]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.579     1.035    vga/vga_sync_unit/Q[6]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     1.159 r  vga/vga_sync_unit/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.727     3.886    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     7.415 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.415    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.161ns (57.705%)  route 3.050ns (42.295%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[2]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.437     0.955    vga/vga_sync_unit/Q[2]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124     1.079 r  vga/vga_sync_unit/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.612     3.692    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.210 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.210    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.390ns (62.516%)  route 0.833ns (37.484%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[11]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.224     0.365    vga/vga_sync_unit/Q[11]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  vga/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.019    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.223 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.223    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.393ns (62.597%)  route 0.832ns (37.403%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  vga/rgb_reg_reg[5]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.117     0.258    vga/vga_sync_unit/Q[5]
    SLICE_X4Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  vga/vga_sync_unit/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.715     1.018    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.225 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.225    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.429ns (59.720%)  route 0.964ns (40.280%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[2]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.159     0.323    vga/vga_sync_unit/Q[2]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  vga/vga_sync_unit/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.804     1.173    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.392 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.392    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.416ns (58.880%)  route 0.989ns (41.120%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  vga/rgb_reg_reg[6]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.200     0.341    vga/vga_sync_unit/Q[6]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  vga/vga_sync_unit/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.789     1.175    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.405 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.405    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.434ns (59.084%)  route 0.993ns (40.916%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[10]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.275     0.439    vga/vga_sync_unit/Q[10]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.484 r  vga/vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.718     1.202    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.427 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.427    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.406ns (57.112%)  route 1.056ns (42.888%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[9]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.220     0.361    vga/vga_sync_unit/Q[9]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.406 r  vga/vga_sync_unit/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.836     1.242    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.462 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.462    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.411ns (57.005%)  route 1.064ns (42.995%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[8]/C
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.277     0.418    vga/vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.463 r  vga/vga_sync_unit/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.787     1.250    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.475 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.475    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.406ns (56.253%)  route 1.093ns (43.747%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[0]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.245     0.409    vga/vga_sync_unit/Q[0]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.454 r  vga/vga_sync_unit/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.848     1.302    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.499 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.499    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.414ns (55.232%)  route 1.146ns (44.768%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  vga/rgb_reg_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.185     0.349    vga/vga_sync_unit/Q[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.394 r  vga/vga_sync_unit/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.961     1.355    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.559 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.559    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.435ns (55.527%)  route 1.149ns (44.473%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  vga/rgb_reg_reg[3]/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.267     0.431    vga/vga_sync_unit/Q[3]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.476 r  vga/vga_sync_unit/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.882     1.358    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.584 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.584    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.145ns  (logic 12.674ns (48.476%)  route 13.471ns (51.524%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.831     8.444    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.148     8.592 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          0.936     9.528    vga/vga_sync_unit_n_39
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.240    13.768 r  vga/rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.770    vga/rgb_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.288 r  vga/rgb_reg2__0/P[0]
                         net (fo=1, routed)           0.790    16.078    vga/vga_sync_unit/rgb_reg20_in[17]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.752 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.752    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.086 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/O[1]
                         net (fo=21, routed)          1.750    18.837    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_6
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.332    19.169 r  vga/vga_sync_unit/rgb_reg[3]_i_126/O
                         net (fo=4, routed)           0.826    19.994    vga/vga_sync_unit/rgb_reg[3]_i_126_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.327    20.321 r  vga/vga_sync_unit/rgb_reg[2]_i_104/O
                         net (fo=1, routed)           0.000    20.321    vga/vga_sync_unit/rgb_reg[2]_i_104_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.722 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg_reg[2]_i_39_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.836    vga/vga_sync_unit/rgb_reg_reg[2]_i_22_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.075 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_54/O[2]
                         net (fo=3, routed)           0.958    22.034    vga/vga_sync_unit/rgb_reg_reg[3]_i_54_n_5
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.302    22.336 r  vga/vga_sync_unit/rgb_reg[3]_i_60/O
                         net (fo=2, routed)           1.045    23.381    vga/vga_sync_unit/rgb_reg[3]_i_60_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.153    23.534 r  vga/vga_sync_unit/rgb_reg[3]_i_24/O
                         net (fo=2, routed)           0.820    24.354    vga/vga_sync_unit/rgb_reg[3]_i_24_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.331    24.685 r  vga/vga_sync_unit/rgb_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    24.685    vga/vga_sync_unit/rgb_reg[3]_i_28_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.235 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.235    vga/vga_sync_unit/rgb_reg_reg[3]_i_6_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.569 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_161/O[1]
                         net (fo=3, routed)           0.849    26.418    vga/vga_sync_unit/rgb_reg_reg[3]_i_161_n_6
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.303    26.721 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=1, routed)           0.000    26.721    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.254 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.254    vga/vga_sync_unit/rgb_reg_reg[3]_i_76_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.473 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_40/O[0]
                         net (fo=3, routed)           1.283    28.756    vga/vga_sync_unit/rgb_reg_reg[3]_i_40_n_7
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.295    29.051 r  vga/vga_sync_unit/rgb_reg[3]_i_74/O
                         net (fo=1, routed)           0.000    29.051    vga/vga_sync_unit/rgb_reg[3]_i_74_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.564 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.564    vga/vga_sync_unit/rgb_reg_reg[3]_i_30_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.681 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.681    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.798 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.380    31.178    vga/vga_sync_unit/rgb_reg_reg[3]_i_3_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I1_O)        0.124    31.302 r  vga/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    31.302    vga/vga_sync_unit_n_35
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.175ns  (logic 12.823ns (48.990%)  route 13.352ns (51.010%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.570     5.091    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.112     6.681    vga/vga_sync_unit/x[4]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.295     6.976 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=10, routed)          1.011     7.988    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.152     8.140 r  vga/vga_sync_unit/rgb_reg2__2_i_1/O
                         net (fo=10, routed)          0.978     9.118    vga/vga_sync_unit_n_1
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.238    13.356 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.358    vga/rgb_reg2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.876 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.684    15.560    vga/vga_sync_unit/I5[17]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    16.324 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/O[3]
                         net (fo=21, routed)          1.613    17.937    vga/vga_sync_unit/rgb_reg1[19]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.334    18.271 r  vga/vga_sync_unit/rgb_reg[11]_i_128/O
                         net (fo=4, routed)           0.641    18.912    vga/vga_sync_unit/rgb_reg[11]_i_128_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.326    19.238 r  vga/vga_sync_unit/rgb_reg[10]_i_114/O
                         net (fo=1, routed)           0.000    19.238    vga/vga_sync_unit/rgb_reg[10]_i_114_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.788 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.788    vga/vga_sync_unit/rgb_reg_reg[10]_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.122 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_22/O[1]
                         net (fo=3, routed)           0.961    21.083    vga/vga_sync_unit/rgb_reg_reg[10]_i_22_n_6
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.303    21.386 r  vga/vga_sync_unit/rgb_reg[10]_i_28/O
                         net (fo=2, routed)           1.048    22.435    vga/vga_sync_unit/rgb_reg[10]_i_28_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.149    22.584 r  vga/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=2, routed)           1.427    24.011    vga/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.332    24.343 r  vga/vga_sync_unit/rgb_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    24.343    vga/vga_sync_unit/rgb_reg[10]_i_11_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    24.951 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_2/O[3]
                         net (fo=5, routed)           1.824    26.775    vga/vga_sync_unit/rgb_reg_reg[10]_i_2_n_4
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.307    27.082 r  vga/vga_sync_unit/rgb_reg[11]_i_251/O
                         net (fo=1, routed)           0.000    27.082    vga/vga_sync_unit/rgb_reg[11]_i_251_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.458 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    27.458    vga/vga_sync_unit/rgb_reg_reg[11]_i_207_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.781 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_160/O[1]
                         net (fo=3, routed)           0.863    28.644    vga/vga_sync_unit/rgb_reg_reg[11]_i_160_n_6
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306    28.950 r  vga/vga_sync_unit/rgb_reg[11]_i_203/O
                         net (fo=1, routed)           0.000    28.950    vga/vga_sync_unit/rgb_reg[11]_i_203_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.500 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    29.500    vga/vga_sync_unit/rgb_reg_reg[11]_i_150_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.614 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    29.614    vga/vga_sync_unit/rgb_reg_reg[11]_i_66_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.728 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.728    vga/vga_sync_unit/rgb_reg_reg[11]_i_30_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.842    vga/vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           1.186    31.142    vga/vga_sync_unit/rgb_reg_reg[11]_i_3_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    31.266 r  vga/vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    31.266    vga/rgb_reg0[1]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.066ns  (logic 12.823ns (49.195%)  route 13.243ns (50.805%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.570     5.091    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.112     6.681    vga/vga_sync_unit/x[4]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.295     6.976 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=10, routed)          1.011     7.988    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.152     8.140 r  vga/vga_sync_unit/rgb_reg2__2_i_1/O
                         net (fo=10, routed)          0.978     9.118    vga/vga_sync_unit_n_1
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.238    13.356 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.358    vga/rgb_reg2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.876 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.684    15.560    vga/vga_sync_unit/I5[17]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    16.324 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/O[3]
                         net (fo=21, routed)          1.613    17.937    vga/vga_sync_unit/rgb_reg1[19]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.334    18.271 r  vga/vga_sync_unit/rgb_reg[11]_i_128/O
                         net (fo=4, routed)           0.641    18.912    vga/vga_sync_unit/rgb_reg[11]_i_128_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.326    19.238 r  vga/vga_sync_unit/rgb_reg[10]_i_114/O
                         net (fo=1, routed)           0.000    19.238    vga/vga_sync_unit/rgb_reg[10]_i_114_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.788 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.788    vga/vga_sync_unit/rgb_reg_reg[10]_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.122 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_22/O[1]
                         net (fo=3, routed)           0.961    21.083    vga/vga_sync_unit/rgb_reg_reg[10]_i_22_n_6
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.303    21.386 r  vga/vga_sync_unit/rgb_reg[10]_i_28/O
                         net (fo=2, routed)           1.048    22.435    vga/vga_sync_unit/rgb_reg[10]_i_28_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.149    22.584 r  vga/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=2, routed)           1.427    24.011    vga/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.332    24.343 r  vga/vga_sync_unit/rgb_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    24.343    vga/vga_sync_unit/rgb_reg[10]_i_11_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    24.951 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_2/O[3]
                         net (fo=5, routed)           1.824    26.775    vga/vga_sync_unit/rgb_reg_reg[10]_i_2_n_4
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.307    27.082 r  vga/vga_sync_unit/rgb_reg[11]_i_251/O
                         net (fo=1, routed)           0.000    27.082    vga/vga_sync_unit/rgb_reg[11]_i_251_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.458 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    27.458    vga/vga_sync_unit/rgb_reg_reg[11]_i_207_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.781 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_160/O[1]
                         net (fo=3, routed)           0.863    28.644    vga/vga_sync_unit/rgb_reg_reg[11]_i_160_n_6
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306    28.950 r  vga/vga_sync_unit/rgb_reg[11]_i_203/O
                         net (fo=1, routed)           0.000    28.950    vga/vga_sync_unit/rgb_reg[11]_i_203_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.500 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    29.500    vga/vga_sync_unit/rgb_reg_reg[11]_i_150_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.614 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    29.614    vga/vga_sync_unit/rgb_reg_reg[11]_i_66_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.728 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.728    vga/vga_sync_unit/rgb_reg_reg[11]_i_30_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.842    vga/vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           1.077    31.033    vga/vga_sync_unit/rgb_reg_reg[11]_i_3_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    31.157 r  vga/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    31.157    vga/rgb_reg0[3]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.063ns  (logic 12.823ns (49.201%)  route 13.240ns (50.799%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.570     5.091    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.112     6.681    vga/vga_sync_unit/x[4]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.295     6.976 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=10, routed)          1.011     7.988    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.152     8.140 r  vga/vga_sync_unit/rgb_reg2__2_i_1/O
                         net (fo=10, routed)          0.978     9.118    vga/vga_sync_unit_n_1
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.238    13.356 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.358    vga/rgb_reg2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.876 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.684    15.560    vga/vga_sync_unit/I5[17]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    16.324 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/O[3]
                         net (fo=21, routed)          1.613    17.937    vga/vga_sync_unit/rgb_reg1[19]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.334    18.271 r  vga/vga_sync_unit/rgb_reg[11]_i_128/O
                         net (fo=4, routed)           0.641    18.912    vga/vga_sync_unit/rgb_reg[11]_i_128_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.326    19.238 r  vga/vga_sync_unit/rgb_reg[10]_i_114/O
                         net (fo=1, routed)           0.000    19.238    vga/vga_sync_unit/rgb_reg[10]_i_114_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.788 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.788    vga/vga_sync_unit/rgb_reg_reg[10]_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.122 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_22/O[1]
                         net (fo=3, routed)           0.961    21.083    vga/vga_sync_unit/rgb_reg_reg[10]_i_22_n_6
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.303    21.386 r  vga/vga_sync_unit/rgb_reg[10]_i_28/O
                         net (fo=2, routed)           1.048    22.435    vga/vga_sync_unit/rgb_reg[10]_i_28_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.149    22.584 r  vga/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=2, routed)           1.427    24.011    vga/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.332    24.343 r  vga/vga_sync_unit/rgb_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    24.343    vga/vga_sync_unit/rgb_reg[10]_i_11_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    24.951 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_2/O[3]
                         net (fo=5, routed)           1.824    26.775    vga/vga_sync_unit/rgb_reg_reg[10]_i_2_n_4
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.307    27.082 r  vga/vga_sync_unit/rgb_reg[11]_i_251/O
                         net (fo=1, routed)           0.000    27.082    vga/vga_sync_unit/rgb_reg[11]_i_251_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.458 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    27.458    vga/vga_sync_unit/rgb_reg_reg[11]_i_207_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.781 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_160/O[1]
                         net (fo=3, routed)           0.863    28.644    vga/vga_sync_unit/rgb_reg_reg[11]_i_160_n_6
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306    28.950 r  vga/vga_sync_unit/rgb_reg[11]_i_203/O
                         net (fo=1, routed)           0.000    28.950    vga/vga_sync_unit/rgb_reg[11]_i_203_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.500 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    29.500    vga/vga_sync_unit/rgb_reg_reg[11]_i_150_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.614 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    29.614    vga/vga_sync_unit/rgb_reg_reg[11]_i_66_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.728 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.728    vga/vga_sync_unit/rgb_reg_reg[11]_i_30_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.842    vga/vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           1.074    31.030    vga/vga_sync_unit/rgb_reg_reg[11]_i_3_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I1_O)        0.124    31.154 r  vga/vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    31.154    vga/rgb_reg0[0]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.984ns  (logic 12.674ns (48.776%)  route 13.310ns (51.224%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.831     8.444    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.148     8.592 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          0.936     9.528    vga/vga_sync_unit_n_39
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.240    13.768 r  vga/rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.770    vga/rgb_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.288 r  vga/rgb_reg2__0/P[0]
                         net (fo=1, routed)           0.790    16.078    vga/vga_sync_unit/rgb_reg20_in[17]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.752 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.752    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.086 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/O[1]
                         net (fo=21, routed)          1.750    18.837    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_6
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.332    19.169 r  vga/vga_sync_unit/rgb_reg[3]_i_126/O
                         net (fo=4, routed)           0.826    19.994    vga/vga_sync_unit/rgb_reg[3]_i_126_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.327    20.321 r  vga/vga_sync_unit/rgb_reg[2]_i_104/O
                         net (fo=1, routed)           0.000    20.321    vga/vga_sync_unit/rgb_reg[2]_i_104_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.722 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg_reg[2]_i_39_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.836    vga/vga_sync_unit/rgb_reg_reg[2]_i_22_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.075 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_54/O[2]
                         net (fo=3, routed)           0.958    22.034    vga/vga_sync_unit/rgb_reg_reg[3]_i_54_n_5
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.302    22.336 r  vga/vga_sync_unit/rgb_reg[3]_i_60/O
                         net (fo=2, routed)           1.045    23.381    vga/vga_sync_unit/rgb_reg[3]_i_60_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.153    23.534 r  vga/vga_sync_unit/rgb_reg[3]_i_24/O
                         net (fo=2, routed)           0.820    24.354    vga/vga_sync_unit/rgb_reg[3]_i_24_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.331    24.685 r  vga/vga_sync_unit/rgb_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    24.685    vga/vga_sync_unit/rgb_reg[3]_i_28_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.235 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.235    vga/vga_sync_unit/rgb_reg_reg[3]_i_6_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.569 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_161/O[1]
                         net (fo=3, routed)           0.849    26.418    vga/vga_sync_unit/rgb_reg_reg[3]_i_161_n_6
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.303    26.721 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=1, routed)           0.000    26.721    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.254 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.254    vga/vga_sync_unit/rgb_reg_reg[3]_i_76_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.473 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_40/O[0]
                         net (fo=3, routed)           1.283    28.756    vga/vga_sync_unit/rgb_reg_reg[3]_i_40_n_7
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.295    29.051 r  vga/vga_sync_unit/rgb_reg[3]_i_74/O
                         net (fo=1, routed)           0.000    29.051    vga/vga_sync_unit/rgb_reg[3]_i_74_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.564 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.564    vga/vga_sync_unit/rgb_reg_reg[3]_i_30_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.681 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.681    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.798 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.219    31.017    vga/vga_sync_unit/rgb_reg_reg[3]_i_3_n_0
    SLICE_X14Y9          LUT5 (Prop_lut5_I1_O)        0.124    31.141 r  vga/vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    31.141    vga/vga_sync_unit_n_34
    SLICE_X14Y9          FDRE                                         r  vga/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.855ns  (logic 12.674ns (49.020%)  route 13.181ns (50.980%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.831     8.444    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.148     8.592 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          0.936     9.528    vga/vga_sync_unit_n_39
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.240    13.768 r  vga/rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.770    vga/rgb_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.288 r  vga/rgb_reg2__0/P[0]
                         net (fo=1, routed)           0.790    16.078    vga/vga_sync_unit/rgb_reg20_in[17]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.752 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.752    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.086 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/O[1]
                         net (fo=21, routed)          1.750    18.837    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_6
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.332    19.169 r  vga/vga_sync_unit/rgb_reg[3]_i_126/O
                         net (fo=4, routed)           0.826    19.994    vga/vga_sync_unit/rgb_reg[3]_i_126_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.327    20.321 r  vga/vga_sync_unit/rgb_reg[2]_i_104/O
                         net (fo=1, routed)           0.000    20.321    vga/vga_sync_unit/rgb_reg[2]_i_104_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.722 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg_reg[2]_i_39_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.836    vga/vga_sync_unit/rgb_reg_reg[2]_i_22_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.075 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_54/O[2]
                         net (fo=3, routed)           0.958    22.034    vga/vga_sync_unit/rgb_reg_reg[3]_i_54_n_5
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.302    22.336 r  vga/vga_sync_unit/rgb_reg[3]_i_60/O
                         net (fo=2, routed)           1.045    23.381    vga/vga_sync_unit/rgb_reg[3]_i_60_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.153    23.534 r  vga/vga_sync_unit/rgb_reg[3]_i_24/O
                         net (fo=2, routed)           0.820    24.354    vga/vga_sync_unit/rgb_reg[3]_i_24_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.331    24.685 r  vga/vga_sync_unit/rgb_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    24.685    vga/vga_sync_unit/rgb_reg[3]_i_28_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.235 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.235    vga/vga_sync_unit/rgb_reg_reg[3]_i_6_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.569 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_161/O[1]
                         net (fo=3, routed)           0.849    26.418    vga/vga_sync_unit/rgb_reg_reg[3]_i_161_n_6
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.303    26.721 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=1, routed)           0.000    26.721    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.254 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.254    vga/vga_sync_unit/rgb_reg_reg[3]_i_76_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.473 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_40/O[0]
                         net (fo=3, routed)           1.283    28.756    vga/vga_sync_unit/rgb_reg_reg[3]_i_40_n_7
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.295    29.051 r  vga/vga_sync_unit/rgb_reg[3]_i_74/O
                         net (fo=1, routed)           0.000    29.051    vga/vga_sync_unit/rgb_reg[3]_i_74_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.564 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.564    vga/vga_sync_unit/rgb_reg_reg[3]_i_30_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.681 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.681    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.798 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.090    30.888    vga/vga_sync_unit/rgb_reg_reg[3]_i_3_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I1_O)        0.124    31.012 r  vga/vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.012    vga/vga_sync_unit_n_33
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.854ns  (logic 12.674ns (49.022%)  route 13.180ns (50.978%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.831     8.444    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.148     8.592 r  vga/vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          0.936     9.528    vga/vga_sync_unit_n_39
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.240    13.768 r  vga/rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.770    vga/rgb_reg2_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.288 r  vga/rgb_reg2__0/P[0]
                         net (fo=1, routed)           0.790    16.078    vga/vga_sync_unit/rgb_reg20_in[17]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.752 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.752    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.086 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/O[1]
                         net (fo=21, routed)          1.750    18.837    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_6
    SLICE_X33Y7          LUT3 (Prop_lut3_I2_O)        0.332    19.169 r  vga/vga_sync_unit/rgb_reg[3]_i_126/O
                         net (fo=4, routed)           0.826    19.994    vga/vga_sync_unit/rgb_reg[3]_i_126_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.327    20.321 r  vga/vga_sync_unit/rgb_reg[2]_i_104/O
                         net (fo=1, routed)           0.000    20.321    vga/vga_sync_unit/rgb_reg[2]_i_104_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.722 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.722    vga/vga_sync_unit/rgb_reg_reg[2]_i_39_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.836 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.836    vga/vga_sync_unit/rgb_reg_reg[2]_i_22_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.075 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_54/O[2]
                         net (fo=3, routed)           0.958    22.034    vga/vga_sync_unit/rgb_reg_reg[3]_i_54_n_5
    SLICE_X30Y7          LUT3 (Prop_lut3_I1_O)        0.302    22.336 r  vga/vga_sync_unit/rgb_reg[3]_i_60/O
                         net (fo=2, routed)           1.045    23.381    vga/vga_sync_unit/rgb_reg[3]_i_60_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I4_O)        0.153    23.534 r  vga/vga_sync_unit/rgb_reg[3]_i_24/O
                         net (fo=2, routed)           0.820    24.354    vga/vga_sync_unit/rgb_reg[3]_i_24_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.331    24.685 r  vga/vga_sync_unit/rgb_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    24.685    vga/vga_sync_unit/rgb_reg[3]_i_28_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.235 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.235    vga/vga_sync_unit/rgb_reg_reg[3]_i_6_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.569 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_161/O[1]
                         net (fo=3, routed)           0.849    26.418    vga/vga_sync_unit/rgb_reg_reg[3]_i_161_n_6
    SLICE_X30Y10         LUT2 (Prop_lut2_I1_O)        0.303    26.721 r  vga/vga_sync_unit/rgb_reg[3]_i_164/O
                         net (fo=1, routed)           0.000    26.721    vga/vga_sync_unit/rgb_reg[3]_i_164_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.254 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    27.254    vga/vga_sync_unit/rgb_reg_reg[3]_i_76_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.473 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_40/O[0]
                         net (fo=3, routed)           1.283    28.756    vga/vga_sync_unit/rgb_reg_reg[3]_i_40_n_7
    SLICE_X34Y9          LUT4 (Prop_lut4_I2_O)        0.295    29.051 r  vga/vga_sync_unit/rgb_reg[3]_i_74/O
                         net (fo=1, routed)           0.000    29.051    vga/vga_sync_unit/rgb_reg[3]_i_74_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.564 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.564    vga/vga_sync_unit/rgb_reg_reg[3]_i_30_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.681 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.681    vga/vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.798 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.089    30.887    vga/vga_sync_unit/rgb_reg_reg[3]_i_3_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I1_O)        0.124    31.011 r  vga/vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.011    vga/vga_sync_unit_n_32
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.909ns  (logic 12.823ns (49.492%)  route 13.086ns (50.508%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.570     5.091    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga/vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.112     6.681    vga/vga_sync_unit/x[4]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.295     6.976 f  vga/vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=10, routed)          1.011     7.988    vga/vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.152     8.140 r  vga/vga_sync_unit/rgb_reg2__2_i_1/O
                         net (fo=10, routed)          0.978     9.118    vga/vga_sync_unit_n_1
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.238    13.356 r  vga/rgb_reg2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.358    vga/rgb_reg2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.876 r  vga/rgb_reg2__4/P[0]
                         net (fo=1, routed)           0.684    15.560    vga/vga_sync_unit/I5[17]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    16.324 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/O[3]
                         net (fo=21, routed)          1.613    17.937    vga/vga_sync_unit/rgb_reg1[19]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.334    18.271 r  vga/vga_sync_unit/rgb_reg[11]_i_128/O
                         net (fo=4, routed)           0.641    18.912    vga/vga_sync_unit/rgb_reg[11]_i_128_n_0
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.326    19.238 r  vga/vga_sync_unit/rgb_reg[10]_i_114/O
                         net (fo=1, routed)           0.000    19.238    vga/vga_sync_unit/rgb_reg[10]_i_114_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.788 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.788    vga/vga_sync_unit/rgb_reg_reg[10]_i_40_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.122 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_22/O[1]
                         net (fo=3, routed)           0.961    21.083    vga/vga_sync_unit/rgb_reg_reg[10]_i_22_n_6
    SLICE_X11Y17         LUT3 (Prop_lut3_I1_O)        0.303    21.386 r  vga/vga_sync_unit/rgb_reg[10]_i_28/O
                         net (fo=2, routed)           1.048    22.435    vga/vga_sync_unit/rgb_reg[10]_i_28_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.149    22.584 r  vga/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=2, routed)           1.427    24.011    vga/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.332    24.343 r  vga/vga_sync_unit/rgb_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    24.343    vga/vga_sync_unit/rgb_reg[10]_i_11_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    24.951 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_2/O[3]
                         net (fo=5, routed)           1.824    26.775    vga/vga_sync_unit/rgb_reg_reg[10]_i_2_n_4
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.307    27.082 r  vga/vga_sync_unit/rgb_reg[11]_i_251/O
                         net (fo=1, routed)           0.000    27.082    vga/vga_sync_unit/rgb_reg[11]_i_251_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.458 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_207/CO[3]
                         net (fo=1, routed)           0.000    27.458    vga/vga_sync_unit/rgb_reg_reg[11]_i_207_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.781 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_160/O[1]
                         net (fo=3, routed)           0.863    28.644    vga/vga_sync_unit/rgb_reg_reg[11]_i_160_n_6
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.306    28.950 r  vga/vga_sync_unit/rgb_reg[11]_i_203/O
                         net (fo=1, routed)           0.000    28.950    vga/vga_sync_unit/rgb_reg[11]_i_203_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.500 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    29.500    vga/vga_sync_unit/rgb_reg_reg[11]_i_150_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.614 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_66/CO[3]
                         net (fo=1, routed)           0.000    29.614    vga/vga_sync_unit/rgb_reg_reg[11]_i_66_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.728 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.728    vga/vga_sync_unit/rgb_reg_reg[11]_i_30_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.842    vga/vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_3/CO[3]
                         net (fo=4, routed)           0.921    30.877    vga/vga_sync_unit/rgb_reg_reg[11]_i_3_n_0
    SLICE_X6Y13          LUT5 (Prop_lut5_I1_O)        0.124    31.001 r  vga/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    31.001    vga/rgb_reg0[2]
    SLICE_X6Y13          FDRE                                         r  vga/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.514ns  (logic 11.983ns (46.967%)  route 13.531ns (53.033%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.829     8.442    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.566 r  vga/vga_sync_unit/rgb_reg2_i_3/O
                         net (fo=3, routed)           1.053     9.620    vga/rgb_reg3[9]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    13.656 r  vga/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.658    vga/rgb_reg2__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.176 r  vga/rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.852    16.028    vga/vga_sync_unit/I4[17]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.702 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.702    vga/vga_sync_unit/rgb_reg_reg[7]_i_75_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.924 f  vga/vga_sync_unit/rgb_reg_reg[7]_i_39/O[0]
                         net (fo=21, routed)          1.612    18.536    vga/vga_sync_unit/rgb_reg_reg[7]_i_39_n_7
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.327    18.863 r  vga/vga_sync_unit/rgb_reg[7]_i_112/O
                         net (fo=4, routed)           0.960    19.822    vga/vga_sync_unit/rgb_reg[7]_i_112_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.531 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.531    vga/vga_sync_unit/rgb_reg_reg[7]_i_55_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.865 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_64/O[1]
                         net (fo=3, routed)           1.197    22.062    vga/vga_sync_unit/rgb_reg_reg[7]_i_64_n_6
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.303    22.365 r  vga/vga_sync_unit/rgb_reg[7]_i_65/O
                         net (fo=2, routed)           1.139    23.504    vga/vga_sync_unit/rgb_reg[7]_i_65_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.117    23.621 r  vga/vga_sync_unit/rgb_reg[7]_i_215/O
                         net (fo=2, routed)           0.844    24.465    vga/vga_sync_unit/rgb_reg[7]_i_215_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.332    24.797 r  vga/vga_sync_unit/rgb_reg[7]_i_219/O
                         net (fo=1, routed)           0.000    24.797    vga/vga_sync_unit/rgb_reg[7]_i_219_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.329 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.329    vga/vga_sync_unit/rgb_reg_reg[7]_i_161_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.551 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_77/O[0]
                         net (fo=3, routed)           1.005    26.557    vga/vga_sync_unit/rgb_reg_reg[7]_i_77_n_7
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.299    26.856 r  vga/vga_sync_unit/rgb_reg[7]_i_81/O
                         net (fo=1, routed)           0.000    26.856    vga/vga_sync_unit/rgb_reg[7]_i_81_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.369 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.369    vga/vga_sync_unit/rgb_reg_reg[7]_i_40_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.692 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_18/O[1]
                         net (fo=3, routed)           0.968    28.660    vga/vga_sync_unit/rgb_reg_reg[7]_i_18_n_6
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.306    28.966 r  vga/vga_sync_unit/rgb_reg[7]_i_36/O
                         net (fo=1, routed)           0.000    28.966    vga/vga_sync_unit/rgb_reg[7]_i_36_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.364 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.364    vga/vga_sync_unit/rgb_reg_reg[7]_i_8_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.478 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_3/CO[3]
                         net (fo=4, routed)           1.069    30.547    vga/vga_sync_unit/rgb_reg_reg[7]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124    30.671 r  vga/vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    30.671    vga/vga_sync_unit_n_31
    SLICE_X4Y4           FDRE                                         r  vga/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.231ns  (logic 11.983ns (47.493%)  route 13.248ns (52.507%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.636     5.157    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=45, routed)          2.829     8.442    vga/vga_sync_unit/x[8]
    SLICE_X12Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.566 r  vga/vga_sync_unit/rgb_reg2_i_3/O
                         net (fo=3, routed)           1.053     9.620    vga/rgb_reg3[9]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    13.656 r  vga/rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.658    vga/rgb_reg2__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.176 r  vga/rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.852    16.028    vga/vga_sync_unit/I4[17]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    16.702 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.702    vga/vga_sync_unit/rgb_reg_reg[7]_i_75_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.924 f  vga/vga_sync_unit/rgb_reg_reg[7]_i_39/O[0]
                         net (fo=21, routed)          1.612    18.536    vga/vga_sync_unit/rgb_reg_reg[7]_i_39_n_7
    SLICE_X3Y5           LUT3 (Prop_lut3_I1_O)        0.327    18.863 r  vga/vga_sync_unit/rgb_reg[7]_i_112/O
                         net (fo=4, routed)           0.960    19.822    vga/vga_sync_unit/rgb_reg[7]_i_112_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.531 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.531    vga/vga_sync_unit/rgb_reg_reg[7]_i_55_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.865 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_64/O[1]
                         net (fo=3, routed)           1.197    22.062    vga/vga_sync_unit/rgb_reg_reg[7]_i_64_n_6
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.303    22.365 r  vga/vga_sync_unit/rgb_reg[7]_i_65/O
                         net (fo=2, routed)           1.139    23.504    vga/vga_sync_unit/rgb_reg[7]_i_65_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.117    23.621 r  vga/vga_sync_unit/rgb_reg[7]_i_215/O
                         net (fo=2, routed)           0.844    24.465    vga/vga_sync_unit/rgb_reg[7]_i_215_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.332    24.797 r  vga/vga_sync_unit/rgb_reg[7]_i_219/O
                         net (fo=1, routed)           0.000    24.797    vga/vga_sync_unit/rgb_reg[7]_i_219_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.329 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.329    vga/vga_sync_unit/rgb_reg_reg[7]_i_161_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.551 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_77/O[0]
                         net (fo=3, routed)           1.005    26.557    vga/vga_sync_unit/rgb_reg_reg[7]_i_77_n_7
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.299    26.856 r  vga/vga_sync_unit/rgb_reg[7]_i_81/O
                         net (fo=1, routed)           0.000    26.856    vga/vga_sync_unit/rgb_reg[7]_i_81_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.369 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    27.369    vga/vga_sync_unit/rgb_reg_reg[7]_i_40_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.692 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_18/O[1]
                         net (fo=3, routed)           0.968    28.660    vga/vga_sync_unit/rgb_reg_reg[7]_i_18_n_6
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.306    28.966 r  vga/vga_sync_unit/rgb_reg[7]_i_36/O
                         net (fo=1, routed)           0.000    28.966    vga/vga_sync_unit/rgb_reg[7]_i_36_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.364 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.364    vga/vga_sync_unit/rgb_reg_reg[7]_i_8_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.478 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_3/CO[3]
                         net (fo=4, routed)           0.786    30.264    vga/vga_sync_unit/rgb_reg_reg[7]_i_3_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I1_O)        0.124    30.388 r  vga/vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    30.388    vga/vga_sync_unit_n_28
    SLICE_X4Y4           FDRE                                         r  vga/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.795ns (60.716%)  route 0.514ns (39.284%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.258     1.872    vga/vga_sync_unit/A[0]
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  vga/vga_sync_unit/rgb_reg[2]_i_190/O
                         net (fo=1, routed)           0.000     1.917    vga/vga_sync_unit/rgb_reg[2]_i_190_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.069 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.069    vga/vga_sync_unit/rgb_reg_reg[2]_i_130_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.108 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.108    vga/vga_sync_unit/rgb_reg_reg[2]_i_120_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.147 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.147    vga/vga_sync_unit/rgb_reg_reg[3]_i_195_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga/vga_sync_unit/rgb_reg_reg[3]_i_159_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.225 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.225    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.264 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.264    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.303 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.303    vga/vga_sync_unit/rgb_reg_reg[3]_i_17_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.393 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_4/O[3]
                         net (fo=35, routed)          0.256     2.650    vga/vga_sync_unit/rgb_reg_reg[3]_i_4_n_4
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.110     2.760 r  vga/vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.760    vga/vga_sync_unit_n_34
    SLICE_X14Y9          FDRE                                         r  vga/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.795ns (60.180%)  route 0.526ns (39.820%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.258     1.872    vga/vga_sync_unit/A[0]
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  vga/vga_sync_unit/rgb_reg[2]_i_190/O
                         net (fo=1, routed)           0.000     1.917    vga/vga_sync_unit/rgb_reg[2]_i_190_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.069 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.069    vga/vga_sync_unit/rgb_reg_reg[2]_i_130_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.108 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.108    vga/vga_sync_unit/rgb_reg_reg[2]_i_120_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.147 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.147    vga/vga_sync_unit/rgb_reg_reg[3]_i_195_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga/vga_sync_unit/rgb_reg_reg[3]_i_159_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.225 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.225    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.264 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.264    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.303 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.303    vga/vga_sync_unit/rgb_reg_reg[3]_i_17_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.393 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_4/O[3]
                         net (fo=35, routed)          0.268     2.661    vga/vga_sync_unit/rgb_reg_reg[3]_i_4_n_4
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.110     2.771 r  vga/vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.771    vga/vga_sync_unit_n_33
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.795ns (60.112%)  route 0.528ns (39.888%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.258     1.872    vga/vga_sync_unit/A[0]
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  vga/vga_sync_unit/rgb_reg[2]_i_190/O
                         net (fo=1, routed)           0.000     1.917    vga/vga_sync_unit/rgb_reg[2]_i_190_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.069 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.069    vga/vga_sync_unit/rgb_reg_reg[2]_i_130_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.108 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.108    vga/vga_sync_unit/rgb_reg_reg[2]_i_120_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.147 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.147    vga/vga_sync_unit/rgb_reg_reg[3]_i_195_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga/vga_sync_unit/rgb_reg_reg[3]_i_159_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.225 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.225    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.264 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.264    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.303 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.303    vga/vga_sync_unit/rgb_reg_reg[3]_i_17_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.393 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_4/O[3]
                         net (fo=35, routed)          0.269     2.663    vga/vga_sync_unit/rgb_reg_reg[3]_i_4_n_4
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.110     2.773 r  vga/vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.773    vga/vga_sync_unit_n_32
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.795ns (60.089%)  route 0.528ns (39.911%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.258     1.872    vga/vga_sync_unit/A[0]
    SLICE_X15Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  vga/vga_sync_unit/rgb_reg[2]_i_190/O
                         net (fo=1, routed)           0.000     1.917    vga/vga_sync_unit/rgb_reg[2]_i_190_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.069 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.069    vga/vga_sync_unit/rgb_reg_reg[2]_i_130_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.108 r  vga/vga_sync_unit/rgb_reg_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.108    vga/vga_sync_unit/rgb_reg_reg[2]_i_120_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.147 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.147    vga/vga_sync_unit/rgb_reg_reg[3]_i_195_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.186 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.186    vga/vga_sync_unit/rgb_reg_reg[3]_i_159_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.225 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.225    vga/vga_sync_unit/rgb_reg_reg[3]_i_75_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.264 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.264    vga/vga_sync_unit/rgb_reg_reg[3]_i_39_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.303 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.303    vga/vga_sync_unit/rgb_reg_reg[3]_i_17_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.393 r  vga/vga_sync_unit/rgb_reg_reg[3]_i_4/O[3]
                         net (fo=35, routed)          0.270     2.663    vga/vga_sync_unit/rgb_reg_reg[3]_i_4_n_4
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.110     2.773 r  vga/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.773    vga/vga_sync_unit_n_35
    SLICE_X14Y11         FDRE                                         r  vga/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 0.795ns (47.702%)  route 0.872ns (52.298%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.548     2.162    vga/vga_sync_unit/A[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.207 r  vga/vga_sync_unit/rgb_reg[10]_i_188/O
                         net (fo=1, routed)           0.000     2.207    vga/vga_sync_unit/rgb_reg[10]_i_188_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.359 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.359    vga/vga_sync_unit/rgb_reg_reg[10]_i_130_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.398 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.398    vga/vga_sync_unit/rgb_reg_reg[10]_i_120_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.437 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.437    vga/vga_sync_unit/rgb_reg_reg[11]_i_195_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.476 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.476    vga/vga_sync_unit/rgb_reg_reg[11]_i_159_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.515 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.515    vga/vga_sync_unit/rgb_reg_reg[11]_i_75_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.554 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.554    vga/vga_sync_unit/rgb_reg_reg[11]_i_39_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.593 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.593    vga/vga_sync_unit/rgb_reg_reg[11]_i_17_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.683 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_4/O[3]
                         net (fo=35, routed)          0.323     3.007    vga/vga_sync_unit/rgb_reg1[31]
    SLICE_X7Y12          LUT5 (Prop_lut5_I2_O)        0.110     3.117 r  vga/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.117    vga/rgb_reg0[3]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 0.795ns (47.673%)  route 0.873ns (52.327%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.548     2.162    vga/vga_sync_unit/A[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.207 r  vga/vga_sync_unit/rgb_reg[10]_i_188/O
                         net (fo=1, routed)           0.000     2.207    vga/vga_sync_unit/rgb_reg[10]_i_188_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.359 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.359    vga/vga_sync_unit/rgb_reg_reg[10]_i_130_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.398 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.398    vga/vga_sync_unit/rgb_reg_reg[10]_i_120_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.437 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.437    vga/vga_sync_unit/rgb_reg_reg[11]_i_195_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.476 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.476    vga/vga_sync_unit/rgb_reg_reg[11]_i_159_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.515 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.515    vga/vga_sync_unit/rgb_reg_reg[11]_i_75_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.554 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.554    vga/vga_sync_unit/rgb_reg_reg[11]_i_39_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.593 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.593    vga/vga_sync_unit/rgb_reg_reg[11]_i_17_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.683 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_4/O[3]
                         net (fo=35, routed)          0.324     3.008    vga/vga_sync_unit/rgb_reg1[31]
    SLICE_X7Y12          LUT5 (Prop_lut5_I2_O)        0.110     3.118 r  vga/vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.118    vga/rgb_reg0[0]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 0.795ns (45.832%)  route 0.940ns (54.168%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.548     2.162    vga/vga_sync_unit/A[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.207 r  vga/vga_sync_unit/rgb_reg[10]_i_188/O
                         net (fo=1, routed)           0.000     2.207    vga/vga_sync_unit/rgb_reg[10]_i_188_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.359 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.359    vga/vga_sync_unit/rgb_reg_reg[10]_i_130_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.398 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.398    vga/vga_sync_unit/rgb_reg_reg[10]_i_120_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.437 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.437    vga/vga_sync_unit/rgb_reg_reg[11]_i_195_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.476 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.476    vga/vga_sync_unit/rgb_reg_reg[11]_i_159_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.515 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.515    vga/vga_sync_unit/rgb_reg_reg[11]_i_75_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.554 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.554    vga/vga_sync_unit/rgb_reg_reg[11]_i_39_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.593 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.593    vga/vga_sync_unit/rgb_reg_reg[11]_i_17_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.683 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_4/O[3]
                         net (fo=35, routed)          0.391     3.075    vga/vga_sync_unit/rgb_reg1[31]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.110     3.185 r  vga/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.185    vga/rgb_reg0[2]
    SLICE_X6Y13          FDRE                                         r  vga/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 0.795ns (44.005%)  route 1.012ns (55.995%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y2          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=40, routed)          0.548     2.162    vga/vga_sync_unit/A[0]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.207 r  vga/vga_sync_unit/rgb_reg[10]_i_188/O
                         net (fo=1, routed)           0.000     2.207    vga/vga_sync_unit/rgb_reg[10]_i_188_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.359 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.000     2.359    vga/vga_sync_unit/rgb_reg_reg[10]_i_130_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.398 r  vga/vga_sync_unit/rgb_reg_reg[10]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.398    vga/vga_sync_unit/rgb_reg_reg[10]_i_120_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.437 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.437    vga/vga_sync_unit/rgb_reg_reg[11]_i_195_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.476 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.476    vga/vga_sync_unit/rgb_reg_reg[11]_i_159_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.515 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.515    vga/vga_sync_unit/rgb_reg_reg[11]_i_75_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.554 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.554    vga/vga_sync_unit/rgb_reg_reg[11]_i_39_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.593 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.593    vga/vga_sync_unit/rgb_reg_reg[11]_i_17_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.683 r  vga/vga_sync_unit/rgb_reg_reg[11]_i_4/O[3]
                         net (fo=35, routed)          0.463     3.147    vga/vga_sync_unit/rgb_reg1[31]
    SLICE_X7Y12          LUT5 (Prop_lut5_I2_O)        0.110     3.257 r  vga/vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.257    vga/rgb_reg0[1]
    SLICE_X7Y12          FDRE                                         r  vga/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.345ns (65.064%)  route 0.722ns (34.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.594     1.477    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  vga/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.722     2.341    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.545 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 0.892ns (41.888%)  route 1.238ns (58.112%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.567     1.450    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.227     1.842    vga/vga_sync_unit/x[6]
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  vga/vga_sync_unit/rgb_reg[6]_i_229/O
                         net (fo=1, routed)           0.000     1.887    vga/vga_sync_unit/rgb_reg[6]_i_229_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.952 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_204/O[2]
                         net (fo=1, routed)           0.194     2.145    vga/vga_sync_unit/rgb_reg_reg[6]_i_204_n_5
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.108     2.253 r  vga/vga_sync_unit/rgb_reg[6]_i_169/O
                         net (fo=1, routed)           0.000     2.253    vga/vga_sync_unit/rgb_reg[6]_i_169_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.368 r  vga/vga_sync_unit/rgb_reg_reg[6]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.368    vga/vga_sync_unit/rgb_reg_reg[6]_i_120_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.407 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_195/CO[3]
                         net (fo=1, routed)           0.000     2.407    vga/vga_sync_unit/rgb_reg_reg[7]_i_195_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.446 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000     2.446    vga/vga_sync_unit/rgb_reg_reg[7]_i_159_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.485 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000     2.485    vga/vga_sync_unit/rgb_reg_reg[7]_i_75_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.524 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.524    vga/vga_sync_unit/rgb_reg_reg[7]_i_39_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.563 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.563    vga/vga_sync_unit/rgb_reg_reg[7]_i_17_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.653 r  vga/vga_sync_unit/rgb_reg_reg[7]_i_4/O[3]
                         net (fo=35, routed)          0.816     3.470    vga/vga_sync_unit/rgb_reg_reg[7]_i_4_n_4
    SLICE_X4Y4           LUT5 (Prop_lut5_I2_O)        0.110     3.580 r  vga/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.580    vga/vga_sync_unit_n_30
    SLICE_X4Y4           FDRE                                         r  vga/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





