0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv,1581914765,systemVerilog,,,,memory_cir_wrapper_tb,,,,,,,,
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.srcs/sources_1/ip/mem/sim/mem.v,1581907847,verilog,,,,mem,,,,,,,,
C:/Users/carlo/Downloads/lab_4/project_4_1/project_4_1.srcs/sources_1/new/mem_cir_wrapper.sv,1581914910,systemVerilog,,,,mem_cir_wrapper,,,,,,,,
