
*** Running vivado
    with args -log KRIA_IDDRE.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KRIA_IDDRE.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source KRIA_IDDRE.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.719 ; gain = 119.426
Command: link_design -top KRIA_IDDRE -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2081.430 ; gain = 1073.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-168] MMCM_ADV Phase shift and divide attr checks: The MMCME4_ADV cell MMCME3_BASE_inst has a CLKFBOUT_PHASE value (150.000)  with CLKFBOUT_USE_FINE_PS set to FALSE. It should be a multiple of [45 / CLKFBOUT_MULT_F] = [45 / 2.000] = 22.500. Please update the design to use a valid value.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.855 ; gain = 33.426

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 187609b94

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.910 ; gain = 287.055

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187609b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 187609b94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17b6a5a2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17b6a5a2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17b6a5a2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b6a5a2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2742.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 712bd6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.760 . Memory (MB): peak = 2742.262 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 712bd6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2742.262 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 712bd6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2742.262 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.262 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 712bd6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2742.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2742.262 ; gain = 660.832
INFO: [Common 17-1381] The checkpoint 'D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KRIA_IDDRE_drc_opted.rpt -pb KRIA_IDDRE_drc_opted.pb -rpx KRIA_IDDRE_drc_opted.rpx
Command: report_drc -file KRIA_IDDRE_drc_opted.rpt -pb KRIA_IDDRE_drc_opted.pb -rpx KRIA_IDDRE_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:43 ; elapsed = 00:03:54 . Memory (MB): peak = 4425.105 ; gain = 1682.844
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-168] MMCM_ADV Phase shift and divide attr checks: The MMCME4_ADV cell MMCME3_BASE_inst has a CLKFBOUT_PHASE value (150.000)  with CLKFBOUT_USE_FINE_PS set to FALSE. It should be a multiple of [45 / CLKFBOUT_MULT_F] = [45 / 2.000] = 22.500. Please update the design to use a valid value.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3b12451c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4425.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111bfe55e

Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:02:33 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:02:35 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:02:44 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:02:59 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:16 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:17 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:19 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:20 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:20 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:20 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1643e4e88

Time (s): cpu = 00:00:02 ; elapsed = 00:03:20 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1b776553b

Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b776553b

Time (s): cpu = 00:00:05 ; elapsed = 00:03:34 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b776553b

Time (s): cpu = 00:00:05 ; elapsed = 00:03:34 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b776553b

Time (s): cpu = 00:00:05 ; elapsed = 00:03:35 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 120589773

Time (s): cpu = 00:00:06 ; elapsed = 00:03:38 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 186fd80a3

Time (s): cpu = 00:00:06 ; elapsed = 00:03:38 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 12e82bf76

Time (s): cpu = 00:00:06 ; elapsed = 00:03:39 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 12e82bf76

Time (s): cpu = 00:00:06 ; elapsed = 00:03:39 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 16a0687eb

Time (s): cpu = 00:00:06 ; elapsed = 00:03:40 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16a0687eb

Time (s): cpu = 00:00:06 ; elapsed = 00:03:40 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16a0687eb

Time (s): cpu = 00:00:06 ; elapsed = 00:03:40 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16a0687eb

Time (s): cpu = 00:00:06 ; elapsed = 00:03:40 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16a0687eb

Time (s): cpu = 00:00:07 ; elapsed = 00:03:40 . Memory (MB): peak = 4425.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 226b35924

Time (s): cpu = 00:00:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 226b35924

Time (s): cpu = 00:00:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 226b35924

Time (s): cpu = 00:00:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4425.105 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 226b35924

Time (s): cpu = 00:00:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4425.105 ; gain = 0.000
Ending Placer Task | Checksum: 181d87606

Time (s): cpu = 00:00:10 ; elapsed = 00:04:50 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:05:06 . Memory (MB): peak = 4425.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file KRIA_IDDRE_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.894 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file KRIA_IDDRE_utilization_placed.rpt -pb KRIA_IDDRE_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file KRIA_IDDRE_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4425.105 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 4425.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-168] MMCM_ADV Phase shift and divide attr checks: The MMCME4_ADV cell MMCME3_BASE_inst has a CLKFBOUT_PHASE value (150.000)  with CLKFBOUT_USE_FINE_PS set to FALSE. It should be a multiple of [45 / CLKFBOUT_MULT_F] = [45 / 2.000] = 22.500. Please update the design to use a valid value.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8a195fb1 ConstDB: 0 ShapeSum: 3b12451c RouteDB: bcacd139
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4425.105 ; gain = 0.000
Post Restoration Checksum: NetGraph: c9281a1 NumContArr: e561da01 Constraints: b3d6d3a3 Timing: 0
Phase 1 Build RT Design | Checksum: 1a5cb2f45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a5cb2f45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a5cb2f45

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c5e6a646

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4425.105 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 51
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c5e6a646

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c5e6a646

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 3 Initial Routing | Checksum: c76aab5f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17b737f1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 17b737f1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00258376 %
  Global Horizontal Routing Utilization  = 0.000424785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.6338%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.63507%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.19048%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 18fdfb23b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4425.105 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4425.105 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 4425.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KRIA_IDDRE_drc_routed.rpt -pb KRIA_IDDRE_drc_routed.pb -rpx KRIA_IDDRE_drc_routed.rpx
Command: report_drc -file KRIA_IDDRE_drc_routed.rpt -pb KRIA_IDDRE_drc_routed.pb -rpx KRIA_IDDRE_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file KRIA_IDDRE_methodology_drc_routed.rpt -pb KRIA_IDDRE_methodology_drc_routed.pb -rpx KRIA_IDDRE_methodology_drc_routed.rpx
Command: report_methodology -file KRIA_IDDRE_methodology_drc_routed.rpt -pb KRIA_IDDRE_methodology_drc_routed.pb -rpx KRIA_IDDRE_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/P_vhdl_Vi/ADC_AFE_iddre_KRIA/ADC_AFE_iddre_KRIA.runs/impl_1/KRIA_IDDRE_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file KRIA_IDDRE_power_routed.rpt -pb KRIA_IDDRE_power_summary_routed.pb -rpx KRIA_IDDRE_power_routed.rpx
Command: report_power -file KRIA_IDDRE_power_routed.rpt -pb KRIA_IDDRE_power_summary_routed.pb -rpx KRIA_IDDRE_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file KRIA_IDDRE_route_status.rpt -pb KRIA_IDDRE_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file KRIA_IDDRE_timing_summary_routed.rpt -pb KRIA_IDDRE_timing_summary_routed.pb -rpx KRIA_IDDRE_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file KRIA_IDDRE_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file KRIA_IDDRE_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4425.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file KRIA_IDDRE_bus_skew_routed.rpt -pb KRIA_IDDRE_bus_skew_routed.pb -rpx KRIA_IDDRE_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 19:32:57 2024...
