-- Name: Rodrigo Rojas
-- Contact: rrojas@clemson.edu
-- Purpose: Adder

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY fullAdder IS
	GENERIC (n: INTEGER := 8);
	PORT(Cin: IN std_logic;
		  registerC, bitPair: IN std_logic_vector((n-1) DOWNTO 0);
		  sum: OUT std_logic_vector((n-1) DOWNTO 0);
		  Cout: std_logic
		 );
END fullAdder;

ARCHITECTURE structure_fullAdder OF fullAdder IS
	SIGNAL 