* Author: Nihanth
* Date Created: 15 Apr 2016
* Environment
  - OS: Windows 7, Linux
  - Browsers: Firefox,Chrome
  - Bandwidth : 100Mbps
  - Hardware Configuration:8GBRAM , 
  - Processor:i5

* Objective
  - To perform the Simulation of the Counters experiment

* Pre conditions
  - Refer to first test case [[https://github.com/Virtual-Labs/digital-logic-design-iiith/blob/master/test-cases/integration_test-cases/Counters /Counters _01_Usability_smk.org][Counters _01_Usability_smk.org]]

* Post conditions
  - Nil
* Test Steps
  1. Click on the Experiment link 
  2. Check if there are any distortions and junk characters in the Experiment page and click on 'For performing experiment' link 
  3. Select one basic element from the drop down displayed on the screen either AND,OR,NAND,NOR,XOR,XNOR,NOT(or)CONN.
  4. Select the number of nodes from the drop down list displayed on the screen either 2,3,(or)4
  5. Now click on the select button
  6. Click on load button

* Expected result
  1. Experiment page should be opened
  2. Content should be present with no distortions and Junk characters
  3. A new tab should be opened with the simulation process page
  4. An image with the selected basic element and nodes should be displayed in the selected icon field
  5. An half Counters should be displayed ion the screen

* Review/comments


