{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546901965105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546901965105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 20:59:24 2019 " "Processing started: Mon Jan 07 20:59:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546901965105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546901965105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546901965105 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1546901965686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546901965920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546901965920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_key " "Found entity 1: ps2_key" {  } { { "ps2_key.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546901965920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546901965920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2scan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2scan " "Found entity 1: ps2scan" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546901965954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546901965954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546901965970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546901965970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_key " "Elaborating entity \"ps2_key\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546901966032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2scan ps2scan:ps2scan " "Elaborating entity \"ps2scan\" for hierarchy \"ps2scan:ps2scan\"" {  } { { "ps2_key.v" "ps2scan" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546901966094 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ps2_asci ps2scan.v(114) " "Verilog HDL Always Construct warning at ps2scan.v(114): inferring latch(es) for variable \"ps2_asci\", which holds its previous value in one or more paths through the always construct" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[0\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[0\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[1\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[1\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[2\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[2\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[3\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[3\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[4\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[4\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[5\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[5\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[6\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[6\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps2_asci\[7\] ps2scan.v(114) " "Inferred latch for \"ps2_asci\[7\]\" at ps2scan.v(114)" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1546901966141 "|ps2_key|ps2scan:ps2scan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "ps2_key.v" "speed_select" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546901966173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "ps2_key.v" "my_uart_tx" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2_key.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546901966188 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1546901966495 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1546901966495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[3\] " "Latch ps2scan:ps2scan\|ps2_asci\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546901967081 ""}  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[1\] " "Latch ps2scan:ps2scan\|ps2_asci\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546901967081 ""}  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[4\] " "Latch ps2scan:ps2scan\|ps2_asci\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546901967081 ""}  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[2\] " "Latch ps2scan:ps2scan\|ps2_asci\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546901967081 ""}  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ps2scan:ps2scan\|ps2_asci\[0\] " "Latch ps2scan:ps2scan\|ps2_asci\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2scan:ps2scan\|ps2_byte_r\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2scan:ps2scan\|ps2_byte_r\[7\]" {  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1546901967081 ""}  } { { "ps2scan.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/ps2scan.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA/3-Experiment code/Development board routines/Peripheral control 09 PS2/ps2_keyboard_test/my_uart_tx.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1546901967081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546901967456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1546901968133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546901968383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546901968383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546901968430 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546901968430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546901968430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546901968430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546901968445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 20:59:28 2019 " "Processing ended: Mon Jan 07 20:59:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546901968445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546901968445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546901968445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546901968445 ""}
