Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Oct 24 12:45:58 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       32          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (11)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_2_i/clock_divider_0/inst/cntr_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.171        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.171        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.908ns (18.701%)  route 3.947ns (81.299%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 12.374 - 10.000 ) 
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.126     2.583    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     3.039 r  design_2_i/clock_divider_0/inst/cntr_reg[25]/Q
                         net (fo=1, routed)           2.074     5.114    design_2_i/clock_divider_0/inst/slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.215 r  design_2_i/clock_divider_0/inst/slow_clk_BUFG_inst/O
                         net (fo=33, routed)          1.873     7.088    design_2_i/clock_divider_0/inst/slow_clk_BUFG
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     7.439 r  design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.439    design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1_n_6
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.987    12.374    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[25]/C
                         clock pessimism              0.209    12.583    
                         clock uncertainty           -0.035    12.548    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    12.610    design_2_i/clock_divider_0/inst/cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.920ns (79.685%)  route 0.489ns (20.315%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.672    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.006 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.006    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_6
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.898    12.285    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[21]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.372    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    12.434    design_2_i/clock_divider_0/inst/cntr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.899ns (79.506%)  route 0.489ns (20.494%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.672    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.985 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.985    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.898    12.285    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[23]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.372    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    12.434    design_2_i/clock_divider_0/inst/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.883 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.883    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_6
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.838    12.225    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[17]/C
                         clock pessimism              0.122    12.347    
                         clock uncertainty           -0.035    12.312    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    12.374    design_2_i/clock_divider_0/inst/cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.862 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.862    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.838    12.225    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[19]/C
                         clock pessimism              0.122    12.347    
                         clock uncertainty           -0.035    12.312    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    12.374    design_2_i/clock_divider_0/inst/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 12.374 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.672    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.786 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.786    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.009 r  design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.009    design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1_n_7
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.987    12.374    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[24]/C
                         clock pessimism              0.122    12.496    
                         clock uncertainty           -0.035    12.461    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.062    12.523    design_2_i/clock_divider_0/inst/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.825ns (78.851%)  route 0.489ns (21.149%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.672    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.911 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.911    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_5
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.898    12.285    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[22]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.372    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    12.434    design_2_i/clock_divider_0/inst/cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.809ns (78.704%)  route 0.489ns (21.296%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 12.285 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.663 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.672    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.895 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.895    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.898    12.285    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[20]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.372    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    12.434    design_2_i/clock_divider_0/inst/cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.788 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.788    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.838    12.225    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[18]/C
                         clock pessimism              0.122    12.347    
                         clock uncertainty           -0.035    12.312    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    12.374    design_2_i/clock_divider_0/inst/cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 12.225 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=26, routed)          1.139     2.597    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.053 r  design_2_i/clock_divider_0/inst/cntr_reg[1]/Q
                         net (fo=1, routed)           0.480     3.533    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.207 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.207    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.435 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.435    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.549 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.549    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.772 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.772    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.838    12.225    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[16]/C
                         clock pessimism              0.122    12.347    
                         clock uncertainty           -0.035    12.312    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    12.374    design_2_i/clock_divider_0/inst/cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  7.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.681    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  design_2_i/clock_divider_0/inst/cntr_reg[11]/Q
                         net (fo=1, routed)           0.108     0.930    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[11]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.038 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.038    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.526     0.939    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
                         clock pessimism             -0.258     0.681    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     0.786    design_2_i/clock_divider_0/inst/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.433     0.658    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.799 r  design_2_i/clock_divider_0/inst/cntr_reg[15]/Q
                         net (fo=1, routed)           0.108     0.907    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[15]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.015 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.015    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.498     0.911    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[15]/C
                         clock pessimism             -0.253     0.658    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     0.763    design_2_i/clock_divider_0/inst/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.470     0.695    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.836 r  design_2_i/clock_divider_0/inst/cntr_reg[23]/Q
                         net (fo=1, routed)           0.108     0.944    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[23]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.052 r  design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.052    design_2_i/clock_divider_0/inst/cntr_reg[20]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.530     0.943    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[23]/C
                         clock pessimism             -0.248     0.695    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     0.800    design_2_i/clock_divider_0/inst/cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.493     0.718    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.859 r  design_2_i/clock_divider_0/inst/cntr_reg[7]/Q
                         net (fo=1, routed)           0.108     0.967    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[7]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.075 r  design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.075    design_2_i/clock_divider_0/inst/cntr_reg[4]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.568     0.981    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[7]/C
                         clock pessimism             -0.263     0.718    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.823    design_2_i/clock_divider_0/inst/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.421     0.647    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  design_2_i/clock_divider_0/inst/cntr_reg[19]/Q
                         net (fo=1, routed)           0.108     0.896    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[19]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.004 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.004    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.481     0.894    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[19]/C
                         clock pessimism             -0.248     0.647    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     0.752    design_2_i/clock_divider_0/inst/cntr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.495     0.721    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  design_2_i/clock_divider_0/inst/cntr_reg[3]/Q
                         net (fo=1, routed)           0.108     0.970    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[3]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.078 r  design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.078    design_2_i/clock_divider_0/inst/cntr_reg[0]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.572     0.985    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[3]/C
                         clock pessimism             -0.265     0.721    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.105     0.826    design_2_i/clock_divider_0/inst/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.433     0.658    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.799 r  design_2_i/clock_divider_0/inst/cntr_reg[12]/Q
                         net (fo=1, routed)           0.105     0.904    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[12]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.019 r  design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.019    design_2_i/clock_divider_0/inst/cntr_reg[12]_i_1_n_7
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.498     0.911    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
                         clock pessimism             -0.253     0.658    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     0.763    design_2_i/clock_divider_0/inst/cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.421     0.647    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  design_2_i/clock_divider_0/inst/cntr_reg[16]/Q
                         net (fo=1, routed)           0.105     0.893    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[16]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.008 r  design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.008    design_2_i/clock_divider_0/inst/cntr_reg[16]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.481     0.894    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[16]/C
                         clock pessimism             -0.248     0.647    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     0.752    design_2_i/clock_divider_0/inst/cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.456     0.681    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  design_2_i/clock_divider_0/inst/cntr_reg[8]/Q
                         net (fo=1, routed)           0.105     0.927    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[8]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.042 r  design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.042    design_2_i/clock_divider_0/inst/cntr_reg[8]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.526     0.939    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[8]/C
                         clock pessimism             -0.258     0.681    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     0.786    design_2_i/clock_divider_0/inst/cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_2_i/clock_divider_0/inst/cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/clock_divider_0/inst/cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.736ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.511     0.736    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.877 r  design_2_i/clock_divider_0/inst/cntr_reg[24]/Q
                         net (fo=1, routed)           0.105     0.983    design_2_i/clock_divider_0/inst/cntr_reg_n_0_[24]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.098 r  design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.098    design_2_i/clock_divider_0/inst/cntr_reg[25]_i_1_n_7
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=26, routed)          0.581     0.994    design_2_i/clock_divider_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_2_i/clock_divider_0/inst/cntr_reg[24]/C
                         clock pessimism             -0.258     0.736    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105     0.841    design_2_i/clock_divider_0/inst/cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y70  design_2_i/clock_divider_0/inst/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74  design_2_i/clock_divider_0/inst/cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74  design_2_i/clock_divider_0/inst/cntr_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74  design_2_i/clock_divider_0/inst/cntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70  design_2_i/clock_divider_0/inst/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70  design_2_i/clock_divider_0/inst/cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70  design_2_i/clock_divider_0/inst/cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y70  design_2_i/clock_divider_0/inst/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72  design_2_i/clock_divider_0/inst/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73  design_2_i/clock_divider_0/inst/cntr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block5/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.166ns (62.677%)  route 2.481ns (37.323%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block5/Q_reg_lopt_replica/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_2_i/PISO_0/inst/Block5/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.481     2.900    lopt_5
    U13                  OBUF (Prop_obuf_I_O)         3.747     6.648 r  Y1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.648    Y1[5]
    U13                                                               r  Y1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block2/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 4.008ns (61.227%)  route 2.538ns (38.773%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block2/Q_reg_lopt_replica/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_0/inst/Block2/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.538     2.994    lopt_2
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.546 r  Y1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.546    Y1[2]
    R19                                                               r  Y1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block5/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 4.078ns (64.493%)  route 2.245ns (35.507%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block5/Q_reg_lopt_replica/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block5/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.245     2.701    lopt_13
    Y16                  OBUF (Prop_obuf_I_O)         3.622     6.323 r  Y2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.323    Y2[5]
    Y16                                                               r  Y2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block7/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.071ns (64.635%)  route 2.227ns (35.365%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block7/Q_reg_lopt_replica/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block7/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.227     2.683    lopt_15
    Y17                  OBUF (Prop_obuf_I_O)         3.615     6.298 r  Y2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.298    Y2[7]
    Y17                                                               r  Y2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block0/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.982ns (63.768%)  route 2.263ns (36.232%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block0/Q_reg_lopt_replica/C
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block0/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.263     2.719    lopt_8
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.245 r  Y2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.245    Y2[0]
    W19                                                               r  Y2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block4/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 3.976ns (63.726%)  route 2.263ns (36.274%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block4/Q_reg_lopt_replica/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_0/inst/Block4/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.263     2.719    lopt_4
    T19                  OBUF (Prop_obuf_I_O)         3.520     6.239 r  Y1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.239    Y1[4]
    T19                                                               r  Y1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block3/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.096ns (66.182%)  route 2.093ns (33.818%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block3/Q_reg_lopt_replica/C
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block3/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.093     2.549    lopt_11
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.189 r  Y2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.189    Y2[3]
    Y14                                                               r  Y2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block2/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.046ns (65.695%)  route 2.113ns (34.305%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block2/Q_reg_lopt_replica/C
    SLICE_X42Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_2_i/PISO_1/inst/Block2/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.113     2.631    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         3.528     6.158 r  Y2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.158    Y2[2]
    W18                                                               r  Y2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block4/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 3.987ns (67.692%)  route 1.903ns (32.308%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block4/Q_reg_lopt_replica/C
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block4/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.903     2.359    lopt_12
    W16                  OBUF (Prop_obuf_I_O)         3.531     5.890 r  Y2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.890    Y2[4]
    W16                                                               r  Y2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block6/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 4.009ns (68.427%)  route 1.850ns (31.573%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block6/Q_reg_lopt_replica/C
    SLICE_X40Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_2_i/PISO_1/inst/Block6/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.850     2.306    lopt_14
    Y18                  OBUF (Prop_obuf_I_O)         3.553     5.859 r  Y2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.859    Y2[6]
    Y18                                                               r  Y2[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block3/Q_reg/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block3/Q_reg/Q
                         net (fo=1, routed)           0.200     0.341    design_2_i/PISO_1/inst/Y[3]
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  design_2_i/PISO_1/inst/Q_i_1__1/O
                         net (fo=2, routed)           0.000     0.386    design_2_i/PISO_1/inst/Block2/Q_reg_0
    SLICE_X40Y21         FDCE                                         r  design_2_i/PISO_1/inst/Block2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_0/inst/Block0/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block1/Q_reg/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_0/inst/Block1/Q_reg/Q
                         net (fo=1, routed)           0.219     0.360    design_2_i/PISO_0/inst/Y[1]
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.044     0.404 r  design_2_i/PISO_0/inst/Q_i_1/O
                         net (fo=2, routed)           0.000     0.404    design_2_i/PISO_0/inst/Block0/Q_reg_0
    SLICE_X43Y21         FDCE                                         r  design_2_i/PISO_0/inst/Block0/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_0/inst/Block2/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block3/Q_reg/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_0/inst/Block3/Q_reg/Q
                         net (fo=1, routed)           0.219     0.360    design_2_i/PISO_0/inst/Y[3]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.405 r  design_2_i/PISO_0/inst/Q_i_1__1/O
                         net (fo=2, routed)           0.000     0.405    design_2_i/PISO_0/inst/Block2/Q_reg_0
    SLICE_X43Y22         FDCE                                         r  design_2_i/PISO_0/inst/Block2/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block2/Q_reg/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block2/Q_reg/Q
                         net (fo=1, routed)           0.221     0.362    design_2_i/PISO_1/inst/Y[2]
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.044     0.406 r  design_2_i/PISO_1/inst/Q_i_1__0/O
                         net (fo=2, routed)           0.000     0.406    design_2_i/PISO_1/inst/Block1/D
    SLICE_X40Y21         FDCE                                         r  design_2_i/PISO_1/inst/Block1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block6/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block5/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block6/Q_reg/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block6/Q_reg/Q
                         net (fo=1, routed)           0.221     0.362    design_2_i/PISO_1/inst/Y[6]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.044     0.406 r  design_2_i/PISO_1/inst/Q_i_1__4/O
                         net (fo=2, routed)           0.000     0.406    design_2_i/PISO_1/inst/Block5/Q_reg_0
    SLICE_X40Y22         FDCE                                         r  design_2_i/PISO_1/inst/Block5/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block7/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block6/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.674%)  route 0.221ns (54.326%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block7/Q_reg/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block7/Q_reg/Q
                         net (fo=1, routed)           0.221     0.362    design_2_i/PISO_1/inst/Y[7]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  design_2_i/PISO_1/inst/Q_i_1__5/O
                         net (fo=2, routed)           0.000     0.407    design_2_i/PISO_1/inst/Block6/Q_reg_0
    SLICE_X40Y22         FDCE                                         r  design_2_i/PISO_1/inst/Block6/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block5/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_0/inst/Block4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.251%)  route 0.254ns (57.749%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block5/Q_reg/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_0/inst/Block5/Q_reg/Q
                         net (fo=1, routed)           0.191     0.332    design_2_i/PISO_0/inst/Y[5]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  design_2_i/PISO_0/inst/Q_i_1__3/O
                         net (fo=2, routed)           0.063     0.440    design_2_i/PISO_0/inst/Block4/Q_reg_0
    SLICE_X43Y22         FDCE                                         r  design_2_i/PISO_0/inst/Block4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_0/inst/Block6/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_0/inst/Block5/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.213ns (44.756%)  route 0.263ns (55.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_0/inst/Block6/Q_reg/C
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_2_i/PISO_0/inst/Block6/Q_reg/Q
                         net (fo=1, routed)           0.143     0.307    design_2_i/PISO_0/inst/Y[6]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.049     0.356 r  design_2_i/PISO_0/inst/Q_i_1__4/O
                         net (fo=2, routed)           0.120     0.476    design_2_i/PISO_0/inst/Block5/Q_reg_0
    SLICE_X43Y22         FDCE                                         r  design_2_i/PISO_0/inst/Block5/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block0/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.361%)  route 0.299ns (61.639%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block1/Q_reg/C
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block1/Q_reg/Q
                         net (fo=1, routed)           0.173     0.314    design_2_i/PISO_1/inst/Y[1]
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  design_2_i/PISO_1/inst/Q_i_1/O
                         net (fo=2, routed)           0.126     0.485    design_2_i/PISO_1/inst/Block0/Q_reg_0
    SLICE_X40Y20         FDCE                                         r  design_2_i/PISO_1/inst/Block0/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/PISO_1/inst/Block5/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_2_i/PISO_1/inst/Block4/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.186ns (36.268%)  route 0.327ns (63.732%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE                         0.000     0.000 r  design_2_i/PISO_1/inst/Block5/Q_reg/C
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_2_i/PISO_1/inst/Block5/Q_reg/Q
                         net (fo=1, routed)           0.146     0.287    design_2_i/PISO_1/inst/Y[5]
    SLICE_X40Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.332 r  design_2_i/PISO_1/inst/Q_i_1__3/O
                         net (fo=2, routed)           0.181     0.513    design_2_i/PISO_1/inst/Block4/Q_reg_0
    SLICE_X40Y20         FDCE                                         r  design_2_i/PISO_1/inst/Block4/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





