#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  1 20:54:36 2024
# Process ID: 18904
# Current directory: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.runs/synth_1
# Command line: vivado.exe -log project_top_module_multiclk_240726.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_top_module_multiclk_240726.tcl
# Log file: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.runs/synth_1/project_top_module_multiclk_240726.vds
# Journal file: C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project_top_module_multiclk_240726.tcl -notrace
Command: synth_design -top project_top_module_multiclk_240726 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.020 ; gain = 229.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_top_module_multiclk_240726' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
	Parameter WATCH_SET bound to: 3'b001 
	Parameter STOP_WATCH bound to: 3'b010 
	Parameter COOK_TIMER bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'button_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_p' (1#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:1]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:62]
INFO: [Synth 8-6155] done synthesizing module 'button_cntr' (2#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:53]
WARNING: [Synth 8-7023] instance 'btn3_state_mode' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'loadable_watch_top_btn_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:23]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:24]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:25]
INFO: [Synth 8-6157] synthesizing module 'T_flip_flop_p' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6155] done synthesizing module 'T_flip_flop_p' (3#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:75]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (4#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:30]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:142]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (5#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:123]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:33]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:161]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:177]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (6#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:151]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:34]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:35]
INFO: [Synth 8-6157] synthesizing module 'clock_div_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:196]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:210]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_60' (7#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:185]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:36]
INFO: [Synth 8-6157] synthesizing module 'loadable_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:253]
INFO: [Synth 8-6155] done synthesizing module 'loadable_counter_bcd_60' (8#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:245]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_p' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:429]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (9#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:421]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:407]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (10#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:443]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (11#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:397]
WARNING: [Synth 8-3848] Net btn_all in module/entity loadable_watch_top_btn_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'loadable_watch_top_btn_project' (12#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:4]
WARNING: [Synth 8-7023] instance 'watch' of module 'loadable_watch_top_btn_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:28]
INFO: [Synth 8-6157] synthesizing module 'stop_watch_top_sec_csec_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:89]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:90]
INFO: [Synth 8-6157] synthesizing module 'clock_div_10' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'ed_source' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:103]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:115]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_10' (13#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:92]
WARNING: [Synth 8-7023] instance 'csec_clock' of module 'clock_div_10' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:91]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:92]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:93]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:95]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:96]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:97]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-7023] instance 'nolabel_line331' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:331]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60_clear' (14#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:324]
WARNING: [Synth 8-689] width (1) of port connection 'bcd1' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
WARNING: [Synth 8-689] width (1) of port connection 'bcd10' does not match port width (4) of module 'counter_bcd_60_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:115]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_100_clear' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-7023] instance 'nolabel_line367' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:367]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_100_clear' (15#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:360]
WARNING: [Synth 8-3848] Net btn_all in module/entity stop_watch_top_sec_csec_project does not have driver. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:70]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_top_sec_csec_project' (16#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:64]
WARNING: [Synth 8-7023] instance 'stopwatch' of module 'stop_watch_top_sec_csec_project' has 7 connections declared, but only 6 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:29]
INFO: [Synth 8-6157] synthesizing module 'cook_timer_top_project' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
WARNING: [Synth 8-7023] instance 'usec_clock' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:152]
WARNING: [Synth 8-7023] instance 'msec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:153]
WARNING: [Synth 8-7023] instance 'sec_clock' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:154]
WARNING: [Synth 8-7023] instance 'min_clock' of module 'clock_div_60' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:155]
WARNING: [Synth 8-7023] instance 'btn0' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:157]
WARNING: [Synth 8-7023] instance 'btn1' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:158]
WARNING: [Synth 8-7023] instance 'btn2' of module 'button_cntr' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:159]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
WARNING: [Synth 8-7023] instance 'nolabel_line223' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:223]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd_60' (17#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:217]
INFO: [Synth 8-6157] synthesizing module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:290]
INFO: [Synth 8-6155] done synthesizing module 'loadable_down_counter_bcd_60' (18#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:281]
WARNING: [Synth 8-689] width (4) of port connection 'dec_clk' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'clk_time' does not match port width (1) of module 'loadable_down_counter_bcd_60' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
WARNING: [Synth 8-7023] instance 'cur_min' of module 'loadable_down_counter_bcd_60' has 9 connections declared, but only 8 given [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:166]
INFO: [Synth 8-6155] done synthesizing module 'cook_timer_top_project' (19#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/multiclk_cntr.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:60]
INFO: [Synth 8-6155] done synthesizing module 'project_top_module_multiclk_240726' (20#1) [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/top_module.v:2]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[6]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[5]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[4]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port led[3]
WARNING: [Synth 8-3331] design cook_timer_top_project has unconnected port btn[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[7]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[4]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port led[3]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design stop_watch_top_sec_csec_project has unconnected port btn_all[0]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[7]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[6]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port led[5]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[2]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[1]
WARNING: [Synth 8-3331] design loadable_watch_top_btn_project has unconnected port btn_all[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.875 ; gain = 301.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.875 ; gain = 301.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.875 ; gain = 301.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1226.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_direction'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_key_valid'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[4]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[5]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[6]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[7]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[8]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[9]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[10]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[11]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[12]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[13]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[14]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_debug[15]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_echo'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wrong3_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'security_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'open_flag'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'col[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[0]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[1]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[2]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'row[3]'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/constrs_1/imports/家胶颇老/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_top_module_multiclk_240726_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_top_module_multiclk_240726_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1328.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 23    
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 145   
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_top_module_multiclk_240726 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module edge_detector_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module T_flip_flop_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock_div_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module clock_div_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module loadable_counter_bcd_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module loadable_watch_top_btn_project 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_div_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_bcd_60_clear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter_bcd_100_clear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module stop_watch_top_sec_csec_project 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module counter_bcd_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module loadable_down_counter_bcd_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module cook_timer_top_project 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'watch/msec_clock/ed_source/ff_cur_reg' into 'watch/usec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'watch/msec_clock/ed_source/ff_old_reg' into 'watch/usec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'watch/sec_clock/ed_source/ff_cur_reg' into 'watch/msec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'watch/sec_clock/ed_source/ff_old_reg' into 'watch/msec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'stopwatch/msec_clock/ed_source/ff_cur_reg' into 'stopwatch/usec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'stopwatch/msec_clock/ed_source/ff_old_reg' into 'stopwatch/usec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'stopwatch/csec_clock/ed_source/ff_cur_reg' into 'stopwatch/msec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'stopwatch/csec_clock/ed_source/ff_old_reg' into 'stopwatch/msec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'stopwatch/sec_clock/ed_source/ff_cur_reg' into 'stopwatch/msec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'stopwatch/sec_clock/ed_source/ff_old_reg' into 'stopwatch/msec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'cooktimer/msec_clock/ed_source/ff_cur_reg' into 'cooktimer/usec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'cooktimer/msec_clock/ed_source/ff_old_reg' into 'cooktimer/usec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'cooktimer/sec_clock/ed_source/ff_cur_reg' into 'cooktimer/msec_clock/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'cooktimer/sec_clock/ed_source/ff_old_reg' into 'cooktimer/msec_clock/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'cooktimer/cur_sec/ed_clk/ff_cur_reg' into 'cooktimer/min_clock/ed_source/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:38]
INFO: [Synth 8-4471] merging register 'cooktimer/cur_sec/ed_clk/ff_old_reg' into 'cooktimer/min_clock/ed_source/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:39]
INFO: [Synth 8-4471] merging register 'watch/btn0/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'watch/btn1/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'watch/btn2/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'watch/fnd/rc/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'stopwatch/btn0/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'stopwatch/btn1/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'stopwatch/btn2/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'stopwatch/fnd/rc/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'cooktimer/btn0/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'cooktimer/btn1/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'cooktimer/btn2/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'cooktimer/fnd/rc/ed/ff_cur_reg' into 'btn3_state_mode/ed/ff_cur_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:9]
INFO: [Synth 8-4471] merging register 'watch/btn0/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'watch/btn1/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'watch/btn2/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'watch/fnd/rc/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'stopwatch/btn0/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'stopwatch/btn1/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'stopwatch/btn2/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'stopwatch/fnd/rc/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'cooktimer/btn0/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'cooktimer/btn1/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'cooktimer/btn2/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-4471] merging register 'cooktimer/fnd/rc/ed/ff_old_reg' into 'btn3_state_mode/ed/ff_old_reg' [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:10]
INFO: [Synth 8-3886] merging instance 'i_13/watch/min_clock/cnt_clksource_reg[7]' (FDCE_1) to 'i_13/watch/min_clock/cnt_clksource_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/watch/min_clock/cnt_clksource_reg[8]' (FDCE_1) to 'i_13/watch/min_clock/cnt_clksource_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/watch/min_clock/cnt_clksource_reg[6]' (FDCE_1) to 'i_13/watch/min_clock/cnt_clksource_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\watch/min_clock/cnt_clksource_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stopwatch/counter_sec/bcd10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\cooktimer/counter_sec/bcd10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\cooktimer/counter_min/bcd10_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1328.598 ; gain = 403.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1350.090 ; gain = 424.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\cooktimer/fnd/rc/com_reg[3] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[3] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\watch/fnd/rc/com_reg[3] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[3] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\cooktimer/fnd/rc/com_reg[2] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[2] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\watch/fnd/rc/com_reg[2] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[2] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\cooktimer/fnd/rc/com_reg[1] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[1] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\watch/fnd/rc/com_reg[1] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[1] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\cooktimer/fnd/rc/com_reg[0] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[0] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
INFO: [Synth 8-4765] Removing register instance (\watch/fnd/rc/com_reg[0] ) from module (project_top_module_multiclk_240726) as it is equivalent to (\stopwatch/fnd/rc/com_reg[0] ) and driving same net [C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.srcs/sources_1/new/basic_cntr.v:433]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1357.805 ; gain = 432.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |    38|
|5     |LUT3   |    37|
|6     |LUT4   |   122|
|7     |LUT5   |    51|
|8     |LUT6   |   157|
|9     |FDCE   |   265|
|10    |FDPE   |     6|
|11    |FDRE   |    29|
|12    |IBUF   |     7|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------------------+------+
|      |Instance              |Module                          |Cells |
+------+----------------------+--------------------------------+------+
|1     |top                   |                                |   742|
|2     |  btn3_state_mode     |button_cntr                     |    32|
|3     |    ed                |edge_detector_p_55              |     3|
|4     |    ed1               |edge_detector_p_56              |     5|
|5     |  cooktimer           |cook_timer_top_project          |   210|
|6     |    btn0              |button_cntr_35                  |     9|
|7     |      ed1             |edge_detector_p_54              |     7|
|8     |    btn1              |button_cntr_36                  |     5|
|9     |      ed1             |edge_detector_p_53              |     3|
|10    |    btn2              |button_cntr_37                  |     5|
|11    |      ed1             |edge_detector_p_52              |     3|
|12    |    counter_min       |counter_bcd_60                  |    27|
|13    |      nolabel_line223 |edge_detector_n_51              |     4|
|14    |    counter_sec       |counter_bcd_60_38               |    25|
|15    |      nolabel_line223 |edge_detector_n_50              |     4|
|16    |    cur_min           |loadable_down_counter_bcd_60    |    22|
|17    |      ed_clk          |edge_detector_n_49              |     2|
|18    |    cur_sec           |loadable_down_counter_bcd_60_39 |    21|
|19    |    fnd               |fnd_cntr_40                     |    11|
|20    |    min_clock         |clock_div_60_41                 |     2|
|21    |      ed_source       |edge_detector_n_48              |     2|
|22    |    msec_clock        |clock_div_1000_42               |    30|
|23    |      ed              |edge_detector_n_47              |     5|
|24    |    sec_clock         |clock_div_1000_43               |    30|
|25    |      ed              |edge_detector_n_46              |     5|
|26    |    usec_clock        |clock_div_100_44                |    20|
|27    |      ed              |edge_detector_n_45              |     4|
|28    |  stopwatch           |stop_watch_top_sec_csec_project |   218|
|29    |    btn0              |button_cntr_18                  |     5|
|30    |      ed1             |edge_detector_p_34              |     3|
|31    |    btn1              |button_cntr_19                  |    20|
|32    |      ed1             |edge_detector_p_33              |    18|
|33    |    btn2              |button_cntr_20                  |     9|
|34    |      ed1             |edge_detector_p_32              |     7|
|35    |    counter_csec      |counter_bcd_100_clear           |    29|
|36    |      nolabel_line367 |edge_detector_n_31              |     3|
|37    |    counter_sec       |counter_bcd_60_clear            |    26|
|38    |      nolabel_line331 |edge_detector_n_30              |     2|
|39    |    csec_clock        |clock_div_10                    |    12|
|40    |      ed              |edge_detector_n_29              |     4|
|41    |    fnd               |fnd_cntr_21                     |    17|
|42    |      rc              |ring_counter_fnd                |     6|
|43    |    msec_clock        |clock_div_1000_22               |    30|
|44    |      ed              |edge_detector_n_28              |     5|
|45    |    sec_clock         |clock_div_1000_23               |    30|
|46    |      ed              |edge_detector_n_27              |     5|
|47    |    t_start           |T_flip_flop_p_24                |     3|
|48    |    usec_clock        |clock_div_100_25                |    20|
|49    |      ed              |edge_detector_n_26              |     4|
|50    |  watch               |loadable_watch_top_btn_project  |   242|
|51    |    btn0              |button_cntr_0                   |     5|
|52    |      ed1             |edge_detector_p_17              |     3|
|53    |    btn1              |button_cntr_1                   |     6|
|54    |      ed1             |edge_detector_p_16              |     4|
|55    |    btn2              |button_cntr_2                   |     5|
|56    |      ed1             |edge_detector_p                 |     3|
|57    |    ed_source         |edge_detector_n                 |     8|
|58    |    fnd               |fnd_cntr                        |    19|
|59    |    min_clock         |clock_div_60                    |    19|
|60    |      ed              |edge_detector_n_14              |     4|
|61    |      ed_source       |edge_detector_n_15              |     3|
|62    |    min_set           |loadable_counter_bcd_60         |    21|
|63    |      ed_clk          |edge_detector_n_13              |     2|
|64    |    min_watch         |loadable_counter_bcd_60_3       |    27|
|65    |      ed_clk          |edge_detector_n_12              |     2|
|66    |    msec_clock        |clock_div_1000                  |    30|
|67    |      ed              |edge_detector_n_11              |     5|
|68    |    sec_clock         |clock_div_1000_4                |    30|
|69    |      ed              |edge_detector_n_10              |     5|
|70    |    sec_set           |loadable_counter_bcd_60_5       |    20|
|71    |      ed_clk          |edge_detector_n_9               |     2|
|72    |    sec_watch         |loadable_counter_bcd_60_6       |    29|
|73    |      ed_clk          |edge_detector_n_8               |     2|
|74    |    t_mode            |T_flip_flop_p                   |     3|
|75    |    usec_clock        |clock_div_100                   |    20|
|76    |      ed              |edge_detector_n_7               |     4|
+------+----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.590 ; gain = 438.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1363.590 ; gain = 336.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1363.590 ; gain = 438.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1375.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 98 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.641 ; gain = 729.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SUJIN/Desktop/sg_workspace/vivado_2019/project_1_multiclk/project_1_multiclk.runs/synth_1/project_top_module_multiclk_240726.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_top_module_multiclk_240726_utilization_synth.rpt -pb project_top_module_multiclk_240726_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 20:55:33 2024...
