INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jupit/Desktop/Uni/COMP3211/Labs/Assignment/tagger/tagger.srcs/sources_1/new/block_tagger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_tagger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jupit/Desktop/Uni/COMP3211/Labs/Assignment/tagger/tagger.srcs/sources_1/new/tag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_generator
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [C:/Users/jupit/Desktop/Uni/COMP3211/Labs/Assignment/tagger/tagger.srcs/sources_1/new/tag_generator.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jupit/Desktop/Uni/COMP3211/Labs/Assignment/tagger/tagger.srcs/sim_1/new/tagger_generator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagger_generator_tb
