<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>EDMA3 Driver: EDMA3_DRV_InstanceInitConfig Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_DRV_InstanceInitConfig Struct Reference<br/>
<small>
[<a class="el" href="group___e_d_m_a3___l_l_d___d_r_v___d_a_t_a_s_t_r_u_c_t.html">EDMA3 Driver Data Structures</a>]</small>
</h1><!-- doxytag: class="EDMA3_DRV_InstanceInitConfig" -->
<p>Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;edma3_drv.h&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a7fdf14b23595c3e97e41500749642b75">ownPaRAMSets</a> [EDMA3_MAX_PARAM_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a1dc3d39936118d391b4a1b95ea0f65e1">ownDmaChannels</a> [EDMA3_MAX_DMA_CHAN_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a795ef36bf2e328e6634199a5dbb9c89e">ownQdmaChannels</a> [EDMA3_MAX_QDMA_CHAN_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#aa8d98245fd41512a85889e477fba5f14">ownTccs</a> [EDMA3_MAX_TCC_DWRDS]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a8f9bf5f5fabc18ad810ac1da35340944">resvdPaRAMSets</a> [EDMA3_MAX_PARAM_DWRDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved PaRAM Sets.  <a href="#a8f9bf5f5fabc18ad810ac1da35340944"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a6166eb480efe999107365112e91791b7">resvdDmaChannels</a> [EDMA3_MAX_DMA_CHAN_DWRDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved DMA channels.  <a href="#a6166eb480efe999107365112e91791b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a743c6c78af10dfab4fc004ed3eebabb2">resvdQdmaChannels</a> [EDMA3_MAX_QDMA_CHAN_DWRDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved QDMA channels.  <a href="#a743c6c78af10dfab4fc004ed3eebabb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a3b23079b2265a753f410a1ca4c01b3aa">resvdTccs</a> [EDMA3_MAX_TCC_DWRDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved TCCs.  <a href="#a3b23079b2265a753f410a1ca4c01b3aa"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Init-time Region Specific Configuration structure for EDMA3 Driver, to provide region specific Information. </p>
<p>This configuration structure is used to specify which EDMA3 resources are owned and reserved by the EDMA3 Driver instance. This configuration structure is shadow region specific and will be provided by the user at run-time while calling EDMA3_DRV_open ().</p>
<p>Owned resources: ****************</p>
<p>EDMA3 Driver Instances are tied to different shadow regions and hence different masters. Regions could be:</p>
<p>a) ARM, b) DSP, c) IMCOP (Imaging Co-processor) etc.</p>
<p>User can assign each EDMA3 resource to a shadow region using this structure. In this way, user specifies which resources are owned by the specific EDMA3 DRV Instance. This assignment should also ensure that the same resource is not assigned to more than one shadow regions (unless desired in that way). Any assignment not following the above mentioned approach may have catastrophic consequences.</p>
<p>Reserved resources: *******************</p>
<p>During EDMA3 DRV initialization, user can reserve some of the EDMA3 resources for future use, by specifying which resources to reserve in the configuration data structure. These (critical) resources are reserved in advance so that they should not be allocated to someone else and thus could be used in future for some specific purpose.</p>
<p>User can request different EDMA3 resources using two methods: a) By passing the resource type and the actual resource id, b) By passing the resource type and ANY as resource id</p>
<p>For e.g. to request DMA channel 31, user will pass 31 as the resource id. But to request ANY available DMA channel (mainly used for memory-to-memory data transfer operations), user will pass EDMA3_DRV_DMA_CHANNEL_ANY as the resource id.</p>
<p>During initialization, user may have reserved some of the DMA channels for some specific purpose (mainly for peripherals using EDMA). These reserved DMA channels then will not be returned when user requests ANY as the resource id.</p>
<p>Same logic applies for QDMA channels and TCCs.</p>
<p>For PaRAM Set, there is one difference. If the DMA channels are one-to-one tied to their respective PaRAM Sets (i.e. user cannot 'choose' the PaRAM Set for a particular DMA channel), EDMA3 Driver automatically reserves all those PaRAM Sets which are tied to the DMA channels. Then those PaRAM Sets would not be returned when user requests for ANY PaRAM Set (specifically for linking purpose). This is done in order to avoid allocating the PaRAM Set, tied to a particular DMA channel, for linking purpose. If this constraint is not there, that DMA channel thus could not be used at all, because of the unavailability of the desired PaRAM Set. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a7fdf14b23595c3e97e41500749642b75"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::ownPaRAMSets" ref="a7fdf14b23595c3e97e41500749642b75" args="[EDMA3_MAX_PARAM_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a7fdf14b23595c3e97e41500749642b75">EDMA3_DRV_InstanceInitConfig::ownPaRAMSets</a>[EDMA3_MAX_PARAM_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PaRAM Sets owned by the EDMA3 Driver Instance. </p>

</div>
</div>
<a class="anchor" id="a1dc3d39936118d391b4a1b95ea0f65e1"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::ownDmaChannels" ref="a1dc3d39936118d391b4a1b95ea0f65e1" args="[EDMA3_MAX_DMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a1dc3d39936118d391b4a1b95ea0f65e1">EDMA3_DRV_InstanceInitConfig::ownDmaChannels</a>[EDMA3_MAX_DMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Channels owned by the EDMA3 Driver Instance. </p>

</div>
</div>
<a class="anchor" id="a795ef36bf2e328e6634199a5dbb9c89e"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::ownQdmaChannels" ref="a795ef36bf2e328e6634199a5dbb9c89e" args="[EDMA3_MAX_QDMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a795ef36bf2e328e6634199a5dbb9c89e">EDMA3_DRV_InstanceInitConfig::ownQdmaChannels</a>[EDMA3_MAX_QDMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>QDMA Channels owned by the EDMA3 Driver Instance. </p>

</div>
</div>
<a class="anchor" id="aa8d98245fd41512a85889e477fba5f14"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::ownTccs" ref="aa8d98245fd41512a85889e477fba5f14" args="[EDMA3_MAX_TCC_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#aa8d98245fd41512a85889e477fba5f14">EDMA3_DRV_InstanceInitConfig::ownTccs</a>[EDMA3_MAX_TCC_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TCCs owned by the EDMA3 Driver Instance. </p>

</div>
</div>
<a class="anchor" id="a8f9bf5f5fabc18ad810ac1da35340944"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::resvdPaRAMSets" ref="a8f9bf5f5fabc18ad810ac1da35340944" args="[EDMA3_MAX_PARAM_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a8f9bf5f5fabc18ad810ac1da35340944">EDMA3_DRV_InstanceInitConfig::resvdPaRAMSets</a>[EDMA3_MAX_PARAM_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reserved PaRAM Sets. </p>
<p>PaRAM Sets reserved during initialization for future use. These will not be given when user requests for ANY available PaRAM Set for linking using 'EDMA3_DRV_LINK_CHANNEL' as channel id. </p>

</div>
</div>
<a class="anchor" id="a6166eb480efe999107365112e91791b7"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::resvdDmaChannels" ref="a6166eb480efe999107365112e91791b7" args="[EDMA3_MAX_DMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a6166eb480efe999107365112e91791b7">EDMA3_DRV_InstanceInitConfig::resvdDmaChannels</a>[EDMA3_MAX_DMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reserved DMA channels. </p>
<p>DMA channels reserved during initialization for future use. These will not be given when user requests for ANY available DMA channel using 'EDMA3_DRV_DMA_CHANNEL_ANY' as channel id. </p>

</div>
</div>
<a class="anchor" id="a743c6c78af10dfab4fc004ed3eebabb2"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::resvdQdmaChannels" ref="a743c6c78af10dfab4fc004ed3eebabb2" args="[EDMA3_MAX_QDMA_CHAN_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a743c6c78af10dfab4fc004ed3eebabb2">EDMA3_DRV_InstanceInitConfig::resvdQdmaChannels</a>[EDMA3_MAX_QDMA_CHAN_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reserved QDMA channels. </p>
<p>QDMA channels reserved during initialization for future use. These will not be given when user requests for ANY available QDMA channel using 'EDMA3_DRV_QDMA_CHANNEL_ANY' as channel id. </p>

</div>
</div>
<a class="anchor" id="a3b23079b2265a753f410a1ca4c01b3aa"></a><!-- doxytag: member="EDMA3_DRV_InstanceInitConfig::resvdTccs" ref="a3b23079b2265a753f410a1ca4c01b3aa" args="[EDMA3_MAX_TCC_DWRDS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_e_d_m_a3___d_r_v___instance_init_config.html#a3b23079b2265a753f410a1ca4c01b3aa">EDMA3_DRV_InstanceInitConfig::resvdTccs</a>[EDMA3_MAX_TCC_DWRDS]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reserved TCCs. </p>
<p>TCCs reserved during initialization for future use. These will not be given when user requests for ANY available TCC using 'EDMA3_DRV_TCC_ANY' as resource id. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>edma3_drv.h</li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Mon Feb 14 18:34:01 2011 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
