// Seed: 381673218
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri id_6,
    output wor id_7,
    output wire id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wire id_11
);
  assign id_1 = 1;
  assign module_1.id_4 = 0;
  wire id_13;
  id_14 :
  assert property (@(id_3) 1'b0)
  else id_14 = id_14;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    output logic id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  supply1 id_9 = -1'b0;
  wire id_10;
  always id_3 = #1 id_0;
endmodule
